TimeQuest Timing Analyzer report for SingleCycleProcessor
Fri Mar 22 13:44:49 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_1Hz'
 13. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Hz'
 14. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Hz'
 15. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 16. Slow 1200mV 85C Model Setup: 'GClock'
 17. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 18. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Khz_int'
 19. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_100hz_int'
 20. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_100hz_int'
 21. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_10Khz_int'
 22. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_100Khz_int'
 23. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'
 24. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'
 25. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_100hz_int'
 26. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_100Khz_int'
 27. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_10Khz_int'
 28. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_100Khz_int'
 29. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Khz_int'
 30. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_1Mhz_int'
 31. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_10Khz_int'
 32. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_1Khz_int'
 33. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_10Hz_int'
 34. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_10Hz_int'
 35. Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_10Hz_int'
 36. Slow 1200mV 85C Model Setup: 'swapButton'
 37. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'
 38. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_100Khz_int'
 39. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_100Khz_int'
 40. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Khz_int'
 41. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_10Khz_int'
 42. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_10Khz_int'
 43. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'
 44. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_100hz_int'
 45. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_100hz_int'
 46. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Khz_int'
 47. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_100Khz_int'
 48. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_100hz_int'
 49. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_1Khz_int'
 50. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_1Mhz_int'
 51. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_10Khz_int'
 52. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Hz'
 53. Slow 1200mV 85C Model Hold: 'GClock'
 54. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_10Hz_int'
 55. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_10Hz_int'
 56. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_1Hz'
 57. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 58. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 59. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_10Hz_int'
 60. Slow 1200mV 85C Model Hold: 'swapButton'
 61. Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Hz'
 62. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 63. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 64. Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'
 65. Slow 1200mV 85C Model Minimum Pulse Width: 'swapButton'
 66. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Hz'
 67. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Hz'
 68. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Hz'
 69. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_100Khz_int'
 70. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_100hz_int'
 71. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_10Hz_int'
 72. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_10Khz_int'
 73. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Khz_int'
 74. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'
 75. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_100Khz_int'
 76. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_100hz_int'
 77. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_10Hz_int'
 78. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_10Khz_int'
 79. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Khz_int'
 80. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'
 81. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_100Khz_int'
 82. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_100hz_int'
 83. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_10Hz_int'
 84. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_10Khz_int'
 85. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Khz_int'
 86. Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Mhz_int'
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Propagation Delay
 90. Minimum Propagation Delay
 91. Slow 1200mV 85C Model Metastability Report
 92. Slow 1200mV 0C Model Fmax Summary
 93. Slow 1200mV 0C Model Setup Summary
 94. Slow 1200mV 0C Model Hold Summary
 95. Slow 1200mV 0C Model Recovery Summary
 96. Slow 1200mV 0C Model Removal Summary
 97. Slow 1200mV 0C Model Minimum Pulse Width Summary
 98. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_1Hz'
 99. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Hz'
100. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Hz'
101. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
102. Slow 1200mV 0C Model Setup: 'GClock'
103. Slow 1200mV 0C Model Setup: 'CLOCK_50'
104. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Khz_int'
105. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_100hz_int'
106. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_100hz_int'
107. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_10Khz_int'
108. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_100Khz_int'
109. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'
110. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'
111. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_100hz_int'
112. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_100Khz_int'
113. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_10Khz_int'
114. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_100Khz_int'
115. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Khz_int'
116. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_10Khz_int'
117. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_1Mhz_int'
118. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_1Khz_int'
119. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_10Hz_int'
120. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_10Hz_int'
121. Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_10Hz_int'
122. Slow 1200mV 0C Model Setup: 'swapButton'
123. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'
124. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_100Khz_int'
125. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_100Khz_int'
126. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Khz_int'
127. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'
128. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_10Khz_int'
129. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_10Khz_int'
130. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_100hz_int'
131. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Khz_int'
132. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_100hz_int'
133. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_100Khz_int'
134. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_100hz_int'
135. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_1Khz_int'
136. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_1Mhz_int'
137. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_10Khz_int'
138. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Hz'
139. Slow 1200mV 0C Model Hold: 'GClock'
140. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_10Hz_int'
141. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_10Hz_int'
142. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_1Hz'
143. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_10Hz_int'
144. Slow 1200mV 0C Model Hold: 'CLOCK_50'
145. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
146. Slow 1200mV 0C Model Hold: 'swapButton'
147. Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Hz'
148. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
149. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
150. Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'
151. Slow 1200mV 0C Model Minimum Pulse Width: 'swapButton'
152. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Hz'
153. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Hz'
154. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Hz'
155. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_100Khz_int'
156. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_100hz_int'
157. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_10Hz_int'
158. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_10Khz_int'
159. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Khz_int'
160. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'
161. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_100Khz_int'
162. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_100hz_int'
163. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_10Hz_int'
164. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_10Khz_int'
165. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Khz_int'
166. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'
167. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_100Khz_int'
168. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_100hz_int'
169. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_10Hz_int'
170. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_10Khz_int'
171. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Khz_int'
172. Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Mhz_int'
173. Clock to Output Times
174. Minimum Clock to Output Times
175. Propagation Delay
176. Minimum Propagation Delay
177. Slow 1200mV 0C Model Metastability Report
178. Fast 1200mV 0C Model Setup Summary
179. Fast 1200mV 0C Model Hold Summary
180. Fast 1200mV 0C Model Recovery Summary
181. Fast 1200mV 0C Model Removal Summary
182. Fast 1200mV 0C Model Minimum Pulse Width Summary
183. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_1Hz'
184. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Hz'
185. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Hz'
186. Fast 1200mV 0C Model Setup: 'GClock'
187. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
188. Fast 1200mV 0C Model Setup: 'CLOCK_50'
189. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_10Khz_int'
190. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_1Mhz_int'
191. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_100hz_int'
192. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_100hz_int'
193. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_10Khz_int'
194. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_1Khz_int'
195. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_100Khz_int'
196. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_100hz_int'
197. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_10Khz_int'
198. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'
199. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_100Khz_int'
200. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'
201. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Khz_int'
202. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_100Khz_int'
203. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Khz_int'
204. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_10Hz_int'
205. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_10Hz_int'
206. Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_10Hz_int'
207. Fast 1200mV 0C Model Setup: 'swapButton'
208. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_100Khz_int'
209. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_100hz_int'
210. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'
211. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_100Khz_int'
212. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_10Khz_int'
213. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_10Khz_int'
214. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Khz_int'
215. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_100hz_int'
216. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Khz_int'
217. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_100Khz_int'
218. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'
219. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_100hz_int'
220. Fast 1200mV 0C Model Hold: 'GClock'
221. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_1Khz_int'
222. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_1Mhz_int'
223. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Hz'
224. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_10Khz_int'
225. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
226. Fast 1200mV 0C Model Hold: 'CLOCK_50'
227. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_10Hz_int'
228. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_10Hz_int'
229. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_1Hz'
230. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Hz'
231. Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_10Hz_int'
232. Fast 1200mV 0C Model Hold: 'swapButton'
233. Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'
234. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
235. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
236. Fast 1200mV 0C Model Minimum Pulse Width: 'swapButton'
237. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Hz'
238. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Hz'
239. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Hz'
240. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_100Khz_int'
241. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_100hz_int'
242. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_10Hz_int'
243. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_10Khz_int'
244. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Khz_int'
245. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'
246. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_100Khz_int'
247. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_100hz_int'
248. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_10Hz_int'
249. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_10Khz_int'
250. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Khz_int'
251. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'
252. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_100Khz_int'
253. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_100hz_int'
254. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_10Hz_int'
255. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_10Khz_int'
256. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Khz_int'
257. Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Mhz_int'
258. Clock to Output Times
259. Minimum Clock to Output Times
260. Propagation Delay
261. Minimum Propagation Delay
262. Fast 1200mV 0C Model Metastability Report
263. Multicorner Timing Analysis Summary
264. Clock to Output Times
265. Minimum Clock to Output Times
266. Progagation Delay
267. Minimum Progagation Delay
268. Board Trace Model Assignments
269. Input Transition Times
270. Signal Integrity Metrics (Slow 1200mv 0c Model)
271. Signal Integrity Metrics (Slow 1200mv 85c Model)
272. Signal Integrity Metrics (Fast 1200mv 0c Model)
273. Setup Transfers
274. Hold Transfers
275. Report TCCS
276. Report RSKM
277. Unconstrained Paths
278. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; SingleCycleProcessor                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                       ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; Clock Name                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                   ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; CLOCK2_50                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK2_50 }                             ;
; CLOCK_50                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                              ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_1|clock_1Hz }        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_1|clock_1Khz_int }   ;
; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_1|clock_1Mhz_int }   ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_1|clock_10Hz_int }   ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_1|clock_10Khz_int }  ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_1|clock_100hz_int }  ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_1|clock_100Khz_int } ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_2|clock_1Hz }        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_2|clock_1Khz_int }   ;
; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_2|clock_1Mhz_int }   ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_2|clock_10Hz_int }   ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_2|clock_10Khz_int }  ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_2|clock_100hz_int }  ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv_50_2|clock_100Khz_int } ;
; clockDiv:clkDiv|clock_1Hz             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv|clock_1Hz }             ;
; clockDiv:clkDiv|clock_1Khz_int        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv|clock_1Khz_int }        ;
; clockDiv:clkDiv|clock_1Mhz_int        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv|clock_1Mhz_int }        ;
; clockDiv:clkDiv|clock_10Hz_int        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv|clock_10Hz_int }        ;
; clockDiv:clkDiv|clock_10Khz_int       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv|clock_10Khz_int }       ;
; clockDiv:clkDiv|clock_100hz_int       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv|clock_100hz_int }       ;
; clockDiv:clkDiv|clock_100Khz_int      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv:clkDiv|clock_100Khz_int }      ;
; GClock                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { GClock }                                ;
; swapButton                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { swapButton }                            ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                    ;
+-------------+-----------------+---------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                            ; Note                                                          ;
+-------------+-----------------+---------------------------------------+---------------------------------------------------------------+
; 99.35 MHz   ; 99.35 MHz       ; clockDiv:clkDiv|clock_1Hz             ;                                                               ;
; 302.48 MHz  ; 270.78 MHz      ; clockDiv:clkDiv_50_1|clock_1Hz        ; limit due to minimum period restriction (tmin)                ;
; 307.88 MHz  ; 270.78 MHz      ; clockDiv:clkDiv_50_2|clock_1Hz        ; limit due to minimum period restriction (tmin)                ;
; 508.65 MHz  ; 250.0 MHz       ; CLOCK2_50                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 513.35 MHz  ; 250.0 MHz       ; GClock                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 514.14 MHz  ; 250.0 MHz       ; CLOCK_50                              ; limit due to minimum period restriction (max I/O toggle rate) ;
; 626.17 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_2|clock_1Khz_int   ; limit due to minimum period restriction (tmin)                ;
; 627.35 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_1|clock_100hz_int  ; limit due to minimum period restriction (tmin)                ;
; 627.35 MHz  ; 437.64 MHz      ; clockDiv:clkDiv|clock_100hz_int       ; limit due to minimum period restriction (tmin)                ;
; 628.54 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; limit due to minimum period restriction (tmin)                ;
; 629.72 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_2|clock_100Khz_int ; limit due to minimum period restriction (tmin)                ;
; 630.12 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; limit due to minimum period restriction (tmin)                ;
; 630.12 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; limit due to minimum period restriction (tmin)                ;
; 630.52 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_2|clock_100hz_int  ; limit due to minimum period restriction (tmin)                ;
; 631.31 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_1|clock_100Khz_int ; limit due to minimum period restriction (tmin)                ;
; 634.92 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; limit due to minimum period restriction (tmin)                ;
; 636.13 MHz  ; 437.64 MHz      ; clockDiv:clkDiv|clock_100Khz_int      ; limit due to minimum period restriction (tmin)                ;
; 643.09 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_1|clock_1Khz_int   ; limit due to minimum period restriction (tmin)                ;
; 650.62 MHz  ; 437.64 MHz      ; clockDiv:clkDiv|clock_1Mhz_int        ; limit due to minimum period restriction (tmin)                ;
; 652.32 MHz  ; 437.64 MHz      ; clockDiv:clkDiv|clock_10Khz_int       ; limit due to minimum period restriction (tmin)                ;
; 657.89 MHz  ; 437.64 MHz      ; clockDiv:clkDiv|clock_1Khz_int        ; limit due to minimum period restriction (tmin)                ;
; 807.75 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_2|clock_10Hz_int   ; limit due to minimum period restriction (tmin)                ;
; 808.41 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_1|clock_10Hz_int   ; limit due to minimum period restriction (tmin)                ;
; 841.04 MHz  ; 437.64 MHz      ; clockDiv:clkDiv|clock_10Hz_int        ; limit due to minimum period restriction (tmin)                ;
; 1265.82 MHz ; 250.0 MHz       ; swapButton                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+---------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                             ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; clockDiv:clkDiv|clock_1Hz             ; -10.030 ; -621.122      ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; -7.811  ; -43.120       ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; -2.306  ; -73.838       ;
; CLOCK2_50                             ; -0.966  ; -5.286        ;
; GClock                                ; -0.948  ; -4.283        ;
; CLOCK_50                              ; -0.945  ; -4.395        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; -0.597  ; -1.032        ;
; clockDiv:clkDiv|clock_100hz_int       ; -0.594  ; -1.059        ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; -0.594  ; -1.043        ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; -0.591  ; -1.093        ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; -0.588  ; -1.034        ;
; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; -0.587  ; -1.038        ;
; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; -0.587  ; -1.034        ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; -0.586  ; -1.092        ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; -0.584  ; -1.034        ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; -0.575  ; -1.014        ;
; clockDiv:clkDiv|clock_100Khz_int      ; -0.572  ; -1.013        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; -0.555  ; -0.983        ;
; clockDiv:clkDiv|clock_1Mhz_int        ; -0.537  ; -0.829        ;
; clockDiv:clkDiv|clock_10Khz_int       ; -0.533  ; -0.835        ;
; clockDiv:clkDiv|clock_1Khz_int        ; -0.520  ; -0.808        ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; -0.238  ; -0.642        ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; -0.237  ; -0.643        ;
; clockDiv:clkDiv|clock_10Hz_int        ; -0.189  ; -0.468        ;
; swapButton                            ; 0.210   ; 0.000         ;
+---------------------------------------+---------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; -0.478 ; -0.478        ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; -0.432 ; -0.432        ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; -0.419 ; -0.419        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; -0.396 ; -0.396        ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; -0.378 ; -0.378        ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; -0.374 ; -0.374        ;
; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; -0.372 ; -0.372        ;
; clockDiv:clkDiv|clock_100hz_int       ; -0.364 ; -0.364        ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; -0.339 ; -0.339        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; -0.335 ; -0.335        ;
; clockDiv:clkDiv|clock_100Khz_int      ; -0.327 ; -0.327        ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; -0.243 ; -0.243        ;
; clockDiv:clkDiv|clock_1Khz_int        ; 0.089  ; 0.000         ;
; clockDiv:clkDiv|clock_1Mhz_int        ; 0.148  ; 0.000         ;
; clockDiv:clkDiv|clock_10Khz_int       ; 0.153  ; 0.000         ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; 0.158  ; 0.000         ;
; GClock                                ; 0.344  ; 0.000         ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; 0.402  ; 0.000         ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; 0.403  ; 0.000         ;
; clockDiv:clkDiv|clock_1Hz             ; 0.405  ; 0.000         ;
; CLOCK_50                              ; 0.432  ; 0.000         ;
; CLOCK2_50                             ; 0.435  ; 0.000         ;
; clockDiv:clkDiv|clock_10Hz_int        ; 0.440  ; 0.000         ;
; swapButton                            ; 0.445  ; 0.000         ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; 0.494  ; 0.000         ;
+---------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK2_50                             ; -3.000 ; -11.995       ;
; CLOCK_50                              ; -3.000 ; -11.995       ;
; GClock                                ; -3.000 ; -11.995       ;
; swapButton                            ; -3.000 ; -4.285        ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; -2.693 ; -88.869       ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; -2.693 ; -32.316       ;
; clockDiv:clkDiv|clock_1Hz             ; -1.285 ; -89.950       ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; -1.285 ; -5.140        ;
; clockDiv:clkDiv|clock_100Khz_int      ; -1.285 ; -5.140        ;
; clockDiv:clkDiv|clock_100hz_int       ; -1.285 ; -5.140        ;
; clockDiv:clkDiv|clock_10Hz_int        ; -1.285 ; -5.140        ;
; clockDiv:clkDiv|clock_10Khz_int       ; -1.285 ; -5.140        ;
; clockDiv:clkDiv|clock_1Khz_int        ; -1.285 ; -5.140        ;
; clockDiv:clkDiv|clock_1Mhz_int        ; -1.285 ; -5.140        ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_1Hz'                                                                                                                                                                                                                                ;
+---------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                      ; To Node                                                                ; Launch Clock                   ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+
; -10.030 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.845     ; 10.183     ;
; -10.009 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 10.149     ;
; -10.007 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.859     ; 10.146     ;
; -10.007 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 10.147     ;
; -10.005 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.845     ; 10.158     ;
; -9.993  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.845     ; 10.146     ;
; -9.984  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 10.124     ;
; -9.982  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.859     ; 10.121     ;
; -9.982  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 10.122     ;
; -9.972  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 10.112     ;
; -9.970  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.859     ; 10.109     ;
; -9.970  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 10.110     ;
; -9.957  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 10.103     ;
; -9.955  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.845     ; 10.108     ;
; -9.934  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 10.074     ;
; -9.932  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.859     ; 10.071     ;
; -9.932  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 10.072     ;
; -9.902  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 10.048     ;
; -9.902  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 10.048     ;
; -9.876  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 10.022     ;
; -9.856  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.994      ;
; -9.855  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.993      ;
; -9.850  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.845     ; 10.003     ;
; -9.844  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.845     ; 9.997      ;
; -9.833  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.845     ; 9.986      ;
; -9.829  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.969      ;
; -9.827  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.859     ; 9.966      ;
; -9.827  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.967      ;
; -9.823  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.963      ;
; -9.821  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.859     ; 9.960      ;
; -9.821  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.961      ;
; -9.812  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.952      ;
; -9.810  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.859     ; 9.949      ;
; -9.810  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.950      ;
; -9.801  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.939      ;
; -9.801  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.939      ;
; -9.800  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.938      ;
; -9.800  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.938      ;
; -9.789  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.935      ;
; -9.775  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.913      ;
; -9.774  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.912      ;
; -9.768  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.914      ;
; -9.753  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.899      ;
; -9.734  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.880      ;
; -9.734  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.880      ;
; -9.733  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.854     ; 9.877      ;
; -9.730  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.876      ;
; -9.727  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.853     ; 9.872      ;
; -9.708  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.854      ;
; -9.702  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.853     ; 9.847      ;
; -9.690  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.853     ; 9.835      ;
; -9.685  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.825      ;
; -9.684  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.824      ;
; -9.678  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.854     ; 9.822      ;
; -9.678  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.854     ; 9.822      ;
; -9.667  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.805      ;
; -9.666  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.804      ;
; -9.664  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.845     ; 9.817      ;
; -9.652  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.790      ;
; -9.652  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.853     ; 9.797      ;
; -9.652  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.854     ; 9.796      ;
; -9.651  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.789      ;
; -9.643  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.783      ;
; -9.641  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.859     ; 9.780      ;
; -9.641  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.781      ;
; -9.630  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.770      ;
; -9.630  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.770      ;
; -9.629  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.767      ;
; -9.629  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.769      ;
; -9.629  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.769      ;
; -9.628  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.766      ;
; -9.604  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.744      ;
; -9.603  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.743      ;
; -9.600  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.746      ;
; -9.585  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.731      ;
; -9.583  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.854     ; 9.727      ;
; -9.574  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.720      ;
; -9.562  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.708      ;
; -9.547  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.853     ; 9.692      ;
; -9.544  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.690      ;
; -9.543  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.689      ;
; -9.541  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.853     ; 9.686      ;
; -9.530  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.853     ; 9.675      ;
; -9.529  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.854     ; 9.673      ;
; -9.527  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.853     ; 9.672      ;
; -9.519  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.665      ;
; -9.518  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.664      ;
; -9.507  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.653      ;
; -9.506  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.854     ; 9.650      ;
; -9.506  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.652      ;
; -9.496  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.636      ;
; -9.495  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.635      ;
; -9.481  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.859     ; 9.620      ;
; -9.481  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.621      ;
; -9.480  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.620      ;
; -9.473  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.611      ;
; -9.472  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.860     ; 9.610      ;
; -9.469  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.615      ;
; -9.468  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.852     ; 9.614      ;
; -9.458  ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.858     ; 9.598      ;
+---------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Hz'                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                         ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -7.811 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 8.462      ;
; -7.756 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 8.407      ;
; -7.756 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 8.407      ;
; -7.742 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 8.461      ;
; -7.730 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 8.381      ;
; -7.687 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 8.406      ;
; -7.687 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 8.406      ;
; -7.661 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 8.380      ;
; -7.622 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 8.273      ;
; -7.607 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 8.258      ;
; -7.584 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 8.235      ;
; -7.553 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 8.272      ;
; -7.538 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 8.257      ;
; -7.515 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 8.234      ;
; -7.428 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 8.079      ;
; -7.359 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 8.078      ;
; -6.867 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.316      ; 8.221      ;
; -6.830 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.316      ; 8.184      ;
; -6.801 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 7.452      ;
; -6.798 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.384      ; 8.220      ;
; -6.761 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.384      ; 8.183      ;
; -6.741 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.343      ; 8.122      ;
; -6.732 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 7.451      ;
; -6.717 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.343      ; 8.098      ;
; -6.682 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 7.333      ;
; -6.672 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.411      ; 8.121      ;
; -6.658 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.337      ; 8.033      ;
; -6.648 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.411      ; 8.097      ;
; -6.613 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 7.332      ;
; -6.589 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 7.240      ;
; -6.589 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.405      ; 8.032      ;
; -6.520 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 7.239      ;
; -6.492 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 7.143      ;
; -6.459 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.337      ; 7.834      ;
; -6.423 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 7.142      ;
; -6.390 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.405      ; 7.833      ;
; -6.389 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.344      ; 7.771      ;
; -6.320 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.412      ; 7.770      ;
; -6.316 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.337      ; 7.691      ;
; -6.308 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 6.959      ;
; -6.306 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.337      ; 7.681      ;
; -6.265 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.337      ; 7.640      ;
; -6.264 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.343      ; 7.645      ;
; -6.247 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.405      ; 7.690      ;
; -6.246 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.337      ; 7.621      ;
; -6.239 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 6.958      ;
; -6.237 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.405      ; 7.680      ;
; -6.213 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 6.864      ;
; -6.203 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.329      ; 7.570      ;
; -6.201 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.337      ; 7.576      ;
; -6.197 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 6.848      ;
; -6.196 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.405      ; 7.639      ;
; -6.195 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.411      ; 7.644      ;
; -6.177 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.405      ; 7.620      ;
; -6.144 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 6.863      ;
; -6.143 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.328      ; 7.509      ;
; -6.134 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.397      ; 7.569      ;
; -6.132 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.405      ; 7.575      ;
; -6.128 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 6.847      ;
; -6.115 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 6.766      ;
; -6.108 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.337      ; 7.483      ;
; -6.104 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.343      ; 7.485      ;
; -6.074 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.396      ; 7.508      ;
; -6.066 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.343      ; 7.447      ;
; -6.046 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 6.765      ;
; -6.039 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.405      ; 7.482      ;
; -6.039 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.337      ; 7.414      ;
; -6.035 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.411      ; 7.484      ;
; -6.008 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.329      ; 7.375      ;
; -5.997 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.411      ; 7.446      ;
; -5.970 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.405      ; 7.413      ;
; -5.951 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.337      ; 7.326      ;
; -5.945 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.336      ; 7.319      ;
; -5.941 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.329      ; 7.308      ;
; -5.939 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.397      ; 7.374      ;
; -5.925 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.337      ; 7.300      ;
; -5.904 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.329      ; 7.271      ;
; -5.882 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.405      ; 7.325      ;
; -5.876 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.404      ; 7.318      ;
; -5.872 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.397      ; 7.307      ;
; -5.856 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.405      ; 7.299      ;
; -5.835 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.397      ; 7.270      ;
; -5.806 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.336      ; 7.180      ;
; -5.798 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.387     ; 6.449      ;
; -5.788 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.336      ; 7.162      ;
; -5.757 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.099     ; 6.696      ;
; -5.755 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.336      ; 7.129      ;
; -5.744 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.343      ; 7.125      ;
; -5.740 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.337      ; 7.115      ;
; -5.737 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.404      ; 7.179      ;
; -5.729 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.319     ; 6.448      ;
; -5.719 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.404      ; 7.161      ;
; -5.717 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.344      ; 7.099      ;
; -5.717 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.343      ; 7.098      ;
; -5.703 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.343      ; 7.084      ;
; -5.688 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.031     ; 6.695      ;
; -5.686 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.404      ; 7.128      ;
; -5.675 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.411      ; 7.124      ;
; -5.671 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.405      ; 7.114      ;
; -5.648 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.412      ; 7.098      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Hz'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -2.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.179     ; 3.049      ;
; -0.046 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.621      ; 1.705      ;
; 0.211  ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.624      ; 1.451      ;
; 0.243  ; eightBitRegister:PC|enARdFF_2:bit7|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.621      ; 1.416      ;
; 0.253  ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.621      ; 1.406      ;
; 0.276  ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.621      ; 1.383      ;
; 0.287  ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.621      ; 1.372      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                                       ;
+--------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.966 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.883      ;
; -0.966 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.883      ;
; -0.966 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.883      ;
; -0.966 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.883      ;
; -0.966 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.883      ;
; -0.944 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.861      ;
; -0.857 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.774      ;
; -0.827 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.744      ;
; -0.812 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.729      ;
; -0.793 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.710      ;
; -0.737 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.654      ;
; -0.725 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.642      ;
; -0.703 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.620      ;
; -0.695 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.612      ;
; -0.594 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.511      ;
; -0.594 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.511      ;
; -0.594 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.511      ;
; -0.594 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.511      ;
; -0.594 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.511      ;
; -0.416 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.333      ;
; -0.224 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.141      ;
; -0.212 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.129      ;
; -0.190 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 1.107      ;
; -0.048 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 0.965      ;
; -0.040 ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_10Hz_int ; CLOCK2_50   ; 1.000        ; -0.089     ; 0.939      ;
; 0.106  ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.081     ; 0.811      ;
+--------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GClock'                                                                                                                           ;
+--------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.948 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.865      ;
; -0.858 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.775      ;
; -0.840 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.757      ;
; -0.828 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.745      ;
; -0.816 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.733      ;
; -0.797 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.714      ;
; -0.760 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.677      ;
; -0.760 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.677      ;
; -0.760 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.677      ;
; -0.760 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.677      ;
; -0.760 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.677      ;
; -0.737 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.654      ;
; -0.726 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.643      ;
; -0.704 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.621      ;
; -0.696 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.613      ;
; -0.597 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.514      ;
; -0.597 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.514      ;
; -0.597 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.514      ;
; -0.597 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.514      ;
; -0.224 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.141      ;
; -0.213 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.130      ;
; -0.194 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.111      ;
; -0.171 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 1.088      ;
; -0.061 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 0.978      ;
; 0.048  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_10Hz_int ; GClock      ; 1.000        ; 1.850      ; 2.800      ;
; 0.115  ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.081     ; 0.802      ;
+--------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                        ;
+--------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.945 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.862      ;
; -0.858 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.775      ;
; -0.835 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.752      ;
; -0.828 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.745      ;
; -0.813 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.730      ;
; -0.794 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.711      ;
; -0.765 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.682      ;
; -0.765 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.682      ;
; -0.765 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.682      ;
; -0.765 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.682      ;
; -0.738 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.655      ;
; -0.726 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.643      ;
; -0.703 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.620      ;
; -0.696 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.613      ;
; -0.598 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.515      ;
; -0.598 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.515      ;
; -0.598 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.515      ;
; -0.598 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.515      ;
; -0.598 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.515      ;
; -0.225 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.142      ;
; -0.213 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.130      ;
; -0.197 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.114      ;
; -0.191 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 1.108      ;
; -0.082 ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_10Hz_int ; CLOCK_50    ; 1.000        ; -0.099     ; 0.971      ;
; -0.060 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 0.977      ;
; 0.105  ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.081     ; 0.812      ;
+--------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Khz_int'                                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.597 ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.081     ; 1.514      ;
; -0.424 ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.081     ; 1.341      ;
; -0.263 ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.081     ; 1.180      ;
; -0.222 ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.081     ; 1.139      ;
; -0.167 ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.081     ; 1.084      ;
; -0.046 ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.081     ; 0.963      ;
; -0.046 ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.081     ; 0.963      ;
; 0.093  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.081     ; 0.824      ;
; 0.152  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.327  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.500        ; 2.917      ; 3.320      ;
; 0.799  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; 2.917      ; 3.348      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_100hz_int'                                                                                                                        ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.594 ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.080     ; 1.512      ;
; -0.409 ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.080     ; 1.327      ;
; -0.263 ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.080     ; 1.181      ;
; -0.239 ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.080     ; 1.157      ;
; -0.176 ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.080     ; 1.094      ;
; -0.051 ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.080     ; 0.969      ;
; -0.050 ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.080     ; 0.968      ;
; 0.098  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.080     ; 0.820      ;
; 0.153  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.246  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int  ; clockDiv:clkDiv|clock_100hz_int ; 0.500        ; 3.070      ; 3.564      ;
; 0.809  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int  ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; 3.070      ; 3.501      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_100hz_int'                                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.594 ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.081     ; 1.511      ;
; -0.415 ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.081     ; 1.332      ;
; -0.267 ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.081     ; 1.184      ;
; -0.233 ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.081     ; 1.150      ;
; -0.168 ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.081     ; 1.085      ;
; -0.101 ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.081     ; 1.018      ;
; -0.048 ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.081     ; 0.965      ;
; 0.097  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.081     ; 0.820      ;
; 0.118  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.500        ; 2.735      ; 3.347      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.690  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; 2.735      ; 3.275      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_10Khz_int'                                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.591 ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.081     ; 1.508      ;
; -0.402 ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.081     ; 1.319      ;
; -0.263 ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.081     ; 1.180      ;
; -0.233 ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.081     ; 1.150      ;
; -0.221 ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.081     ; 1.138      ;
; -0.048 ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.081     ; 0.965      ;
; 0.100  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.081     ; 0.817      ;
; 0.108  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.081     ; 0.809      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.330  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.500        ; 2.894      ; 3.294      ;
; 0.818  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; 2.894      ; 3.306      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_100Khz_int'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.588 ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.080     ; 1.506      ;
; -0.411 ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.080     ; 1.329      ;
; -0.264 ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.080     ; 1.182      ;
; -0.233 ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.080     ; 1.151      ;
; -0.168 ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.080     ; 1.086      ;
; -0.045 ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.080     ; 0.963      ;
; -0.042 ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.080     ; 0.960      ;
; 0.097  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.080     ; 0.821      ;
; 0.153  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.343  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.500        ; 2.960      ; 3.347      ;
; 0.855  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; 2.960      ; 3.335      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'                                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.587 ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.504      ;
; -0.408 ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.325      ;
; -0.262 ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.179      ;
; -0.236 ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.153      ;
; -0.169 ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.081     ; 1.086      ;
; -0.048 ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.965      ;
; -0.046 ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.963      ;
; 0.097  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.820      ;
; 0.152  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.364  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.500        ; 2.829      ; 3.195      ;
; 0.927  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; 2.829      ; 3.132      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'                                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.587 ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.080     ; 1.505      ;
; -0.409 ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.080     ; 1.327      ;
; -0.262 ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.080     ; 1.180      ;
; -0.234 ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.080     ; 1.152      ;
; -0.167 ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.080     ; 1.085      ;
; -0.046 ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.080     ; 0.964      ;
; -0.040 ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.080     ; 0.958      ;
; 0.098  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.080     ; 0.820      ;
; 0.153  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.235  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.500        ; 2.849      ; 3.344      ;
; 0.816  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; 2.849      ; 3.263      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_100hz_int'                                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.586 ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.082     ; 1.502      ;
; -0.399 ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.082     ; 1.315      ;
; -0.266 ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.082     ; 1.182      ;
; -0.235 ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.082     ; 1.151      ;
; -0.223 ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.082     ; 1.139      ;
; -0.048 ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.082     ; 0.964      ;
; 0.093  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.082     ; 0.823      ;
; 0.100  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.082     ; 0.816      ;
; 0.151  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.082     ; 0.765      ;
; 0.222  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.500        ; 3.186      ; 3.694      ;
; 0.752  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; 3.186      ; 3.664      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_100Khz_int'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.584 ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.081     ; 1.501      ;
; -0.407 ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.081     ; 1.324      ;
; -0.262 ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.081     ; 1.179      ;
; -0.235 ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.081     ; 1.152      ;
; -0.169 ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.081     ; 1.086      ;
; -0.046 ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.081     ; 0.963      ;
; -0.046 ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.081     ; 0.963      ;
; 0.096  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.081     ; 0.821      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.336  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.500        ; 3.042      ; 3.436      ;
; 0.863  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; 3.042      ; 3.409      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_10Khz_int'                                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.575 ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.081     ; 1.492      ;
; -0.410 ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.081     ; 1.327      ;
; -0.266 ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.081     ; 1.183      ;
; -0.221 ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.081     ; 1.138      ;
; -0.175 ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.081     ; 1.092      ;
; -0.048 ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.081     ; 0.965      ;
; -0.043 ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.081     ; 0.960      ;
; 0.095  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.081     ; 0.822      ;
; 0.152  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.311  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.500        ; 2.962      ; 3.381      ;
; 0.805  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; 2.962      ; 3.387      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_100Khz_int'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.572 ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.081     ; 1.489      ;
; -0.413 ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.081     ; 1.330      ;
; -0.265 ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.081     ; 1.182      ;
; -0.222 ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.081     ; 1.139      ;
; -0.170 ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.081     ; 1.087      ;
; -0.050 ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.081     ; 0.967      ;
; -0.049 ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.081     ; 0.966      ;
; 0.098  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.081     ; 0.819      ;
; 0.152  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.277  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int  ; clockDiv:clkDiv|clock_100Khz_int ; 0.500        ; 2.697      ; 3.160      ;
; 0.800  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int  ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; 2.697      ; 3.137      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Khz_int'                                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.555 ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.081     ; 1.472      ;
; -0.396 ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.081     ; 1.313      ;
; -0.265 ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.081     ; 1.182      ;
; -0.222 ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.081     ; 1.139      ;
; -0.206 ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.081     ; 1.123      ;
; 0.092  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.081     ; 0.825      ;
; 0.093  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.081     ; 0.824      ;
; 0.102  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.081     ; 0.815      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.220  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.500        ; 2.966      ; 3.476      ;
; 0.766  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; 2.966      ; 3.430      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_1Mhz_int'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; -0.537 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.047     ; 1.508      ;
; -0.359 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.047     ; 1.330      ;
; -0.211 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.047     ; 1.182      ;
; -0.179 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.047     ; 1.150      ;
; -0.113 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.047     ; 1.084      ;
; -0.098 ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int ; 0.500        ; 0.810      ; 1.648      ;
; 0.010  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.047     ; 0.961      ;
; 0.014  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.047     ; 0.957      ;
; 0.152  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.047     ; 0.819      ;
; 0.210  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.043     ; 0.765      ;
; 0.468  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; 0.810      ; 1.582      ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_10Khz_int'                                                                                                                        ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.533 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.046     ; 1.505      ;
; -0.356 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.046     ; 1.328      ;
; -0.210 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.046     ; 1.182      ;
; -0.182 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.046     ; 1.154      ;
; -0.120 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.046     ; 1.092      ;
; -0.078 ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_10Khz_int ; 0.500        ; 1.008      ; 1.836      ;
; 0.008  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.046     ; 0.964      ;
; 0.012  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.046     ; 0.960      ;
; 0.151  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.046     ; 0.821      ;
; 0.210  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.043     ; 0.765      ;
; 0.467  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; 1.008      ; 1.791      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_1Khz_int'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; -0.520 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.047     ; 1.491      ;
; -0.356 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.047     ; 1.327      ;
; -0.212 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.047     ; 1.183      ;
; -0.170 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.047     ; 1.141      ;
; -0.118 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.047     ; 1.089      ;
; -0.052 ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int ; 0.500        ; 0.864      ; 1.656      ;
; 0.002  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.047     ; 0.969      ;
; 0.013  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.047     ; 0.958      ;
; 0.147  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.047     ; 0.824      ;
; 0.210  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.043     ; 0.765      ;
; 0.523  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; 0.864      ; 1.581      ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_2|clock_10Hz_int'                                                                                                                                    ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.238 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.080     ; 1.156      ;
; -0.226 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.080     ; 1.144      ;
; -0.204 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.080     ; 1.122      ;
; -0.178 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.080     ; 1.096      ;
; 0.096  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.080     ; 0.822      ;
; 0.098  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.080     ; 0.820      ;
; 0.100  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.080     ; 0.818      ;
; 0.107  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.080     ; 0.811      ;
; 0.153  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.080     ; 0.765      ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv_50_1|clock_10Hz_int'                                                                                                                                    ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.237 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.081     ; 1.154      ;
; -0.227 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.081     ; 1.144      ;
; -0.208 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.081     ; 1.125      ;
; -0.179 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.081     ; 1.096      ;
; 0.096  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.081     ; 0.821      ;
; 0.100  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.081     ; 0.817      ;
; 0.101  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.081     ; 0.816      ;
; 0.103  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.081     ; 0.814      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.081     ; 0.765      ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDiv:clkDiv|clock_10Hz_int'                                                                                                                     ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.189 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.049     ; 1.158      ;
; -0.174 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.049     ; 1.143      ;
; -0.158 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.049     ; 1.127      ;
; -0.121 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.049     ; 1.090      ;
; 0.005  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.049     ; 0.964      ;
; 0.150  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.049     ; 0.819      ;
; 0.150  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.049     ; 0.819      ;
; 0.151  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.049     ; 0.818      ;
; 0.210  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.043     ; 0.765      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'swapButton'                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.210 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.478 ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 2.967      ; 2.927      ;
; 0.050  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; -0.500       ; 2.967      ; 2.955      ;
; 0.402  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.435  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.702      ;
; 0.602  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.869      ;
; 0.603  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.870      ;
; 0.655  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.922      ;
; 0.666  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.081      ; 0.933      ;
; 0.774  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.081      ; 1.041      ;
; 0.901  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.081      ; 1.168      ;
; 1.054  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.081      ; 1.321      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_100Khz_int'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.432 ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 3.188      ; 3.194      ;
; 0.061  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; -0.500       ; 3.188      ; 3.187      ;
; 0.402  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.435  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.081      ; 0.702      ;
; 0.602  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.081      ; 0.869      ;
; 0.604  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.081      ; 0.871      ;
; 0.655  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.081      ; 0.922      ;
; 0.666  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.081      ; 0.933      ;
; 0.772  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.081      ; 1.039      ;
; 0.901  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.081      ; 1.168      ;
; 1.052  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.081      ; 1.319      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_100Khz_int'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.419 ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 3.103      ; 3.122      ;
; 0.060  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; -0.500       ; 3.103      ; 3.101      ;
; 0.403  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.408  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.436  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.080      ; 0.702      ;
; 0.601  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.080      ; 0.867      ;
; 0.605  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.080      ; 0.871      ;
; 0.655  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.080      ; 0.921      ;
; 0.665  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.080      ; 0.931      ;
; 0.776  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.080      ; 1.042      ;
; 0.906  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.080      ; 1.172      ;
; 1.058  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.080      ; 1.324      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Khz_int'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.396 ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 3.059      ; 3.101      ;
; 0.074  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; -0.500       ; 3.059      ; 3.071      ;
; 0.402  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.438  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.081      ; 0.705      ;
; 0.601  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.081      ; 0.868      ;
; 0.602  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.081      ; 0.869      ;
; 0.653  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.081      ; 0.920      ;
; 0.671  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.081      ; 0.938      ;
; 0.775  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.081      ; 1.042      ;
; 0.912  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.081      ; 1.179      ;
; 1.083  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.081      ; 1.350      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_10Khz_int'                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.378 ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 3.034      ; 3.094      ;
; 0.079  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; -0.500       ; 3.034      ; 3.051      ;
; 0.402  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.434  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.081      ; 0.701      ;
; 0.443  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.081      ; 0.710      ;
; 0.602  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.081      ; 0.869      ;
; 0.664  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.081      ; 0.931      ;
; 0.737  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.081      ; 1.004      ;
; 0.777  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.081      ; 1.044      ;
; 0.891  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.081      ; 1.158      ;
; 1.057  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.081      ; 1.324      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_10Khz_int'                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.374 ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 3.105      ; 3.169      ;
; 0.093  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; -0.500       ; 3.105      ; 3.136      ;
; 0.402  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.435  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.081      ; 0.702      ;
; 0.603  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.081      ; 0.870      ;
; 0.609  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.081      ; 0.876      ;
; 0.652  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.081      ; 0.919      ;
; 0.669  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.081      ; 0.936      ;
; 0.776  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.081      ; 1.043      ;
; 0.904  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.081      ; 1.171      ;
; 1.060  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.081      ; 1.327      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.372 ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 2.987      ; 3.053      ;
; 0.173  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; -0.500       ; 2.987      ; 3.098      ;
; 0.403  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.408  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.436  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.702      ;
; 0.601  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.867      ;
; 0.603  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.869      ;
; 0.655  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.921      ;
; 0.666  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.080      ; 0.932      ;
; 0.775  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.080      ; 1.041      ;
; 0.903  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.080      ; 1.169      ;
; 1.056  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.080      ; 1.322      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_100hz_int'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.364 ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int  ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 3.217      ; 3.281      ;
; 0.165  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int  ; clockDiv:clkDiv|clock_100hz_int ; -0.500       ; 3.217      ; 3.310      ;
; 0.403  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.408  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.435  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.080      ; 0.701      ;
; 0.607  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.080      ; 0.873      ;
; 0.607  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.080      ; 0.873      ;
; 0.655  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.080      ; 0.921      ;
; 0.670  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.080      ; 0.936      ;
; 0.775  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.080      ; 1.041      ;
; 0.905  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.080      ; 1.171      ;
; 1.061  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.080      ; 1.327      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_100hz_int'                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.339 ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 3.339      ; 3.438      ;
; 0.158  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int ; -0.500       ; 3.339      ; 3.435      ;
; 0.401  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.082      ; 0.669      ;
; 0.406  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.082      ; 0.674      ;
; 0.437  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.082      ; 0.705      ;
; 0.447  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.082      ; 0.715      ;
; 0.602  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.082      ; 0.870      ;
; 0.664  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.082      ; 0.932      ;
; 0.737  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.082      ; 1.005      ;
; 0.775  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.082      ; 1.043      ;
; 0.886  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.082      ; 1.154      ;
; 1.052  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.082      ; 1.320      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Khz_int'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.335 ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 3.108      ; 3.211      ;
; 0.180  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; -0.500       ; 3.108      ; 3.226      ;
; 0.402  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.437  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.081      ; 0.704      ;
; 0.438  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.081      ; 0.705      ;
; 0.447  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.081      ; 0.714      ;
; 0.653  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.081      ; 0.920      ;
; 0.739  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.081      ; 1.006      ;
; 0.776  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.081      ; 1.043      ;
; 0.886  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.081      ; 1.153      ;
; 1.041  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.081      ; 1.308      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_100Khz_int'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.327 ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int  ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 2.830      ; 2.931      ;
; 0.164  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int  ; clockDiv:clkDiv|clock_100Khz_int ; -0.500       ; 2.830      ; 2.922      ;
; 0.402  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.434  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.081      ; 0.701      ;
; 0.604  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.081      ; 0.871      ;
; 0.606  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.081      ; 0.873      ;
; 0.655  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.081      ; 0.922      ;
; 0.670  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.081      ; 0.937      ;
; 0.776  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.081      ; 1.043      ;
; 0.905  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.081      ; 1.172      ;
; 1.058  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.081      ; 1.325      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_100hz_int'                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.243 ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 2.869      ; 3.064      ;
; 0.294  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int ; -0.500       ; 2.869      ; 3.101      ;
; 0.402  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.435  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.081      ; 0.702      ;
; 0.603  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.081      ; 0.870      ;
; 0.643  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.081      ; 0.910      ;
; 0.654  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.081      ; 0.921      ;
; 0.664  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.081      ; 0.931      ;
; 0.777  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.081      ; 1.044      ;
; 0.908  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.081      ; 1.175      ;
; 1.060  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.081      ; 1.327      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_1Khz_int'                                                                                                                          ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; 0.089 ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.919      ; 1.436      ;
; 0.440 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.043      ; 0.674      ;
; 0.472 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.047      ; 0.705      ;
; 0.632 ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int ; -0.500       ; 0.919      ; 1.479      ;
; 0.632 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.047      ; 0.865      ;
; 0.640 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.047      ; 0.873      ;
; 0.684 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.047      ; 0.917      ;
; 0.706 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.047      ; 0.939      ;
; 0.809 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.047      ; 1.042      ;
; 0.937 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.047      ; 1.170      ;
; 1.093 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.047      ; 1.326      ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_1Mhz_int'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; 0.148 ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.864      ; 1.440      ;
; 0.440 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.043      ; 0.674      ;
; 0.468 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.047      ; 0.701      ;
; 0.633 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.047      ; 0.866      ;
; 0.634 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.047      ; 0.867      ;
; 0.679 ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int ; -0.500       ; 0.864      ; 1.471      ;
; 0.687 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.047      ; 0.920      ;
; 0.698 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.047      ; 0.931      ;
; 0.810 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.047      ; 1.043      ;
; 0.939 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.047      ; 1.172      ;
; 1.092 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.047      ; 1.325      ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_10Khz_int'                                                                                                                        ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.153 ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 1.069      ; 1.640      ;
; 0.440 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.043      ; 0.674      ;
; 0.469 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.046      ; 0.701      ;
; 0.636 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.046      ; 0.868      ;
; 0.637 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.046      ; 0.869      ;
; 0.664 ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_10Khz_int ; -0.500       ; 1.069      ; 1.651      ;
; 0.687 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.046      ; 0.919      ;
; 0.702 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.046      ; 0.934      ;
; 0.810 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.046      ; 1.042      ;
; 0.939 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.046      ; 1.171      ;
; 1.090 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.046      ; 1.322      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Hz'                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.158 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.891      ; 1.291      ;
; 0.172 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.891      ; 1.305      ;
; 0.195 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.891      ; 1.328      ;
; 0.200 ; eightBitRegister:PC|enARdFF_2:bit7|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.891      ; 1.333      ;
; 0.220 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.894      ; 1.356      ;
; 0.480 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.891      ; 1.613      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
; 2.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.101      ; 2.934      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GClock'                                                                                                                           ;
+-------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.344 ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_10Hz_int ; GClock      ; 0.000        ; 2.027      ; 2.577      ;
; 0.437 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.704      ;
; 0.568 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.835      ;
; 0.637 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.904      ;
; 0.647 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.914      ;
; 0.652 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.919      ;
; 0.653 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.920      ;
; 0.655 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.922      ;
; 0.663 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 0.930      ;
; 0.954 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.221      ;
; 0.967 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.234      ;
; 0.969 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.236      ;
; 0.972 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.239      ;
; 0.974 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.241      ;
; 0.979 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.246      ;
; 1.075 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.342      ;
; 1.080 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.347      ;
; 1.093 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.360      ;
; 1.098 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.365      ;
; 1.148 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.415      ;
; 1.148 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.415      ;
; 1.148 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.415      ;
; 1.271 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.538      ;
; 1.271 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.538      ;
; 1.271 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.538      ;
; 1.271 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.081      ; 1.538      ;
+-------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_1|clock_10Hz_int'                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.402 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.431 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.081      ; 0.698      ;
; 0.433 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.081      ; 0.700      ;
; 0.434 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.081      ; 0.701      ;
; 0.437 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.081      ; 0.704      ;
; 0.651 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.081      ; 0.918      ;
; 0.653 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.081      ; 0.920      ;
; 0.696 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.081      ; 0.963      ;
; 0.719 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.081      ; 0.986      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_10Hz_int'                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.403 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.429 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.080      ; 0.695      ;
; 0.435 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.080      ; 0.702      ;
; 0.439 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.080      ; 0.705      ;
; 0.652 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.080      ; 0.918      ;
; 0.653 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.080      ; 0.919      ;
; 0.698 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.080      ; 0.964      ;
; 0.718 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.080      ; 0.984      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_1Hz'                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                ; Launch Clock                   ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+
; 0.405 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 0.669      ;
; 1.227 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 1.491      ;
; 1.228 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.331     ; 1.103      ;
; 1.388 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 1.264      ;
; 1.513 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.081      ; 1.780      ;
; 1.551 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.337     ; 1.420      ;
; 1.623 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.317     ; 1.512      ;
; 1.638 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.331     ; 1.513      ;
; 1.743 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.322     ; 1.627      ;
; 1.743 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.322     ; 1.627      ;
; 1.817 ; eightBitRegister:PC|enARdFF_2:bit7|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 2.081      ;
; 1.871 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 2.135      ;
; 1.876 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]  ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.583     ; 1.499      ;
; 1.885 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]  ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.583     ; 1.508      ;
; 1.918 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.075      ; 2.179      ;
; 1.937 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.331     ; 1.812      ;
; 1.945 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.105      ; 2.256      ;
; 1.948 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 2.212      ;
; 1.960 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.585     ; 1.581      ;
; 1.983 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.317     ; 1.872      ;
; 2.033 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.075      ; 2.294      ;
; 2.036 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.337     ; 1.905      ;
; 2.049 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.337     ; 1.918      ;
; 2.077 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.337     ; 1.946      ;
; 2.082 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.337     ; 1.951      ;
; 2.084 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.337     ; 1.953      ;
; 2.115 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.323     ; 1.998      ;
; 2.116 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.323     ; 1.999      ;
; 2.118 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.584     ; 1.740      ;
; 2.140 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 2.404      ;
; 2.168 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 2.432      ;
; 2.199 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.331     ; 2.074      ;
; 2.212 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.088      ;
; 2.217 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.093      ;
; 2.219 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.585     ; 1.840      ;
; 2.250 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 2.514      ;
; 2.265 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.583     ; 1.888      ;
; 2.266 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.583     ; 1.889      ;
; 2.268 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.583     ; 1.891      ;
; 2.268 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.583     ; 1.891      ;
; 2.269 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.583     ; 1.892      ;
; 2.272 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.585     ; 1.893      ;
; 2.283 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 2.547      ;
; 2.307 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.183      ;
; 2.320 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.337     ; 2.189      ;
; 2.321 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.337     ; 2.190      ;
; 2.330 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.337     ; 2.199      ;
; 2.331 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.337     ; 2.200      ;
; 2.347 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.223      ;
; 2.352 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.228      ;
; 2.354 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.316     ; 2.244      ;
; 2.354 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.316     ; 2.244      ;
; 2.354 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.331     ; 2.229      ;
; 2.356 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.316     ; 2.246      ;
; 2.357 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.316     ; 2.247      ;
; 2.361 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]  ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.583     ; 1.984      ;
; 2.361 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.310     ; 2.257      ;
; 2.361 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.331     ; 2.236      ;
; 2.362 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.310     ; 2.258      ;
; 2.363 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.331     ; 2.238      ;
; 2.379 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.255      ;
; 2.388 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.264      ;
; 2.389 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.265      ;
; 2.399 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 2.663      ;
; 2.400 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.276      ;
; 2.402 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.278      ;
; 2.439 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.149     ; 2.496      ;
; 2.455 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.331     ; 2.330      ;
; 2.465 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.338     ; 2.333      ;
; 2.466 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.338     ; 2.334      ;
; 2.466 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.338     ; 2.334      ;
; 2.467 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.584     ; 2.089      ;
; 2.468 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.584     ; 2.090      ;
; 2.481 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.323     ; 2.364      ;
; 2.481 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.323     ; 2.364      ;
; 2.491 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.331     ; 2.366      ;
; 2.504 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.591     ; 2.119      ;
; 2.518 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 2.782      ;
; 2.531 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.075      ; 2.792      ;
; 2.541 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 2.805      ;
; 2.556 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.591     ; 2.171      ;
; 2.557 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.591     ; 2.172      ;
; 2.573 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.449      ;
; 2.577 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.571     ; 2.212      ;
; 2.582 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]  ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.586     ; 2.202      ;
; 2.594 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.331     ; 2.469      ;
; 2.613 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.489      ;
; 2.628 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 2.892      ;
; 2.630 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]  ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.583     ; 2.253      ;
; 2.631 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.337     ; 2.500      ;
; 2.633 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.337     ; 2.502      ;
; 2.640 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.586     ; 2.260      ;
; 2.653 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.323     ; 2.536      ;
; 2.653 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.323     ; 2.536      ;
; 2.654 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.330     ; 2.530      ;
; 2.658 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.585     ; 2.279      ;
; 2.667 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.576     ; 2.297      ;
; 2.667 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.576     ; 2.297      ;
; 2.667 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.078      ; 2.931      ;
; 2.674 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.585     ; 2.295      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                        ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.432 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 0.699      ;
; 0.445 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 0.712      ;
; 0.499 ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_10Hz_int ; CLOCK_50    ; 0.000        ; 0.154      ; 0.869      ;
; 0.570 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 0.837      ;
; 0.634 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 0.901      ;
; 0.647 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 0.915      ;
; 0.662 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 0.929      ;
; 0.692 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 0.959      ;
; 0.952 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.219      ;
; 0.966 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.233      ;
; 0.966 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.233      ;
; 0.971 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.238      ;
; 0.974 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.979 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.246      ;
; 1.073 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.340      ;
; 1.078 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.345      ;
; 1.092 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.359      ;
; 1.097 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.364      ;
; 1.152 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.152 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.152 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.152 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.275 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.542      ;
; 1.275 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.542      ;
; 1.275 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.081      ; 1.542      ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                       ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.435 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.702      ;
; 0.445 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.712      ;
; 0.482 ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_10Hz_int ; CLOCK2_50   ; 0.000        ; 0.161      ; 0.859      ;
; 0.563 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.830      ;
; 0.634 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.901      ;
; 0.647 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.914      ;
; 0.656 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.661 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.923 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.190      ;
; 0.952 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.219      ;
; 0.965 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.232      ;
; 0.970 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.237      ;
; 0.974 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.241      ;
; 0.979 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.246      ;
; 1.073 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.340      ;
; 1.078 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.345      ;
; 1.091 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.358      ;
; 1.096 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.363      ;
; 1.148 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.415      ;
; 1.148 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.415      ;
; 1.148 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.415      ;
; 1.148 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.415      ;
; 1.494 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.761      ;
; 1.494 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.761      ;
; 1.494 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.761      ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv|clock_10Hz_int'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.440 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.043      ; 0.674      ;
; 0.466 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.049      ; 0.701      ;
; 0.467 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.049      ; 0.702      ;
; 0.467 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.049      ; 0.702      ;
; 0.634 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.049      ; 0.869      ;
; 0.687 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.049      ; 0.922      ;
; 0.687 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.049      ; 0.922      ;
; 0.732 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.049      ; 0.967      ;
; 0.753 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.049      ; 0.988      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'swapButton'                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Hz'                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                         ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.494 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.666      ; 1.402      ;
; 0.818 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 1.733      ;
; 0.832 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.666      ; 1.740      ;
; 0.912 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 1.826      ;
; 0.983 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.665      ; 1.890      ;
; 1.038 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.665      ; 1.945      ;
; 1.079 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 1.993      ;
; 1.113 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 2.027      ;
; 1.138 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 2.053      ;
; 1.203 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 2.117      ;
; 1.231 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.665      ; 2.138      ;
; 1.236 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.660      ; 2.138      ;
; 1.243 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.659      ; 2.144      ;
; 1.282 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.659      ; 2.183      ;
; 1.381 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.664      ; 2.287      ;
; 1.391 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 2.305      ;
; 1.486 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.660      ; 2.388      ;
; 1.514 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.679      ; 2.435      ;
; 1.532 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 2.446      ;
; 1.579 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 2.493      ;
; 1.613 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.679      ; 2.534      ;
; 1.646 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.679      ; 2.567      ;
; 1.654 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 2.568      ;
; 1.681 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.678      ; 2.601      ;
; 1.691 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 2.605      ;
; 1.701 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.658      ; 2.601      ;
; 1.735 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.679      ; 2.656      ;
; 1.744 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 2.658      ;
; 1.759 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.658      ; 2.659      ;
; 1.760 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.678      ; 2.680      ;
; 1.809 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.664      ; 2.715      ;
; 1.819 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 2.734      ;
; 1.830 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 2.744      ;
; 1.835 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.679      ; 2.756      ;
; 1.868 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 2.782      ;
; 1.872 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 2.787      ;
; 1.884 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.680      ; 2.806      ;
; 1.889 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 2.803      ;
; 1.897 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 2.812      ;
; 1.918 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.666      ; 2.826      ;
; 1.927 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.666      ; 2.835      ;
; 1.971 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.678      ; 2.891      ;
; 1.973 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.254      ; 2.469      ;
; 1.980 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.665      ; 2.887      ;
; 1.988 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.597      ; 2.827      ;
; 2.006 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; -0.041     ; 2.207      ;
; 2.020 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.678      ; 2.940      ;
; 2.023 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 2.938      ;
; 2.027 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.680      ; 2.949      ;
; 2.058 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.678      ; 2.978      ;
; 2.102 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.659      ; 3.003      ;
; 2.105 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.666      ; 3.013      ;
; 2.132 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; -0.041     ; 2.333      ;
; 2.146 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.678      ; 3.066      ;
; 2.156 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 3.071      ;
; 2.161 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 3.076      ;
; 2.172 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.590      ; 3.004      ;
; 2.176 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 3.091      ;
; 2.199 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 3.114      ;
; 2.209 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.666      ; 3.117      ;
; 2.211 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 3.126      ;
; 2.212 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.678      ; 3.132      ;
; 2.220 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.678      ; 3.140      ;
; 2.238 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.647      ; 3.127      ;
; 2.246 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.604      ; 3.092      ;
; 2.254 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.680      ; 3.176      ;
; 2.260 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 3.175      ;
; 2.263 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.678      ; 3.183      ;
; 2.265 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.660      ; 3.167      ;
; 2.272 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 3.186      ;
; 2.279 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.597      ; 3.118      ;
; 2.307 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.678      ; 3.227      ;
; 2.308 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.578      ; 3.128      ;
; 2.334 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.591      ; 3.167      ;
; 2.335 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.666      ; 3.243      ;
; 2.340 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 3.255      ;
; 2.373 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.659      ; 3.274      ;
; 2.379 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.666      ; 3.287      ;
; 2.404 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.597      ; 3.243      ;
; 2.417 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.667      ; 3.326      ;
; 2.422 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.653      ; 3.317      ;
; 2.424 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.665      ; 3.331      ;
; 2.440 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.653      ; 3.335      ;
; 2.443 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.590      ; 3.275      ;
; 2.445 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 3.360      ;
; 2.446 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.659      ; 3.347      ;
; 2.448 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.597      ; 3.287      ;
; 2.468 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.673      ; 3.383      ;
; 2.473 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 3.387      ;
; 2.486 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.598      ; 3.326      ;
; 2.493 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.672      ; 3.407      ;
; 2.515 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.604      ; 3.361      ;
; 2.516 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.590      ; 3.348      ;
; 2.538 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.604      ; 3.384      ;
; 2.539 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.666      ; 3.447      ;
; 2.543 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.666      ; 3.451      ;
; 2.543 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.603      ; 3.388      ;
; 2.563 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.603      ; 3.408      ;
; 2.603 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.660      ; 3.505      ;
; 2.604 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.666      ; 3.512      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK2_50 ; Rise       ; CLOCK2_50                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz      ;
; 0.328  ; 0.548        ; 0.220          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz      ;
; 0.330  ; 0.550        ; 0.220          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ;
; 0.330  ; 0.550        ; 0.220          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ;
; 0.330  ; 0.550        ; 0.220          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ;
; 0.330  ; 0.550        ; 0.220          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ;
; 0.330  ; 0.550        ; 0.220          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ;
; 0.330  ; 0.550        ; 0.220          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                   ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|inclk[0]     ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|outclk       ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|clock_1Mhz_int|clk      ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[0]|clk       ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[1]|clk       ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[2]|clk       ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[3]|clk       ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[4]|clk       ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|clock_1Hz|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                   ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|clock_1Hz|clk           ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|clock_1Mhz_int|clk      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[0]|clk       ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[1]|clk       ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[2]|clk       ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[3]|clk       ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[4]|clk       ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|inclk[0]     ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|outclk       ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz      ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ;
; 0.327  ; 0.547        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ;
; 0.327  ; 0.547        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ;
; 0.327  ; 0.547        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ;
; 0.327  ; 0.547        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ;
; 0.327  ; 0.547        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ;
; 0.327  ; 0.547        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ;
; 0.328  ; 0.548        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz      ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                    ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]      ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk        ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|clock_1Hz|clk           ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|clock_1Mhz_int|clk      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[0]|clk       ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[1]|clk       ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[2]|clk       ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[3]|clk       ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                    ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|clock_1Hz|clk           ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|clock_1Mhz_int|clk      ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[0]|clk       ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[1]|clk       ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[2]|clk       ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[3]|clk       ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[4]|clk       ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]      ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk        ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'                                                              ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Mhz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[4]  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Mhz_int ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[0]  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[1]  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[2]  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[3]  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[4]  ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Mhz_int ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[0]  ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[1]  ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[2]  ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[3]  ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[4]  ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                 ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]   ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk     ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|clock_1Hz|clk           ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|clock_1Mhz_int|clk      ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[0]|clk       ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[1]|clk       ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[2]|clk       ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[3]|clk       ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                 ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]   ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|outclk     ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|clock_1Hz|clk           ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|clock_1Mhz_int|clk      ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[0]|clk       ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[1]|clk       ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[2]|clk       ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[3]|clk       ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[4]|clk       ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|o                 ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'swapButton'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; swapButton ; Rise       ; swapButton                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.330  ; 0.550        ; 0.220          ; High Pulse Width ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|o                ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|o                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Hz'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.230  ; 0.465        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ;
; 0.277  ; 0.512        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ;
; 0.279  ; 0.514        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; instructionMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Hz'                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.221  ; 0.456        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.221  ; 0.456        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.238  ; 0.473        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]                          ;
; 0.238  ; 0.473        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]                          ;
; 0.238  ; 0.473        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]                          ;
; 0.238  ; 0.473        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]                          ;
; 0.238  ; 0.473        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]                          ;
; 0.238  ; 0.473        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]                          ;
; 0.238  ; 0.473        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]                          ;
; 0.238  ; 0.473        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]                          ;
; 0.239  ; 0.474        ; 0.235          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.285  ; 0.520        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.286  ; 0.521        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.288  ; 0.523        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]                          ;
; 0.288  ; 0.523        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]                          ;
; 0.288  ; 0.523        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]                          ;
; 0.288  ; 0.523        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]                          ;
; 0.288  ; 0.523        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]                          ;
; 0.288  ; 0.523        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]                          ;
; 0.288  ; 0.523        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]                          ;
; 0.288  ; 0.523        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]                          ;
; 0.288  ; 0.523        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.288  ; 0.523        ; 0.235          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz~clkctrl|inclk[0]                                                                          ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz~clkctrl|outclk                                                                            ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz|q                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz|q                                                                                         ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz~clkctrl|inclk[0]                                                                          ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz~clkctrl|outclk                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Hz'                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_100Khz_int'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Khz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[2]           ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Khz_int          ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[0]           ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[1]           ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[2]           ;
; 0.312  ; 0.500        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Khz_int          ;
; 0.312  ; 0.500        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[0]           ;
; 0.312  ; 0.500        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[1]           ;
; 0.312  ; 0.500        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[2]           ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int~clkctrl|outclk   ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int|clk               ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[0]|clk                ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[1]|clk                ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int|q                ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int~clkctrl|outclk   ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int|clk               ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[0]|clk                ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[1]|clk                ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_100hz_int'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Hz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[2]           ;
; 0.292  ; 0.480        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Hz_int          ;
; 0.292  ; 0.480        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[0]           ;
; 0.292  ; 0.480        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[1]           ;
; 0.292  ; 0.480        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[2]           ;
; 0.298  ; 0.518        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Hz_int          ;
; 0.298  ; 0.518        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[0]           ;
; 0.298  ; 0.518        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[1]           ;
; 0.298  ; 0.518        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[2]           ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int~clkctrl|inclk[0] ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int~clkctrl|outclk   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int|clk               ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[0]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[1]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int|q                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int|clk               ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[0]|clk                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[1]|clk                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[2]|clk                ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int~clkctrl|inclk[0] ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_10Hz_int'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[2]           ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz_int          ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[0]           ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[1]           ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[2]           ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz_int          ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[0]           ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[1]           ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[2]           ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int~clkctrl|outclk   ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_1Hz_int|clk               ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[0]|clk                ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[1]|clk                ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int|q                ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_1Hz_int|clk               ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[0]|clk                ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[1]|clk                ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[2]|clk                ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_10Khz_int'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Khz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[2]           ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Khz_int          ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[0]           ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[1]           ;
; 0.268  ; 0.488        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[2]           ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Khz_int          ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[0]           ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[1]           ;
; 0.322  ; 0.510        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[2]           ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int~clkctrl|outclk   ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int|clk               ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[0]|clk                ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[1]|clk                ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int|q                ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int|clk               ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[0]|clk                ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[1]|clk                ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[2]|clk                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Khz_int'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100hz_int        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[2]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100hz_int        ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[0]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[1]         ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[2]         ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100hz_int        ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[0]         ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[1]         ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[2]         ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int~clkctrl|outclk   ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_100hz_int|clk             ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[0]|clk              ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[1]|clk              ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int|q                ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_100hz_int|clk             ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[0]|clk              ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[1]|clk              ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[2]|clk              ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100Khz_int       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[2]        ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100Khz_int       ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[0]        ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[1]        ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[2]        ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100Khz_int       ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[0]        ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[1]        ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[2]        ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int~clkctrl|outclk   ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int|clk            ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[0]|clk             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[1]|clk             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int|q                ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int|clk            ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[0]|clk             ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[1]|clk             ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[2]|clk             ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_100Khz_int'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Khz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[2]           ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Khz_int          ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[0]           ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[1]           ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[2]           ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Khz_int          ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[0]           ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[1]           ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[2]           ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int~clkctrl|outclk   ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int|clk               ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[0]|clk                ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[1]|clk                ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int|q                ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int|clk               ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[0]|clk                ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[1]|clk                ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[2]|clk                ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_100hz_int'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Hz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[2]           ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Hz_int          ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[0]           ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[1]           ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[2]           ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Hz_int          ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[0]           ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[1]           ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[2]           ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int~clkctrl|inclk[0] ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int~clkctrl|outclk   ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int|clk               ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[0]|clk                ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[1]|clk                ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int|q                ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int|clk               ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[0]|clk                ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[1]|clk                ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[2]|clk                ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int~clkctrl|inclk[0] ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_10Hz_int'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[2]           ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz_int          ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[0]           ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[1]           ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[2]           ;
; 0.334  ; 0.522        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz_int          ;
; 0.334  ; 0.522        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[0]           ;
; 0.334  ; 0.522        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[1]           ;
; 0.334  ; 0.522        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[2]           ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int~clkctrl|outclk   ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_1Hz_int|clk               ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[0]|clk                ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[1]|clk                ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int|q                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_1Hz_int|clk               ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[0]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[1]|clk                ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[2]|clk                ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_10Khz_int'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Khz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[2]           ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Khz_int          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[0]           ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[1]           ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[2]           ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Khz_int          ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[0]           ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[1]           ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[2]           ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int~clkctrl|outclk   ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int|clk               ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[0]|clk                ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[1]|clk                ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int|q                ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int|clk               ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[0]|clk                ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[1]|clk                ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[2]|clk                ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Khz_int'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100hz_int        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[2]         ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100hz_int        ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[0]         ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[1]         ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[2]         ;
; 0.336  ; 0.524        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100hz_int        ;
; 0.336  ; 0.524        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[0]         ;
; 0.336  ; 0.524        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[1]         ;
; 0.336  ; 0.524        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[2]         ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int~clkctrl|outclk   ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_100hz_int|clk             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[0]|clk              ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[1]|clk              ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int|q                ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_100hz_int|clk             ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[0]|clk              ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[1]|clk              ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[2]|clk              ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100Khz_int       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[2]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100Khz_int       ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[0]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[1]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[2]        ;
; 0.339  ; 0.527        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100Khz_int       ;
; 0.339  ; 0.527        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[0]        ;
; 0.339  ; 0.527        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[1]        ;
; 0.339  ; 0.527        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[2]        ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int~clkctrl|outclk   ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int|clk            ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[0]|clk             ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[1]|clk             ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int|q                ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int|clk            ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[0]|clk             ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[1]|clk             ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[2]|clk             ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_100Khz_int'                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|clock_10Khz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[2]           ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|clock_10Khz_int          ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[0]           ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[1]           ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[2]           ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|clock_10Khz_int          ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[0]           ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[1]           ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[2]           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int~clkctrl|outclk   ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_10Khz_int|clk               ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[0]|clk                ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[1]|clk                ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int|q                ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_10Khz_int|clk               ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[0]|clk                ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[1]|clk                ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[2]|clk                ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_100hz_int'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|clock_10Hz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[2]           ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|clock_10Hz_int          ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[0]           ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[1]           ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[2]           ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|clock_10Hz_int          ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[0]           ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[1]           ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[2]           ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int~clkctrl|inclk[0] ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int~clkctrl|outclk   ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_10Hz_int|clk               ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[0]|clk                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[1]|clk                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int|q                ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_10Hz_int|clk               ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[0]|clk                ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[1]|clk                ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[2]|clk                ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int~clkctrl|inclk[0] ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_10Hz_int'                                                             ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|clock_1Hz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[2]  ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|clock_1Hz_int ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[0]  ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[1]  ;
; 0.291  ; 0.511        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[2]  ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|clock_1Hz_int ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[0]  ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[1]  ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[2]  ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|clock_1Hz_int|clk      ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[0]|clk       ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[1]|clk       ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|clock_10Hz_int|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|clock_10Hz_int|q       ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|clock_1Hz_int|clk      ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[0]|clk       ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[1]|clk       ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[2]|clk       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_10Khz_int'                                                              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|clock_1Khz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[2]  ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|clock_1Khz_int ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[0]  ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[1]  ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[2]  ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|clock_1Khz_int ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[0]  ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[1]  ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[2]  ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|clock_1Khz_int|clk      ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[0]|clk       ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[1]|clk       ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|clock_10Khz_int|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|clock_10Khz_int|q       ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|clock_1Khz_int|clk      ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[0]|clk       ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[1]|clk       ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[2]|clk       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Khz_int'                                                               ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|clock_100hz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[2]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|clock_100hz_int ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[0]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[1]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[2]  ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|clock_100hz_int ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[0]  ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[1]  ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[2]  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|clock_100hz_int|clk      ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[0]|clk       ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[1]|clk       ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|clock_1Khz_int|q         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|clock_1Khz_int|q         ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|clock_100hz_int|clk      ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[0]|clk       ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[1]|clk       ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[2]|clk       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Mhz_int'                                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|clock_100Khz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[2]  ;
; 0.280  ; 0.468        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|clock_100Khz_int ;
; 0.280  ; 0.468        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[0]  ;
; 0.280  ; 0.468        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[1]  ;
; 0.280  ; 0.468        ; 0.188          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[2]  ;
; 0.309  ; 0.529        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|clock_100Khz_int ;
; 0.309  ; 0.529        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[0]  ;
; 0.309  ; 0.529        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[1]  ;
; 0.309  ; 0.529        ; 0.220          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[2]  ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|clock_100Khz_int|clk      ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[0]|clk       ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[1]|clk       ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|clock_1Mhz_int|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|clock_1Mhz_int|q          ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|clock_100Khz_int|clk      ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[0]|clk       ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[1]|clk       ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[2]|clk       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port           ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+
; BranchOut           ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.887 ; 12.916 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; InstructionOut[*]   ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.938 ; 10.950 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[0]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.573  ; 8.572  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[1]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.204  ; 9.145  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[2]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.452  ; 9.360  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[3]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.645  ; 9.509  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[4]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.794  ; 8.780  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[5]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.612  ; 9.485  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[6]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.582  ; 9.570  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[7]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.952  ; 8.899  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[8]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.110 ; 9.986  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[9]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.690  ; 8.662  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[10] ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.938 ; 10.950 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[11] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.829  ; 9.953  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[12] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.572  ; 9.493  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[13] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.812  ; 9.704  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[14] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.963  ; 9.924  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[15] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.710  ; 9.582  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[16] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.267  ; 9.108  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[17] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.973  ; 10.041 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[18] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.966  ; 8.910  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[19] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.479  ; 8.484  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[20] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.062  ; 8.948  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[21] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.970  ; 9.812  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[22] ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.035 ; 9.959  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[23] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.679  ; 8.618  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[24] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.348  ; 9.362  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[25] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.929  ; 8.826  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[26] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.599  ; 8.594  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[27] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.541  ; 9.446  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[28] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.411  ; 9.396  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[29] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.171  ; 8.154  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[30] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.256  ; 9.345  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[31] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.907  ; 8.817  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MemWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.406 ; 13.461 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_1|clock_1Hz ; 19.943 ; 19.851 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 19.874 ; 19.851 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 19.159 ; 19.082 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 18.680 ; 18.447 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 18.845 ; 18.730 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 18.931 ; 18.827 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 18.895 ; 18.748 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 19.943 ; 19.790 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 19.311 ; 19.283 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; RegWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.115 ; 13.208 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; ZeroOut             ; clockDiv:clkDiv_50_1|clock_1Hz ; 21.592 ; 21.366 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 26.392 ; 26.373 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 21.299 ; 21.283 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.957 ; 24.814 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 26.392 ; 26.373 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 22.767 ; 22.883 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 23.703 ; 23.806 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.813 ; 24.621 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.671 ; 24.764 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.352 ; 24.311 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 23.478 ; 23.427 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.003 ; 23.932 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 23.274 ; 23.384 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.352 ; 24.311 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 22.483 ; 22.541 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.097 ; 24.138 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.118 ; 24.087 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display3[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.217 ; 13.221 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.159 ; 13.129 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.959 ; 13.184 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.810 ; 12.849 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.022 ; 13.156 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.521 ; 12.632 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.217 ; 13.221 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.795 ; 12.859 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display4[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.957 ; 13.894 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.957 ; 13.894 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.345 ; 13.351 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.587 ; 13.539 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.792 ; 12.919 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.734 ; 12.985 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.358 ; 12.409 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.500 ; 12.697 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display5[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.122 ; 12.899 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.122 ; 12.899 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.796 ; 12.898 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.326 ; 12.488 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.462 ; 12.541 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.291 ; 12.221 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.883 ; 12.046 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.632 ; 11.802 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display6[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.477 ; 13.423 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.938 ; 11.830 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.477 ; 13.423 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.056 ; 12.144 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.274 ; 11.380 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.237 ; 11.374 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.638 ; 11.723 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.196 ; 11.300 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display7[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.952 ; 12.905 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.952 ; 12.698 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.198 ; 11.312 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.148 ; 11.251 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.659 ; 12.905 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.166 ; 11.275 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.644 ; 12.647 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.810 ; 11.901 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display8[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.732 ; 11.865 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.961 ; 10.828 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.176 ; 10.265 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.800 ; 10.849 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.098 ; 11.198 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.732 ; 11.865 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.298 ; 11.477 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.798 ; 10.844 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.635 ; 12.613 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.635 ; 12.613 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.284 ; 12.207 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.411 ; 12.222 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.237 ; 12.129 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.626 ; 12.511 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.234 ; 12.085 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.380 ; 12.207 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.264 ; 11.108 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 19.154 ; 19.134 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.513 ; 14.501 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 17.719 ; 17.582 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 19.154 ; 19.134 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 15.529 ; 15.645 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.464 ; 16.568 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 17.575 ; 17.383 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 17.433 ; 17.532 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.747 ; 16.706 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 15.837 ; 15.754 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.303 ; 16.324 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 15.659 ; 15.778 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.747 ; 16.706 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.866 ; 14.821 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.482 ; 16.512 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.512 ; 16.481 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv|clock_1Hz      ; 19.029 ; 18.876 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[0]          ; clockDiv:clkDiv|clock_1Hz      ; 18.863 ; 18.840 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[1]          ; clockDiv:clkDiv|clock_1Hz      ; 17.816 ; 17.739 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[2]          ; clockDiv:clkDiv|clock_1Hz      ; 17.671 ; 17.438 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[3]          ; clockDiv:clkDiv|clock_1Hz      ; 17.931 ; 17.816 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[4]          ; clockDiv:clkDiv|clock_1Hz      ; 18.013 ; 17.913 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[5]          ; clockDiv:clkDiv|clock_1Hz      ; 17.981 ; 17.834 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[6]          ; clockDiv:clkDiv|clock_1Hz      ; 19.029 ; 18.876 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[7]          ; clockDiv:clkDiv|clock_1Hz      ; 18.367 ; 18.339 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; ZeroOut             ; clockDiv:clkDiv|clock_1Hz      ; 20.648 ; 20.422 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; clockDiv:clkDiv|clock_1Hz      ; 25.381 ; 25.362 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[0]      ; clockDiv:clkDiv|clock_1Hz      ; 20.288 ; 20.272 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[1]      ; clockDiv:clkDiv|clock_1Hz      ; 23.946 ; 23.803 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[2]      ; clockDiv:clkDiv|clock_1Hz      ; 25.381 ; 25.362 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[3]      ; clockDiv:clkDiv|clock_1Hz      ; 21.756 ; 21.872 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[4]      ; clockDiv:clkDiv|clock_1Hz      ; 22.692 ; 22.795 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[5]      ; clockDiv:clkDiv|clock_1Hz      ; 23.802 ; 23.610 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[6]      ; clockDiv:clkDiv|clock_1Hz      ; 23.660 ; 23.753 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display2[*]       ; clockDiv:clkDiv|clock_1Hz      ; 23.408 ; 23.367 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[0]      ; clockDiv:clkDiv|clock_1Hz      ; 22.534 ; 22.483 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[1]      ; clockDiv:clkDiv|clock_1Hz      ; 23.059 ; 22.988 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[2]      ; clockDiv:clkDiv|clock_1Hz      ; 22.330 ; 22.440 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[3]      ; clockDiv:clkDiv|clock_1Hz      ; 23.408 ; 23.367 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[4]      ; clockDiv:clkDiv|clock_1Hz      ; 21.539 ; 21.597 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[5]      ; clockDiv:clkDiv|clock_1Hz      ; 23.153 ; 23.194 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[6]      ; clockDiv:clkDiv|clock_1Hz      ; 23.174 ; 23.143 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; swapButton                     ; 13.695 ; 13.754 ; Rise       ; swapButton                     ;
;  o_display1[0]      ; swapButton                     ; 10.296 ; 10.281 ; Rise       ; swapButton                     ;
;  o_display1[1]      ; swapButton                     ; 12.246 ; 12.061 ; Rise       ; swapButton                     ;
;  o_display1[2]      ; swapButton                     ; 13.695 ; 13.754 ; Rise       ; swapButton                     ;
;  o_display1[3]      ; swapButton                     ; 9.801  ; 9.852  ; Rise       ; swapButton                     ;
;  o_display1[4]      ; swapButton                     ; 11.031 ; 11.106 ; Rise       ; swapButton                     ;
;  o_display1[5]      ; swapButton                     ; 12.472 ; 12.257 ; Rise       ; swapButton                     ;
;  o_display1[6]      ; swapButton                     ; 12.319 ; 12.420 ; Rise       ; swapButton                     ;
; o_display2[*]       ; swapButton                     ; 11.342 ; 11.462 ; Rise       ; swapButton                     ;
;  o_display2[0]      ; swapButton                     ; 10.773 ; 10.651 ; Rise       ; swapButton                     ;
;  o_display2[1]      ; swapButton                     ; 11.114 ; 11.064 ; Rise       ; swapButton                     ;
;  o_display2[2]      ; swapButton                     ; 10.575 ; 10.701 ; Rise       ; swapButton                     ;
;  o_display2[3]      ; swapButton                     ; 11.303 ; 11.266 ; Rise       ; swapButton                     ;
;  o_display2[4]      ; swapButton                     ; 9.593  ; 9.675  ; Rise       ; swapButton                     ;
;  o_display2[5]      ; swapButton                     ; 11.310 ; 11.462 ; Rise       ; swapButton                     ;
;  o_display2[6]      ; swapButton                     ; 11.342 ; 11.383 ; Rise       ; swapButton                     ;
; o_display3[*]       ; swapButton                     ; 9.106  ; 9.101  ; Rise       ; swapButton                     ;
;  o_display3[0]      ; swapButton                     ; 8.816  ; 8.850  ; Rise       ; swapButton                     ;
;  o_display3[1]      ; swapButton                     ; 9.106  ; 9.101  ; Rise       ; swapButton                     ;
;  o_display3[2]      ; swapButton                     ; 8.869  ; 8.837  ; Rise       ; swapButton                     ;
;  o_display3[3]      ; swapButton                     ; 9.082  ; 9.084  ; Rise       ; swapButton                     ;
;  o_display3[4]      ; swapButton                     ; 8.583  ; 8.540  ; Rise       ; swapButton                     ;
;  o_display3[5]      ; swapButton                     ; 8.813  ; 8.815  ; Rise       ; swapButton                     ;
;  o_display3[6]      ; swapButton                     ; 8.863  ; 8.830  ; Rise       ; swapButton                     ;
; o_display4[*]       ; swapButton                     ; 11.463 ; 11.486 ; Rise       ; swapButton                     ;
;  o_display4[0]      ; swapButton                     ; 11.463 ; 11.486 ; Rise       ; swapButton                     ;
;  o_display4[1]      ; swapButton                     ; 10.967 ; 10.846 ; Rise       ; swapButton                     ;
;  o_display4[2]      ; swapButton                     ; 11.215 ; 11.091 ; Rise       ; swapButton                     ;
;  o_display4[3]      ; swapButton                     ; 10.063 ; 10.115 ; Rise       ; swapButton                     ;
;  o_display4[4]      ; swapButton                     ; 8.480  ; 8.492  ; Rise       ; swapButton                     ;
;  o_display4[5]      ; swapButton                     ; 9.952  ; 9.966  ; Rise       ; swapButton                     ;
;  o_display4[6]      ; swapButton                     ; 10.119 ; 10.193 ; Rise       ; swapButton                     ;
; o_display5[*]       ; swapButton                     ; 9.757  ; 9.743  ; Rise       ; swapButton                     ;
;  o_display5[0]      ; swapButton                     ; 9.588  ; 9.548  ; Rise       ; swapButton                     ;
;  o_display5[1]      ; swapButton                     ; 9.757  ; 9.743  ; Rise       ; swapButton                     ;
;  o_display5[2]      ; swapButton                     ; 9.075  ; 9.030  ; Rise       ; swapButton                     ;
;  o_display5[3]      ; swapButton                     ; 9.085  ; 9.036  ; Rise       ; swapButton                     ;
;  o_display5[4]      ; swapButton                     ; 8.905  ; 8.885  ; Rise       ; swapButton                     ;
;  o_display5[5]      ; swapButton                     ; 8.879  ; 8.853  ; Rise       ; swapButton                     ;
;  o_display5[6]      ; swapButton                     ; 8.641  ; 8.592  ; Rise       ; swapButton                     ;
; o_display6[*]       ; swapButton                     ; 11.356 ; 11.153 ; Rise       ; swapButton                     ;
;  o_display6[0]      ; swapButton                     ; 9.355  ; 9.471  ; Rise       ; swapButton                     ;
;  o_display6[1]      ; swapButton                     ; 11.356 ; 11.153 ; Rise       ; swapButton                     ;
;  o_display6[2]      ; swapButton                     ; 9.700  ; 9.607  ; Rise       ; swapButton                     ;
;  o_display6[3]      ; swapButton                     ; 9.307  ; 9.228  ; Rise       ; swapButton                     ;
;  o_display6[4]      ; swapButton                     ; 9.273  ; 9.188  ; Rise       ; swapButton                     ;
;  o_display6[5]      ; swapButton                     ; 9.681  ; 9.552  ; Rise       ; swapButton                     ;
;  o_display6[6]      ; swapButton                     ; 8.839  ; 8.745  ; Rise       ; swapButton                     ;
; o_display7[*]       ; swapButton                     ; 10.304 ; 10.101 ; Rise       ; swapButton                     ;
;  o_display7[0]      ; swapButton                     ; 8.861  ; 8.898  ; Rise       ; swapButton                     ;
;  o_display7[1]      ; swapButton                     ; 8.853  ; 8.761  ; Rise       ; swapButton                     ;
;  o_display7[2]      ; swapButton                     ; 8.800  ; 8.704  ; Rise       ; swapButton                     ;
;  o_display7[3]      ; swapButton                     ; 8.902  ; 8.863  ; Rise       ; swapButton                     ;
;  o_display7[4]      ; swapButton                     ; 8.814  ; 8.717  ; Rise       ; swapButton                     ;
;  o_display7[5]      ; swapButton                     ; 10.304 ; 10.101 ; Rise       ; swapButton                     ;
;  o_display7[6]      ; swapButton                     ; 9.460  ; 9.347  ; Rise       ; swapButton                     ;
; o_display8[*]       ; swapButton                     ; 10.320 ; 10.241 ; Rise       ; swapButton                     ;
;  o_display8[0]      ; swapButton                     ; 9.279  ; 9.360  ; Rise       ; swapButton                     ;
;  o_display8[1]      ; swapButton                     ; 9.426  ; 9.314  ; Rise       ; swapButton                     ;
;  o_display8[2]      ; swapButton                     ; 9.360  ; 9.291  ; Rise       ; swapButton                     ;
;  o_display8[3]      ; swapButton                     ; 10.320 ; 10.241 ; Rise       ; swapButton                     ;
;  o_display8[4]      ; swapButton                     ; 8.799  ; 8.709  ; Rise       ; swapButton                     ;
;  o_display8[5]      ; swapButton                     ; 8.802  ; 8.705  ; Rise       ; swapButton                     ;
;  o_display8[6]      ; swapButton                     ; 10.022 ; 9.887  ; Rise       ; swapButton                     ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port           ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+
; BranchOut           ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.331 ; 11.391 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; InstructionOut[*]   ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.883  ; 7.865  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[0]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.271  ; 8.269  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[1]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.874  ; 8.816  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[2]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.112  ; 9.022  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[3]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.297  ; 9.166  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[4]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.483  ; 8.468  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[5]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.266  ; 9.143  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[6]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.239  ; 9.227  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[7]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.633  ; 8.580  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[8]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.746  ; 9.625  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[9]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.381  ; 8.353  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[10] ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.539 ; 10.549 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[11] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.474  ; 9.592  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[12] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.230  ; 9.153  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[13] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.461  ; 9.356  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[14] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.605  ; 9.566  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[15] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.362  ; 9.237  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[16] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.936  ; 8.781  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[17] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.615  ; 9.679  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[18] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.648  ; 8.592  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[19] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.181  ; 8.183  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[20] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.740  ; 8.629  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[21] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.609  ; 9.456  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[22] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.672  ; 9.598  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[23] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.371  ; 8.311  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[24] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.011  ; 9.023  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[25] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.612  ; 8.512  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[26] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.293  ; 8.286  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[27] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.198  ; 9.105  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[28] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.073  ; 9.057  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[29] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.883  ; 7.865  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[30] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.924  ; 9.007  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[31] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.588  ; 8.500  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MemWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.105 ; 11.160 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.573 ; 10.556 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.077 ; 12.019 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.778 ; 11.652 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.247 ; 12.086 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.479 ; 11.447 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.677 ; 11.596 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.204 ; 12.113 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.911 ; 11.789 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.573 ; 10.556 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; RegWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.677 ; 10.684 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; ZeroOut             ; clockDiv:clkDiv_50_1|clock_1Hz ; 15.528 ; 15.224 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.058 ; 11.029 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.058 ; 11.029 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 14.339 ; 14.183 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 15.113 ; 15.213 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.948 ; 12.019 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.787 ; 12.848 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 14.241 ; 14.006 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 14.021 ; 14.136 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.204 ; 11.468 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.461 ; 12.410 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.753 ; 12.648 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.566 ; 12.531 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.849 ; 12.895 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.204 ; 11.468 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.189 ; 13.263 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.131 ; 13.087 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display3[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.046 ; 10.110 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.594 ; 10.518 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.546 ; 10.637 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.318 ; 10.408 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.523 ; 10.626 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.046 ; 10.110 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.665 ; 10.816 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.279 ; 10.395 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display4[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.705 ; 10.837 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.273 ; 12.176 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.670 ; 11.673 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.974 ; 11.961 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.049 ; 11.190 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.131 ; 11.368 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.705 ; 10.837 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.860 ; 11.050 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display5[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.113  ; 9.214  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.496 ; 10.262 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.190 ; 10.324 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.780  ; 9.905  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.787  ; 9.847  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.611  ; 9.698  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.347  ; 9.469  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.113  ; 9.214  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display6[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.296  ; 9.427  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.019 ; 9.912  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.542 ; 11.521 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.097 ; 10.267 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.364  ; 9.497  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.332  ; 9.459  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.723  ; 9.808  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.296  ; 9.427  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display7[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.275 ; 10.353 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.004 ; 11.763 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.307 ; 10.413 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.275 ; 10.383 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.729 ; 11.936 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.278 ; 10.353 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.770 ; 11.738 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.906 ; 10.990 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display8[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.822  ; 8.897  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.549  ; 9.413  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.822  ; 8.897  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.385  ; 9.432  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.684  ; 9.790  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.666  ; 9.769  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.870  ; 10.052 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.395  ; 9.446  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_2|clock_1Hz ; 10.847 ; 10.690 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.014 ; 11.946 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.695 ; 11.556 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.946 ; 11.764 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.763 ; 11.645 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.139 ; 12.014 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.681 ; 11.534 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.917 ; 11.750 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 10.847 ; 10.690 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 13.135 ; 13.081 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 13.135 ; 13.081 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.487 ; 16.361 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 17.816 ; 17.745 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.259 ; 14.345 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 15.146 ; 15.195 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.359 ; 16.157 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.143 ; 16.248 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 13.196 ; 13.417 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.194 ; 14.100 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.658 ; 14.632 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.178 ; 14.108 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.922 ; 14.941 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 13.196 ; 13.417 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.802 ; 14.882 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.824 ; 14.835 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv|clock_1Hz      ; 9.573  ; 9.655  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[0]          ; clockDiv:clkDiv|clock_1Hz      ; 11.107 ; 11.115 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[1]          ; clockDiv:clkDiv|clock_1Hz      ; 10.992 ; 10.849 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[2]          ; clockDiv:clkDiv|clock_1Hz      ; 10.900 ; 10.857 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[3]          ; clockDiv:clkDiv|clock_1Hz      ; 10.853 ; 10.828 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[4]          ; clockDiv:clkDiv|clock_1Hz      ; 10.599 ; 10.593 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[5]          ; clockDiv:clkDiv|clock_1Hz      ; 10.873 ; 10.797 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[6]          ; clockDiv:clkDiv|clock_1Hz      ; 10.174 ; 10.102 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[7]          ; clockDiv:clkDiv|clock_1Hz      ; 9.573  ; 9.655  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; ZeroOut             ; clockDiv:clkDiv|clock_1Hz      ; 14.617 ; 14.325 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; clockDiv:clkDiv|clock_1Hz      ; 12.383 ; 12.374 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[0]      ; clockDiv:clkDiv|clock_1Hz      ; 12.383 ; 12.374 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[1]      ; clockDiv:clkDiv|clock_1Hz      ; 15.670 ; 15.544 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[2]      ; clockDiv:clkDiv|clock_1Hz      ; 16.906 ; 16.928 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[3]      ; clockDiv:clkDiv|clock_1Hz      ; 13.442 ; 13.528 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[4]      ; clockDiv:clkDiv|clock_1Hz      ; 14.329 ; 14.378 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[5]      ; clockDiv:clkDiv|clock_1Hz      ; 15.542 ; 15.340 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[6]      ; clockDiv:clkDiv|clock_1Hz      ; 15.326 ; 15.431 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display2[*]       ; clockDiv:clkDiv|clock_1Hz      ; 12.369 ; 12.458 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[0]      ; clockDiv:clkDiv|clock_1Hz      ; 13.405 ; 13.317 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[1]      ; clockDiv:clkDiv|clock_1Hz      ; 13.862 ; 13.805 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[2]      ; clockDiv:clkDiv|clock_1Hz      ; 13.296 ; 13.338 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[3]      ; clockDiv:clkDiv|clock_1Hz      ; 14.115 ; 14.096 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[4]      ; clockDiv:clkDiv|clock_1Hz      ; 12.369 ; 12.458 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[5]      ; clockDiv:clkDiv|clock_1Hz      ; 13.971 ; 14.055 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[6]      ; clockDiv:clkDiv|clock_1Hz      ; 14.048 ; 14.037 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; swapButton                     ; 9.307  ; 9.393  ; Rise       ; swapButton                     ;
;  o_display1[0]      ; swapButton                     ; 9.783  ; 9.776  ; Rise       ; swapButton                     ;
;  o_display1[1]      ; swapButton                     ; 11.718 ; 11.574 ; Rise       ; swapButton                     ;
;  o_display1[2]      ; swapButton                     ; 13.071 ; 13.165 ; Rise       ; swapButton                     ;
;  o_display1[3]      ; swapButton                     ; 9.307  ; 9.393  ; Rise       ; swapButton                     ;
;  o_display1[4]      ; swapButton                     ; 10.504 ; 10.613 ; Rise       ; swapButton                     ;
;  o_display1[5]      ; swapButton                     ; 11.947 ; 11.774 ; Rise       ; swapButton                     ;
;  o_display1[6]      ; swapButton                     ; 11.741 ; 11.875 ; Rise       ; swapButton                     ;
; o_display2[*]       ; swapButton                     ; 9.092  ; 9.215  ; Rise       ; swapButton                     ;
;  o_display2[0]      ; swapButton                     ; 10.190 ; 10.183 ; Rise       ; swapButton                     ;
;  o_display2[1]      ; swapButton                     ; 10.554 ; 10.551 ; Rise       ; swapButton                     ;
;  o_display2[2]      ; swapButton                     ; 10.166 ; 10.126 ; Rise       ; swapButton                     ;
;  o_display2[3]      ; swapButton                     ; 10.705 ; 10.772 ; Rise       ; swapButton                     ;
;  o_display2[4]      ; swapButton                     ; 9.092  ; 9.215  ; Rise       ; swapButton                     ;
;  o_display2[5]      ; swapButton                     ; 10.925 ; 10.906 ; Rise       ; swapButton                     ;
;  o_display2[6]      ; swapButton                     ; 10.906 ; 10.831 ; Rise       ; swapButton                     ;
; o_display3[*]       ; swapButton                     ; 8.274  ; 8.235  ; Rise       ; swapButton                     ;
;  o_display3[0]      ; swapButton                     ; 8.499  ; 8.531  ; Rise       ; swapButton                     ;
;  o_display3[1]      ; swapButton                     ; 8.777  ; 8.775  ; Rise       ; swapButton                     ;
;  o_display3[2]      ; swapButton                     ; 8.549  ; 8.521  ; Rise       ; swapButton                     ;
;  o_display3[3]      ; swapButton                     ; 8.754  ; 8.756  ; Rise       ; swapButton                     ;
;  o_display3[4]      ; swapButton                     ; 8.274  ; 8.235  ; Rise       ; swapButton                     ;
;  o_display3[5]      ; swapButton                     ; 8.496  ; 8.498  ; Rise       ; swapButton                     ;
;  o_display3[6]      ; swapButton                     ; 8.544  ; 8.514  ; Rise       ; swapButton                     ;
; o_display4[*]       ; swapButton                     ; 8.178  ; 8.191  ; Rise       ; swapButton                     ;
;  o_display4[0]      ; swapButton                     ; 11.041 ; 11.062 ; Rise       ; swapButton                     ;
;  o_display4[1]      ; swapButton                     ; 10.560 ; 10.445 ; Rise       ; swapButton                     ;
;  o_display4[2]      ; swapButton                     ; 10.861 ; 10.739 ; Rise       ; swapButton                     ;
;  o_display4[3]      ; swapButton                     ; 9.695  ; 9.746  ; Rise       ; swapButton                     ;
;  o_display4[4]      ; swapButton                     ; 8.178  ; 8.191  ; Rise       ; swapButton                     ;
;  o_display4[5]      ; swapButton                     ; 9.592  ; 9.606  ; Rise       ; swapButton                     ;
;  o_display4[6]      ; swapButton                     ; 9.750  ; 9.822  ; Rise       ; swapButton                     ;
; o_display5[*]       ; swapButton                     ; 8.331  ; 8.287  ; Rise       ; swapButton                     ;
;  o_display5[0]      ; swapButton                     ; 9.242  ; 9.201  ; Rise       ; swapButton                     ;
;  o_display5[1]      ; swapButton                     ; 9.402  ; 9.392  ; Rise       ; swapButton                     ;
;  o_display5[2]      ; swapButton                     ; 8.749  ; 8.706  ; Rise       ; swapButton                     ;
;  o_display5[3]      ; swapButton                     ; 8.760  ; 8.714  ; Rise       ; swapButton                     ;
;  o_display5[4]      ; swapButton                     ; 8.584  ; 8.566  ; Rise       ; swapButton                     ;
;  o_display5[5]      ; swapButton                     ; 8.560  ; 8.537  ; Rise       ; swapButton                     ;
;  o_display5[6]      ; swapButton                     ; 8.331  ; 8.287  ; Rise       ; swapButton                     ;
; o_display6[*]       ; swapButton                     ; 8.522  ; 8.435  ; Rise       ; swapButton                     ;
;  o_display6[0]      ; swapButton                     ; 9.019  ; 9.129  ; Rise       ; swapButton                     ;
;  o_display6[1]      ; swapButton                     ; 10.907 ; 10.724 ; Rise       ; swapButton                     ;
;  o_display6[2]      ; swapButton                     ; 9.348  ; 9.260  ; Rise       ; swapButton                     ;
;  o_display6[3]      ; swapButton                     ; 8.920  ; 8.866  ; Rise       ; swapButton                     ;
;  o_display6[4]      ; swapButton                     ; 8.887  ; 8.827  ; Rise       ; swapButton                     ;
;  o_display6[5]      ; swapButton                     ; 9.277  ; 9.176  ; Rise       ; swapButton                     ;
;  o_display6[6]      ; swapButton                     ; 8.522  ; 8.435  ; Rise       ; swapButton                     ;
; o_display7[*]       ; swapButton                     ; 8.483  ; 8.393  ; Rise       ; swapButton                     ;
;  o_display7[0]      ; swapButton                     ; 8.511  ; 8.525  ; Rise       ; swapButton                     ;
;  o_display7[1]      ; swapButton                     ; 8.534  ; 8.448  ; Rise       ; swapButton                     ;
;  o_display7[2]      ; swapButton                     ; 8.483  ; 8.393  ; Rise       ; swapButton                     ;
;  o_display7[3]      ; swapButton                     ; 8.528  ; 8.513  ; Rise       ; swapButton                     ;
;  o_display7[4]      ; swapButton                     ; 8.497  ; 8.406  ; Rise       ; swapButton                     ;
;  o_display7[5]      ; swapButton                     ; 9.987  ; 9.789  ; Rise       ; swapButton                     ;
;  o_display7[6]      ; swapButton                     ; 9.118  ; 9.011  ; Rise       ; swapButton                     ;
; o_display8[*]       ; swapButton                     ; 8.485  ; 8.397  ; Rise       ; swapButton                     ;
;  o_display8[0]      ; swapButton                     ; 8.946  ; 9.022  ; Rise       ; swapButton                     ;
;  o_display8[1]      ; swapButton                     ; 9.030  ; 8.951  ; Rise       ; swapButton                     ;
;  o_display8[2]      ; swapButton                     ; 9.024  ; 8.959  ; Rise       ; swapButton                     ;
;  o_display8[3]      ; swapButton                     ; 9.891  ; 9.843  ; Rise       ; swapButton                     ;
;  o_display8[4]      ; swapButton                     ; 8.485  ; 8.400  ; Rise       ; swapButton                     ;
;  o_display8[5]      ; swapButton                     ; 8.487  ; 8.397  ; Rise       ; swapButton                     ;
;  o_display8[6]      ; swapButton                     ; 9.602  ; 9.500  ; Rise       ; swapButton                     ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+----------------+---------------+--------+--------+--------+--------+
; Input Port     ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+----------------+---------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]     ; 12.537 ; 12.607 ; 13.022 ; 12.999 ;
; ValueSelect[0] ; MuxOut[1]     ; 12.663 ; 12.662 ; 13.136 ; 13.059 ;
; ValueSelect[0] ; MuxOut[2]     ; 11.691 ; 11.636 ; 12.120 ; 12.065 ;
; ValueSelect[0] ; MuxOut[3]     ; 12.930 ; 12.886 ; 13.272 ; 13.265 ;
; ValueSelect[0] ; MuxOut[4]     ; 12.748 ; 12.660 ; 13.114 ; 13.017 ;
; ValueSelect[0] ; MuxOut[5]     ; 12.357 ; 12.317 ; 12.755 ; 12.741 ;
; ValueSelect[0] ; MuxOut[6]     ; 11.415 ; 11.345 ; 11.806 ; 11.667 ;
; ValueSelect[0] ; MuxOut[7]     ; 10.551 ; 10.737 ; 11.121 ; 11.008 ;
; ValueSelect[0] ; o_display1[0] ; 14.584 ; 14.573 ; 14.926 ; 14.930 ;
; ValueSelect[0] ; o_display1[1] ; 18.127 ; 17.990 ; 18.524 ; 18.434 ;
; ValueSelect[0] ; o_display1[2] ; 19.492 ; 19.585 ; 19.965 ; 19.982 ;
; ValueSelect[0] ; o_display1[3] ; 15.905 ; 16.063 ; 16.376 ; 16.460 ;
; ValueSelect[0] ; o_display1[4] ; 16.870 ; 16.867 ; 17.267 ; 17.340 ;
; ValueSelect[0] ; o_display1[5] ; 17.996 ; 17.785 ; 18.393 ; 18.192 ;
; ValueSelect[0] ; o_display1[6] ; 17.830 ; 17.987 ; 18.269 ; 18.384 ;
; ValueSelect[0] ; o_display2[0] ; 15.959 ; 15.876 ; 16.325 ; 16.242 ;
; ValueSelect[0] ; o_display2[1] ; 16.393 ; 16.446 ; 16.750 ; 16.812 ;
; ValueSelect[0] ; o_display2[2] ; 15.759 ; 15.900 ; 16.116 ; 16.266 ;
; ValueSelect[0] ; o_display2[3] ; 16.869 ; 16.828 ; 17.235 ; 17.194 ;
; ValueSelect[0] ; o_display2[4] ; 14.988 ; 14.959 ; 15.354 ; 15.316 ;
; ValueSelect[0] ; o_display2[5] ; 16.604 ; 16.634 ; 16.970 ; 17.000 ;
; ValueSelect[0] ; o_display2[6] ; 16.634 ; 16.603 ; 17.000 ; 16.969 ;
; ValueSelect[1] ; MuxOut[0]     ; 12.581 ; 12.558 ; 12.941 ; 12.999 ;
; ValueSelect[1] ; MuxOut[1]     ; 12.695 ; 12.618 ; 13.054 ; 13.053 ;
; ValueSelect[1] ; MuxOut[2]     ; 12.214 ; 12.197 ; 12.644 ; 12.589 ;
; ValueSelect[1] ; MuxOut[3]     ; 13.502 ; 13.458 ; 13.880 ; 13.873 ;
; ValueSelect[1] ; MuxOut[4]     ; 13.320 ; 13.232 ; 13.722 ; 13.625 ;
; ValueSelect[1] ; MuxOut[5]     ; 12.759 ; 12.663 ; 13.147 ; 13.087 ;
; ValueSelect[1] ; MuxOut[6]     ; 11.987 ; 11.917 ; 12.414 ; 12.275 ;
; ValueSelect[1] ; MuxOut[7]     ; 11.116 ; 11.309 ; 11.729 ; 11.499 ;
; ValueSelect[1] ; o_display1[0] ; 15.156 ; 15.145 ; 15.534 ; 15.538 ;
; ValueSelect[1] ; o_display1[1] ; 18.476 ; 18.383 ; 18.858 ; 18.761 ;
; ValueSelect[1] ; o_display1[2] ; 19.888 ; 19.873 ; 20.266 ; 20.288 ;
; ValueSelect[1] ; o_display1[3] ; 16.290 ; 16.404 ; 16.670 ; 16.782 ;
; ValueSelect[1] ; o_display1[4] ; 17.218 ; 17.290 ; 17.602 ; 17.668 ;
; ValueSelect[1] ; o_display1[5] ; 18.347 ; 18.176 ; 18.729 ; 18.554 ;
; ValueSelect[1] ; o_display1[6] ; 18.184 ; 18.329 ; 18.565 ; 18.707 ;
; ValueSelect[1] ; o_display2[0] ; 16.531 ; 16.448 ; 16.933 ; 16.850 ;
; ValueSelect[1] ; o_display2[1] ; 16.965 ; 17.018 ; 17.358 ; 17.420 ;
; ValueSelect[1] ; o_display2[2] ; 16.331 ; 16.472 ; 16.724 ; 16.874 ;
; ValueSelect[1] ; o_display2[3] ; 17.441 ; 17.400 ; 17.843 ; 17.802 ;
; ValueSelect[1] ; o_display2[4] ; 15.560 ; 15.531 ; 15.962 ; 15.924 ;
; ValueSelect[1] ; o_display2[5] ; 17.176 ; 17.206 ; 17.578 ; 17.608 ;
; ValueSelect[1] ; o_display2[6] ; 17.206 ; 17.175 ; 17.608 ; 17.577 ;
; ValueSelect[2] ; MuxOut[0]     ; 12.584 ; 12.654 ; 13.047 ; 13.063 ;
; ValueSelect[2] ; MuxOut[1]     ; 12.710 ; 12.709 ; 13.161 ; 13.117 ;
; ValueSelect[2] ; MuxOut[2]     ; 10.799 ; 9.914  ; 10.436 ; 11.139 ;
; ValueSelect[2] ; MuxOut[3]     ; 9.839  ; 9.846  ; 10.267 ; 10.265 ;
; ValueSelect[2] ; MuxOut[4]     ; 10.090 ; 10.028 ; 10.517 ; 10.446 ;
; ValueSelect[2] ; MuxOut[5]     ; 11.262 ; 10.486 ; 11.037 ; 11.581 ;
; ValueSelect[2] ; MuxOut[6]     ; 10.370 ; 10.264 ; 10.770 ; 10.674 ;
; ValueSelect[2] ; MuxOut[7]     ; 9.430  ; 9.401  ; 9.858  ; 9.820  ;
; ValueSelect[2] ; o_display1[0] ; 14.375 ; 14.399 ; 14.783 ; 14.807 ;
; ValueSelect[2] ; o_display1[1] ; 18.174 ; 18.037 ; 18.582 ; 18.459 ;
; ValueSelect[2] ; o_display1[2] ; 19.539 ; 19.632 ; 19.990 ; 20.040 ;
; ValueSelect[2] ; o_display1[3] ; 15.952 ; 16.110 ; 16.401 ; 16.518 ;
; ValueSelect[2] ; o_display1[4] ; 16.917 ; 16.914 ; 17.325 ; 17.365 ;
; ValueSelect[2] ; o_display1[5] ; 18.043 ; 17.832 ; 18.451 ; 18.240 ;
; ValueSelect[2] ; o_display1[6] ; 17.877 ; 18.034 ; 18.294 ; 18.442 ;
; ValueSelect[2] ; o_display2[0] ; 14.011 ; 13.924 ; 14.356 ; 14.260 ;
; ValueSelect[2] ; o_display2[1] ; 14.501 ; 14.465 ; 14.837 ; 14.810 ;
; ValueSelect[2] ; o_display2[2] ; 13.867 ; 13.668 ; 14.049 ; 14.263 ;
; ValueSelect[2] ; o_display2[3] ; 14.851 ; 14.846 ; 15.187 ; 15.191 ;
; ValueSelect[2] ; o_display2[4] ; 12.694 ; 13.074 ; 13.315 ; 13.211 ;
; ValueSelect[2] ; o_display2[5] ; 14.595 ; 14.672 ; 14.931 ; 15.017 ;
; ValueSelect[2] ; o_display2[6] ; 14.616 ; 14.621 ; 14.952 ; 14.966 ;
+----------------+---------------+--------+--------+--------+--------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+----------------+---------------+--------+--------+--------+--------+
; Input Port     ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+----------------+---------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]     ; 10.845 ; 10.836 ; 11.226 ; 11.138 ;
; ValueSelect[0] ; MuxOut[1]     ; 10.972 ; 10.904 ; 11.354 ; 11.207 ;
; ValueSelect[0] ; MuxOut[2]     ; 11.015 ; 10.945 ; 11.352 ; 11.317 ;
; ValueSelect[0] ; MuxOut[3]     ; 10.935 ; 10.933 ; 11.334 ; 11.324 ;
; ValueSelect[0] ; MuxOut[4]     ; 10.310 ; 10.274 ; 10.722 ; 10.678 ;
; ValueSelect[0] ; MuxOut[5]     ; 10.806 ; 10.685 ; 11.205 ; 11.076 ;
; ValueSelect[0] ; MuxOut[6]     ; 10.789 ; 10.717 ; 11.188 ; 11.116 ;
; ValueSelect[0] ; MuxOut[7]     ; 10.126 ; 10.117 ; 10.539 ; 10.522 ;
; ValueSelect[0] ; o_display1[0] ; 12.180 ; 12.159 ; 12.514 ; 12.485 ;
; ValueSelect[0] ; o_display1[1] ; 15.720 ; 15.569 ; 16.022 ; 15.950 ;
; ValueSelect[0] ; o_display1[2] ; 16.978 ; 16.955 ; 17.280 ; 17.336 ;
; ValueSelect[0] ; o_display1[3] ; 13.467 ; 13.550 ; 13.816 ; 13.921 ;
; ValueSelect[0] ; o_display1[4] ; 14.365 ; 14.483 ; 14.746 ; 14.786 ;
; ValueSelect[0] ; o_display1[5] ; 15.563 ; 15.378 ; 15.897 ; 15.732 ;
; ValueSelect[0] ; o_display1[6] ; 15.360 ; 15.481 ; 15.685 ; 15.834 ;
; ValueSelect[0] ; o_display2[0] ; 13.340 ; 13.251 ; 13.736 ; 13.642 ;
; ValueSelect[0] ; o_display2[1] ; 13.805 ; 13.778 ; 14.200 ; 14.174 ;
; ValueSelect[0] ; o_display2[2] ; 13.175 ; 13.255 ; 13.579 ; 13.650 ;
; ValueSelect[0] ; o_display2[3] ; 14.068 ; 14.060 ; 14.464 ; 14.464 ;
; ValueSelect[0] ; o_display2[4] ; 12.347 ; 12.415 ; 12.738 ; 12.819 ;
; ValueSelect[0] ; o_display2[5] ; 13.920 ; 14.027 ; 14.324 ; 14.424 ;
; ValueSelect[0] ; o_display2[6] ; 13.943 ; 13.986 ; 14.347 ; 14.377 ;
; ValueSelect[1] ; MuxOut[0]     ; 10.998 ; 10.965 ; 11.407 ; 11.366 ;
; ValueSelect[1] ; MuxOut[1]     ; 11.118 ; 11.026 ; 11.526 ; 11.426 ;
; ValueSelect[1] ; MuxOut[2]     ; 10.703 ; 10.674 ; 11.119 ; 11.058 ;
; ValueSelect[1] ; MuxOut[3]     ; 10.608 ; 10.609 ; 11.009 ; 11.002 ;
; ValueSelect[1] ; MuxOut[4]     ; 11.305 ; 11.299 ; 11.743 ; 11.727 ;
; ValueSelect[1] ; MuxOut[5]     ; 11.834 ; 11.748 ; 12.274 ; 12.175 ;
; ValueSelect[1] ; MuxOut[6]     ; 10.485 ; 10.383 ; 10.886 ; 10.776 ;
; ValueSelect[1] ; MuxOut[7]     ; 9.769  ; 9.763  ; 10.169 ; 10.155 ;
; ValueSelect[1] ; o_display1[0] ; 12.164 ; 12.154 ; 12.557 ; 12.555 ;
; ValueSelect[1] ; o_display1[1] ; 15.436 ; 15.325 ; 15.837 ; 15.718 ;
; ValueSelect[1] ; o_display1[2] ; 16.661 ; 16.709 ; 17.062 ; 17.102 ;
; ValueSelect[1] ; o_display1[3] ; 13.211 ; 13.309 ; 13.612 ; 13.702 ;
; ValueSelect[1] ; o_display1[4] ; 14.095 ; 14.159 ; 14.496 ; 14.552 ;
; ValueSelect[1] ; o_display1[5] ; 15.311 ; 15.121 ; 15.712 ; 15.514 ;
; ValueSelect[1] ; o_display1[6] ; 15.093 ; 15.212 ; 15.494 ; 15.605 ;
; ValueSelect[1] ; o_display2[0] ; 13.686 ; 13.618 ; 14.079 ; 14.018 ;
; ValueSelect[1] ; o_display2[1] ; 14.173 ; 14.086 ; 14.570 ; 14.479 ;
; ValueSelect[1] ; o_display2[2] ; 13.567 ; 13.630 ; 13.967 ; 14.023 ;
; ValueSelect[1] ; o_display2[3] ; 14.396 ; 14.391 ; 14.789 ; 14.784 ;
; ValueSelect[1] ; o_display2[4] ; 12.650 ; 12.751 ; 13.043 ; 13.144 ;
; ValueSelect[1] ; o_display2[5] ; 14.252 ; 14.366 ; 14.645 ; 14.767 ;
; ValueSelect[1] ; o_display2[6] ; 14.341 ; 14.322 ; 14.734 ; 14.715 ;
; ValueSelect[2] ; MuxOut[0]     ; 9.600  ; 9.559  ; 10.009 ; 9.960  ;
; ValueSelect[2] ; MuxOut[1]     ; 9.729  ; 9.629  ; 10.140 ; 10.032 ;
; ValueSelect[2] ; MuxOut[2]     ; 10.355 ; 9.565  ; 10.069 ; 10.699 ;
; ValueSelect[2] ; MuxOut[3]     ; 9.497  ; 9.501  ; 9.908  ; 9.904  ;
; ValueSelect[2] ; MuxOut[4]     ; 9.739  ; 9.678  ; 10.149 ; 10.080 ;
; ValueSelect[2] ; MuxOut[5]     ; 10.785 ; 10.115 ; 10.646 ; 11.090 ;
; ValueSelect[2] ; MuxOut[6]     ; 10.005 ; 9.892  ; 10.373 ; 10.295 ;
; ValueSelect[2] ; MuxOut[7]     ; 9.104  ; 9.074  ; 9.515  ; 9.477  ;
; ValueSelect[2] ; o_display1[0] ; 10.935 ; 10.906 ; 11.336 ; 11.307 ;
; ValueSelect[2] ; o_display1[1] ; 14.325 ; 14.217 ; 14.736 ; 14.620 ;
; ValueSelect[2] ; o_display1[2] ; 15.550 ; 15.601 ; 15.961 ; 16.004 ;
; ValueSelect[2] ; o_display1[3] ; 12.100 ; 12.201 ; 12.511 ; 12.604 ;
; ValueSelect[2] ; o_display1[4] ; 12.984 ; 13.051 ; 13.395 ; 13.454 ;
; ValueSelect[2] ; o_display1[5] ; 14.200 ; 14.013 ; 14.611 ; 14.416 ;
; ValueSelect[2] ; o_display1[6] ; 13.982 ; 14.104 ; 14.393 ; 14.507 ;
; ValueSelect[2] ; o_display2[0] ; 12.744 ; 12.681 ; 13.146 ; 13.098 ;
; ValueSelect[2] ; o_display2[1] ; 13.209 ; 13.207 ; 13.611 ; 13.617 ;
; ValueSelect[2] ; o_display2[2] ; 12.579 ; 12.684 ; 12.981 ; 13.094 ;
; ValueSelect[2] ; o_display2[3] ; 13.472 ; 13.464 ; 13.874 ; 13.866 ;
; ValueSelect[2] ; o_display2[4] ; 11.777 ; 11.819 ; 12.228 ; 12.221 ;
; ValueSelect[2] ; o_display2[5] ; 13.324 ; 13.431 ; 13.726 ; 13.833 ;
; ValueSelect[2] ; o_display2[6] ; 13.347 ; 13.416 ; 13.749 ; 13.837 ;
+----------------+---------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                     ;
+-------------+-----------------+---------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                            ; Note                                                          ;
+-------------+-----------------+---------------------------------------+---------------------------------------------------------------+
; 106.63 MHz  ; 106.63 MHz      ; clockDiv:clkDiv|clock_1Hz             ;                                                               ;
; 333.33 MHz  ; 274.05 MHz      ; clockDiv:clkDiv_50_1|clock_1Hz        ; limit due to minimum period restriction (tmin)                ;
; 340.72 MHz  ; 274.05 MHz      ; clockDiv:clkDiv_50_2|clock_1Hz        ; limit due to minimum period restriction (tmin)                ;
; 559.28 MHz  ; 250.0 MHz       ; CLOCK2_50                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 573.39 MHz  ; 250.0 MHz       ; GClock                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 574.38 MHz  ; 250.0 MHz       ; CLOCK_50                              ; limit due to minimum period restriction (max I/O toggle rate) ;
; 690.61 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_2|clock_1Khz_int   ; limit due to minimum period restriction (tmin)                ;
; 697.84 MHz  ; 437.64 MHz      ; clockDiv:clkDiv|clock_100hz_int       ; limit due to minimum period restriction (tmin)                ;
; 698.32 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_1|clock_100hz_int  ; limit due to minimum period restriction (tmin)                ;
; 700.28 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; limit due to minimum period restriction (tmin)                ;
; 700.28 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_2|clock_100Khz_int ; limit due to minimum period restriction (tmin)                ;
; 701.26 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; limit due to minimum period restriction (tmin)                ;
; 701.75 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; limit due to minimum period restriction (tmin)                ;
; 702.74 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_2|clock_100hz_int  ; limit due to minimum period restriction (tmin)                ;
; 703.23 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_1|clock_100Khz_int ; limit due to minimum period restriction (tmin)                ;
; 704.23 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; limit due to minimum period restriction (tmin)                ;
; 707.21 MHz  ; 437.64 MHz      ; clockDiv:clkDiv|clock_100Khz_int      ; limit due to minimum period restriction (tmin)                ;
; 713.78 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_1|clock_1Khz_int   ; limit due to minimum period restriction (tmin)                ;
; 725.69 MHz  ; 437.64 MHz      ; clockDiv:clkDiv|clock_10Khz_int       ; limit due to minimum period restriction (tmin)                ;
; 725.69 MHz  ; 437.64 MHz      ; clockDiv:clkDiv|clock_1Mhz_int        ; limit due to minimum period restriction (tmin)                ;
; 729.93 MHz  ; 437.64 MHz      ; clockDiv:clkDiv|clock_1Khz_int        ; limit due to minimum period restriction (tmin)                ;
; 894.45 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_2|clock_10Hz_int   ; limit due to minimum period restriction (tmin)                ;
; 896.86 MHz  ; 437.64 MHz      ; clockDiv:clkDiv_50_1|clock_10Hz_int   ; limit due to minimum period restriction (tmin)                ;
; 936.33 MHz  ; 437.64 MHz      ; clockDiv:clkDiv|clock_10Hz_int        ; limit due to minimum period restriction (tmin)                ;
; 1422.48 MHz ; 250.0 MHz       ; swapButton                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+---------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clockDiv:clkDiv|clock_1Hz             ; -9.232 ; -567.873      ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; -7.107 ; -38.351       ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; -2.000 ; -64.000       ;
; CLOCK2_50                             ; -0.788 ; -4.204        ;
; GClock                                ; -0.744 ; -3.281        ;
; CLOCK_50                              ; -0.741 ; -3.313        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; -0.448 ; -0.586        ;
; clockDiv:clkDiv|clock_100hz_int       ; -0.433 ; -0.601        ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; -0.432 ; -0.583        ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; -0.428 ; -0.632        ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; -0.428 ; -0.581        ;
; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; -0.426 ; -0.580        ;
; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; -0.425 ; -0.580        ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; -0.423 ; -0.631        ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; -0.422 ; -0.576        ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; -0.420 ; -0.567        ;
; clockDiv:clkDiv|clock_100Khz_int      ; -0.414 ; -0.555        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; -0.401 ; -0.582        ;
; clockDiv:clkDiv|clock_10Khz_int       ; -0.378 ; -0.444        ;
; clockDiv:clkDiv|clock_1Mhz_int        ; -0.378 ; -0.433        ;
; clockDiv:clkDiv|clock_1Khz_int        ; -0.370 ; -0.420        ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; -0.118 ; -0.278        ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; -0.115 ; -0.274        ;
; clockDiv:clkDiv|clock_10Hz_int        ; -0.068 ; -0.106        ;
; swapButton                            ; 0.297  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; -0.350 ; -0.350        ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; -0.304 ; -0.304        ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; -0.295 ; -0.295        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; -0.272 ; -0.272        ;
; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; -0.251 ; -0.251        ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; -0.247 ; -0.247        ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; -0.246 ; -0.246        ;
; clockDiv:clkDiv|clock_100hz_int       ; -0.231 ; -0.231        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; -0.223 ; -0.223        ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; -0.202 ; -0.202        ;
; clockDiv:clkDiv|clock_100Khz_int      ; -0.201 ; -0.201        ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; -0.133 ; -0.133        ;
; clockDiv:clkDiv|clock_1Khz_int        ; 0.091  ; 0.000         ;
; clockDiv:clkDiv|clock_1Mhz_int        ; 0.150  ; 0.000         ;
; clockDiv:clkDiv|clock_10Khz_int       ; 0.156  ; 0.000         ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; 0.157  ; 0.000         ;
; GClock                                ; 0.305  ; 0.000         ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; 0.353  ; 0.000         ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; 0.354  ; 0.000         ;
; clockDiv:clkDiv|clock_1Hz             ; 0.356  ; 0.000         ;
; clockDiv:clkDiv|clock_10Hz_int        ; 0.387  ; 0.000         ;
; CLOCK_50                              ; 0.389  ; 0.000         ;
; CLOCK2_50                             ; 0.393  ; 0.000         ;
; swapButton                            ; 0.398  ; 0.000         ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; 0.437  ; 0.000         ;
+---------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK2_50                             ; -3.000 ; -11.995       ;
; CLOCK_50                              ; -3.000 ; -11.995       ;
; GClock                                ; -3.000 ; -11.995       ;
; swapButton                            ; -3.000 ; -4.285        ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; -2.649 ; -87.417       ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; -2.649 ; -31.788       ;
; clockDiv:clkDiv|clock_1Hz             ; -1.285 ; -89.950       ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; -1.285 ; -5.140        ;
; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; -1.285 ; -5.140        ;
; clockDiv:clkDiv|clock_100Khz_int      ; -1.285 ; -5.140        ;
; clockDiv:clkDiv|clock_100hz_int       ; -1.285 ; -5.140        ;
; clockDiv:clkDiv|clock_10Hz_int        ; -1.285 ; -5.140        ;
; clockDiv:clkDiv|clock_10Khz_int       ; -1.285 ; -5.140        ;
; clockDiv:clkDiv|clock_1Khz_int        ; -1.285 ; -5.140        ;
; clockDiv:clkDiv|clock_1Mhz_int        ; -1.285 ; -5.140        ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_1Hz'                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                ; Launch Clock                   ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+
; -9.232 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.781     ; 9.450      ;
; -9.222 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.781     ; 9.440      ;
; -9.211 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.417      ;
; -9.210 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.416      ;
; -9.209 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.781     ; 9.427      ;
; -9.207 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.413      ;
; -9.201 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.407      ;
; -9.200 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.406      ;
; -9.197 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.403      ;
; -9.188 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.394      ;
; -9.187 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.393      ;
; -9.184 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.390      ;
; -9.130 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.781     ; 9.348      ;
; -9.109 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.315      ;
; -9.108 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.314      ;
; -9.105 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.311      ;
; -9.091 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.781     ; 9.309      ;
; -9.085 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.788     ; 9.296      ;
; -9.084 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.781     ; 9.302      ;
; -9.075 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.788     ; 9.286      ;
; -9.070 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.276      ;
; -9.069 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.275      ;
; -9.066 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.272      ;
; -9.063 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.269      ;
; -9.062 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.268      ;
; -9.062 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.788     ; 9.273      ;
; -9.059 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.265      ;
; -9.050 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.781     ; 9.268      ;
; -9.029 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.235      ;
; -9.028 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.234      ;
; -9.025 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.231      ;
; -8.992 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.197      ;
; -8.991 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.196      ;
; -8.983 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.788     ; 9.194      ;
; -8.982 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.187      ;
; -8.981 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.186      ;
; -8.969 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.174      ;
; -8.968 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.173      ;
; -8.945 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.787     ; 9.157      ;
; -8.944 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.788     ; 9.155      ;
; -8.939 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 9.152      ;
; -8.937 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.788     ; 9.148      ;
; -8.935 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.787     ; 9.147      ;
; -8.929 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 9.142      ;
; -8.922 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.787     ; 9.134      ;
; -8.916 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 9.129      ;
; -8.903 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.788     ; 9.114      ;
; -8.890 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.095      ;
; -8.889 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.094      ;
; -8.872 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.781     ; 9.090      ;
; -8.856 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.789     ; 9.066      ;
; -8.851 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.057      ;
; -8.851 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.056      ;
; -8.850 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.056      ;
; -8.850 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.055      ;
; -8.847 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.053      ;
; -8.846 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.789     ; 9.056      ;
; -8.844 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.049      ;
; -8.843 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.048      ;
; -8.843 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.787     ; 9.055      ;
; -8.837 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 9.050      ;
; -8.833 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.789     ; 9.043      ;
; -8.831 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.037      ;
; -8.831 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.037      ;
; -8.821 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.027      ;
; -8.821 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.027      ;
; -8.810 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.015      ;
; -8.809 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.794     ; 9.014      ;
; -8.808 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.014      ;
; -8.808 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 9.014      ;
; -8.804 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.787     ; 9.016      ;
; -8.798 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 9.011      ;
; -8.797 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.787     ; 9.009      ;
; -8.791 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 9.004      ;
; -8.780 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 8.993      ;
; -8.779 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 8.992      ;
; -8.770 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 8.983      ;
; -8.769 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 8.982      ;
; -8.763 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.787     ; 8.975      ;
; -8.757 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 8.970      ;
; -8.757 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 8.970      ;
; -8.756 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 8.969      ;
; -8.754 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.789     ; 8.964      ;
; -8.729 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 8.935      ;
; -8.729 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 8.935      ;
; -8.725 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.788     ; 8.936      ;
; -8.719 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.789     ; 8.929      ;
; -8.715 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.789     ; 8.925      ;
; -8.690 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 8.896      ;
; -8.690 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 8.896      ;
; -8.683 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 8.889      ;
; -8.683 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 8.889      ;
; -8.678 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 8.891      ;
; -8.677 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 8.890      ;
; -8.674 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.789     ; 8.884      ;
; -8.649 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 8.855      ;
; -8.649 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 8.855      ;
; -8.647 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.793     ; 8.853      ;
; -8.639 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 8.852      ;
; -8.638 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.786     ; 8.851      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Hz'                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                         ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -7.107 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 7.776      ;
; -7.097 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 7.766      ;
; -7.084 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 7.753      ;
; -7.046 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 7.774      ;
; -7.036 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 7.764      ;
; -7.023 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 7.751      ;
; -7.005 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 7.674      ;
; -6.966 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 7.635      ;
; -6.959 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 7.628      ;
; -6.944 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 7.672      ;
; -6.925 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 7.594      ;
; -6.905 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 7.633      ;
; -6.898 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 7.626      ;
; -6.864 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 7.592      ;
; -6.747 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 7.416      ;
; -6.686 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 7.414      ;
; -6.299 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.289      ; 7.618      ;
; -6.238 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.348      ; 7.616      ;
; -6.234 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.289      ; 7.553      ;
; -6.173 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.348      ; 7.551      ;
; -6.151 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 6.820      ;
; -6.125 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.316      ; 7.471      ;
; -6.103 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.316      ; 7.449      ;
; -6.090 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 6.818      ;
; -6.064 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.375      ; 7.469      ;
; -6.059 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 6.728      ;
; -6.042 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.375      ; 7.447      ;
; -6.041 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 6.710      ;
; -5.998 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 6.726      ;
; -5.980 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 6.708      ;
; -5.953 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.310      ; 7.293      ;
; -5.948 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 6.617      ;
; -5.892 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.369      ; 7.291      ;
; -5.887 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 6.615      ;
; -5.784 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.318      ; 7.132      ;
; -5.774 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.310      ; 7.114      ;
; -5.723 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.377      ; 7.130      ;
; -5.718 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 6.387      ;
; -5.713 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.369      ; 7.112      ;
; -5.683 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.310      ; 7.023      ;
; -5.660 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.317      ; 7.007      ;
; -5.659 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.310      ; 6.999      ;
; -5.657 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 6.385      ;
; -5.642 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.310      ; 6.982      ;
; -5.622 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.369      ; 7.021      ;
; -5.614 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.310      ; 6.954      ;
; -5.599 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.376      ; 7.005      ;
; -5.598 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.369      ; 6.997      ;
; -5.588 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.312      ; 6.930      ;
; -5.583 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 6.252      ;
; -5.583 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.304      ; 6.917      ;
; -5.581 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.369      ; 6.980      ;
; -5.575 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 6.244      ;
; -5.572 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 6.241      ;
; -5.553 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.369      ; 6.952      ;
; -5.538 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.310      ; 6.878      ;
; -5.527 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.371      ; 6.928      ;
; -5.522 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 6.250      ;
; -5.522 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.363      ; 6.915      ;
; -5.514 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 6.242      ;
; -5.511 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 6.239      ;
; -5.491 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.303      ; 6.824      ;
; -5.485 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.304      ; 6.819      ;
; -5.477 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.369      ; 6.876      ;
; -5.458 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.316      ; 6.804      ;
; -5.457 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.316      ; 6.803      ;
; -5.430 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.362      ; 6.822      ;
; -5.424 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.363      ; 6.817      ;
; -5.408 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.312      ; 6.750      ;
; -5.397 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.375      ; 6.802      ;
; -5.396 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.375      ; 6.801      ;
; -5.383 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.310      ; 6.723      ;
; -5.378 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.310      ; 6.718      ;
; -5.363 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.302      ; 6.695      ;
; -5.347 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.371      ; 6.748      ;
; -5.330 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.302      ; 6.662      ;
; -5.322 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.369      ; 6.721      ;
; -5.317 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.369      ; 6.716      ;
; -5.315 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.311      ; 6.656      ;
; -5.302 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.361      ; 6.693      ;
; -5.269 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.361      ; 6.660      ;
; -5.254 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.370      ; 6.654      ;
; -5.245 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.361     ; 5.914      ;
; -5.193 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.316      ; 6.539      ;
; -5.191 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.316      ; 6.537      ;
; -5.189 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.311      ; 6.530      ;
; -5.184 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.302     ; 5.912      ;
; -5.178 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.310      ; 6.518      ;
; -5.177 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.318      ; 6.525      ;
; -5.165 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.316      ; 6.511      ;
; -5.149 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.090     ; 6.089      ;
; -5.148 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.310      ; 6.488      ;
; -5.132 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.375      ; 6.537      ;
; -5.130 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.375      ; 6.535      ;
; -5.128 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.370      ; 6.528      ;
; -5.119 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.310      ; 6.459      ;
; -5.117 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.369      ; 6.516      ;
; -5.116 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.377      ; 6.523      ;
; -5.108 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.311      ; 6.449      ;
; -5.104 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.375      ; 6.509      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Hz'                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; -2.000 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.168     ; 2.763      ;
; 0.042  ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.572      ; 1.560      ;
; 0.290  ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.575      ; 1.315      ;
; 0.312  ; eightBitRegister:PC|enARdFF_2:bit7|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.572      ; 1.290      ;
; 0.320  ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.572      ; 1.282      ;
; 0.336  ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.572      ; 1.266      ;
; 0.355  ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.572      ; 1.247      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                        ;
+--------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.788 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.714      ;
; -0.788 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.714      ;
; -0.788 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.714      ;
; -0.788 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.714      ;
; -0.788 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.714      ;
; -0.740 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.666      ;
; -0.664 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.590      ;
; -0.647 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.573      ;
; -0.624 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.550      ;
; -0.595 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.521      ;
; -0.559 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.485      ;
; -0.548 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.474      ;
; -0.538 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.464      ;
; -0.531 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.457      ;
; -0.457 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.383      ;
; -0.457 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.383      ;
; -0.457 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.383      ;
; -0.457 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.383      ;
; -0.457 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.383      ;
; -0.264 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.190      ;
; -0.098 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.024      ;
; -0.087 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.013      ;
; -0.075 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 1.001      ;
; 0.056  ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 0.870      ;
; 0.095  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_10Hz_int ; CLOCK2_50   ; 1.000        ; -0.056     ; 0.838      ;
; 0.196  ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.073     ; 0.730      ;
+--------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GClock'                                                                                                                            ;
+--------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.744 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.671      ;
; -0.665 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.592      ;
; -0.648 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.575      ;
; -0.647 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.574      ;
; -0.628 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.555      ;
; -0.607 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.534      ;
; -0.607 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.534      ;
; -0.607 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.534      ;
; -0.607 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.534      ;
; -0.607 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.534      ;
; -0.599 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.526      ;
; -0.558 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.485      ;
; -0.549 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.476      ;
; -0.538 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.465      ;
; -0.531 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.458      ;
; -0.458 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.385      ;
; -0.458 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.385      ;
; -0.458 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.385      ;
; -0.458 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.385      ;
; -0.097 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.024      ;
; -0.088 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.015      ;
; -0.077 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 1.004      ;
; -0.048 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 0.975      ;
; 0.045  ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 0.882      ;
; 0.074  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_10Hz_int ; GClock      ; 1.000        ; 1.663      ; 2.588      ;
; 0.206  ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.072     ; 0.721      ;
+--------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                         ;
+--------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.741 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.667      ;
; -0.666 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.592      ;
; -0.648 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.574      ;
; -0.642 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.568      ;
; -0.625 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.551      ;
; -0.613 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.539      ;
; -0.613 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.539      ;
; -0.613 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.539      ;
; -0.613 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.539      ;
; -0.596 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.522      ;
; -0.559 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.485      ;
; -0.550 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.476      ;
; -0.538 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.464      ;
; -0.532 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.458      ;
; -0.461 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.387      ;
; -0.461 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.387      ;
; -0.461 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.387      ;
; -0.461 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.387      ;
; -0.461 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.387      ;
; -0.098 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.024      ;
; -0.089 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.015      ;
; -0.076 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 1.002      ;
; -0.073 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 0.999      ;
; 0.040  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_10Hz_int ; CLOCK_50    ; 1.000        ; -0.062     ; 0.887      ;
; 0.044  ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 0.882      ;
; 0.196  ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.073     ; 0.730      ;
+--------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Khz_int'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.448 ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.072     ; 1.375      ;
; -0.281 ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.072     ; 1.208      ;
; -0.150 ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.072     ; 1.077      ;
; -0.094 ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.072     ; 1.021      ;
; -0.044 ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.072     ; 0.971      ;
; 0.058  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.072     ; 0.869      ;
; 0.059  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.072     ; 0.868      ;
; 0.179  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.072     ; 0.748      ;
; 0.244  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.341  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.500        ; 2.627      ; 2.998      ;
; 0.743  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; 2.627      ; 3.096      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_100hz_int'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.433 ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.072     ; 1.360      ;
; -0.270 ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.072     ; 1.197      ;
; -0.153 ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.072     ; 1.080      ;
; -0.114 ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.072     ; 1.041      ;
; -0.054 ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.072     ; 0.981      ;
; 0.052  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.072     ; 0.875      ;
; 0.054  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.072     ; 0.873      ;
; 0.182  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.072     ; 0.745      ;
; 0.244  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.280  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int  ; clockDiv:clkDiv|clock_100hz_int ; 0.500        ; 2.759      ; 3.201      ;
; 0.722  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int  ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; 2.759      ; 3.259      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_100hz_int'                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.432 ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.072     ; 1.359      ;
; -0.275 ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.072     ; 1.202      ;
; -0.153 ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.072     ; 1.080      ;
; -0.106 ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.072     ; 1.033      ;
; -0.045 ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.072     ; 0.972      ;
; 0.008  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.072     ; 0.919      ;
; 0.057  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.072     ; 0.870      ;
; 0.140  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.500        ; 2.446      ; 3.018      ;
; 0.183  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.072     ; 0.744      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.627  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; 2.446      ; 3.031      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_10Khz_int'                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.428 ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.072     ; 1.355      ;
; -0.263 ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.072     ; 1.190      ;
; -0.151 ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.072     ; 1.078      ;
; -0.106 ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.072     ; 1.033      ;
; -0.098 ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.072     ; 1.025      ;
; 0.058  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.072     ; 0.869      ;
; 0.185  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.072     ; 0.742      ;
; 0.199  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.072     ; 0.728      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.366  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.500        ; 2.603      ; 2.949      ;
; 0.732  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; 2.603      ; 3.083      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_100Khz_int'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.428 ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.072     ; 1.355      ;
; -0.272 ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.072     ; 1.199      ;
; -0.152 ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.072     ; 1.079      ;
; -0.107 ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.072     ; 1.034      ;
; -0.046 ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.072     ; 0.973      ;
; 0.057  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.072     ; 0.870      ;
; 0.061  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.072     ; 0.866      ;
; 0.183  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.072     ; 0.744      ;
; 0.244  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.379  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.500        ; 2.669      ; 3.002      ;
; 0.775  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; 2.669      ; 3.106      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.426 ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.353      ;
; -0.269 ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.196      ;
; -0.151 ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.078      ;
; -0.108 ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.035      ;
; -0.046 ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.973      ;
; 0.059  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.868      ;
; 0.062  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.865      ;
; 0.183  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.744      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.280  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.500        ; 2.566      ; 2.998      ;
; 0.740  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; 2.566      ; 3.038      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.425 ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.352      ;
; -0.267 ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.194      ;
; -0.149 ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.076      ;
; -0.109 ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.072     ; 1.036      ;
; -0.046 ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.973      ;
; 0.058  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.869      ;
; 0.059  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.868      ;
; 0.183  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.744      ;
; 0.244  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.396  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.500        ; 2.546      ; 2.862      ;
; 0.845  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; 2.546      ; 2.913      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_100hz_int'                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.423 ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.073     ; 1.349      ;
; -0.259 ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.073     ; 1.185      ;
; -0.154 ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.073     ; 1.080      ;
; -0.108 ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.073     ; 1.034      ;
; -0.100 ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.073     ; 1.026      ;
; 0.056  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.073     ; 0.870      ;
; 0.179  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.073     ; 0.747      ;
; 0.192  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.073     ; 0.734      ;
; 0.243  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.278  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.500        ; 2.871      ; 3.305      ;
; 0.661  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; 2.871      ; 3.422      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_100Khz_int'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.422 ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.072     ; 1.349      ;
; -0.267 ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.072     ; 1.194      ;
; -0.149 ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.072     ; 1.076      ;
; -0.108 ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.072     ; 1.035      ;
; -0.046 ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.072     ; 0.973      ;
; 0.057  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.072     ; 0.870      ;
; 0.059  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.072     ; 0.868      ;
; 0.182  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.072     ; 0.745      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.362  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.500        ; 2.733      ; 3.083      ;
; 0.782  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; 2.733      ; 3.163      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_10Khz_int'                                                                                                                                        ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.420 ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.073     ; 1.346      ;
; -0.271 ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.073     ; 1.197      ;
; -0.156 ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.073     ; 1.082      ;
; -0.095 ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.073     ; 1.021      ;
; -0.052 ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.073     ; 0.978      ;
; 0.055  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.073     ; 0.871      ;
; 0.060  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.073     ; 0.866      ;
; 0.179  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.073     ; 0.747      ;
; 0.243  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.347  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.500        ; 2.665      ; 3.030      ;
; 0.722  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; 2.665      ; 3.155      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_100Khz_int'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.414 ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.072     ; 1.341      ;
; -0.272 ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.072     ; 1.199      ;
; -0.153 ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.072     ; 1.080      ;
; -0.094 ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.072     ; 1.021      ;
; -0.047 ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.072     ; 0.974      ;
; 0.053  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.072     ; 0.874      ;
; 0.054  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.072     ; 0.873      ;
; 0.183  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.072     ; 0.744      ;
; 0.244  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.300  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int  ; clockDiv:clkDiv|clock_100Khz_int ; 0.500        ; 2.416      ; 2.838      ;
; 0.715  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int  ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; 2.416      ; 2.923      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Khz_int'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.401 ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.073     ; 1.327      ;
; -0.259 ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.073     ; 1.185      ;
; -0.154 ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.073     ; 1.080      ;
; -0.100 ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.073     ; 1.026      ;
; -0.081 ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.073     ; 1.007      ;
; 0.178  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.073     ; 0.748      ;
; 0.178  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.073     ; 0.748      ;
; 0.193  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.073     ; 0.733      ;
; 0.243  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.278  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.500        ; 2.676      ; 3.110      ;
; 0.696  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; 2.676      ; 3.192      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_10Khz_int'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.378 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.044     ; 1.353      ;
; -0.223 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.044     ; 1.198      ;
; -0.106 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.044     ; 1.081      ;
; -0.062 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.044     ; 1.037      ;
; -0.004 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.044     ; 0.979      ;
; 0.019  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_10Khz_int ; 0.500        ; 0.930      ; 1.643      ;
; 0.104  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.044     ; 0.871      ;
; 0.108  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.044     ; 0.867      ;
; 0.229  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.044     ; 0.746      ;
; 0.297  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.039     ; 0.683      ;
; 0.494  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; 0.930      ; 1.668      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_1Mhz_int'                                                                                                                              ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; -0.378 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.041     ; 1.356      ;
; -0.221 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.041     ; 1.199      ;
; -0.101 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.041     ; 1.079      ;
; -0.055 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.041     ; 1.033      ;
; -0.015 ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int ; 0.500        ; 0.739      ; 1.476      ;
; 0.007  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.971      ;
; 0.112  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.866      ;
; 0.114  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.864      ;
; 0.235  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.743      ;
; 0.297  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.039     ; 0.683      ;
; 0.497  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; 0.739      ; 1.464      ;
+--------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_1Khz_int'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; -0.370 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.044     ; 1.345      ;
; -0.222 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.044     ; 1.197      ;
; -0.106 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.044     ; 1.081      ;
; -0.049 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.044     ; 1.024      ;
; -0.001 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.044     ; 0.976      ;
; 0.031  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int ; 0.500        ; 0.791      ; 1.482      ;
; 0.102  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.044     ; 0.873      ;
; 0.110  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.044     ; 0.865      ;
; 0.225  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.044     ; 0.750      ;
; 0.297  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.039     ; 0.683      ;
; 0.549  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; 0.791      ; 1.464      ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_10Hz_int'                                                                                                                                     ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.118 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.073     ; 1.044      ;
; -0.102 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.073     ; 1.028      ;
; -0.083 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.073     ; 1.009      ;
; -0.058 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.073     ; 0.984      ;
; 0.179  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.073     ; 0.747      ;
; 0.182  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.073     ; 0.744      ;
; 0.183  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.073     ; 0.743      ;
; 0.190  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.073     ; 0.736      ;
; 0.243  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.073     ; 0.683      ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_10Hz_int'                                                                                                                                     ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.115 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.072     ; 1.042      ;
; -0.102 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.072     ; 1.029      ;
; -0.085 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.072     ; 1.012      ;
; -0.057 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.072     ; 0.984      ;
; 0.181  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.072     ; 0.746      ;
; 0.185  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.072     ; 0.742      ;
; 0.186  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.072     ; 0.741      ;
; 0.188  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.072     ; 0.739      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.072     ; 0.683      ;
+--------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_10Hz_int'                                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.068 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.045     ; 1.042      ;
; -0.052 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.045     ; 1.026      ;
; -0.036 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.045     ; 1.010      ;
; -0.002 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.045     ; 0.976      ;
; 0.106  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.045     ; 0.868      ;
; 0.231  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.045     ; 0.743      ;
; 0.231  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.045     ; 0.743      ;
; 0.231  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.045     ; 0.743      ;
; 0.297  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.039     ; 0.683      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'swapButton'                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.350 ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 2.670      ; 2.724      ;
; 0.074  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; -0.500       ; 2.670      ; 2.648      ;
; 0.354  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.393  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.636      ;
; 0.556  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.799      ;
; 0.557  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.800      ;
; 0.599  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.610  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.853      ;
; 0.697  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.940      ;
; 0.814  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.072      ; 1.057      ;
; 0.969  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.072      ; 1.212      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_100Khz_int'                                                                                                                                            ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.304 ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 2.864      ; 2.964      ;
; 0.092  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; -0.500       ; 2.864      ; 2.860      ;
; 0.354  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.394  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.072      ; 0.637      ;
; 0.556  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.072      ; 0.799      ;
; 0.561  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.072      ; 0.804      ;
; 0.599  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.609  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.072      ; 0.852      ;
; 0.697  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.072      ; 0.940      ;
; 0.814  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.072      ; 1.057      ;
; 0.967  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.072      ; 1.210      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_100Khz_int'                                                                                                                                            ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.295 ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 2.799      ; 2.908      ;
; 0.079  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; -0.500       ; 2.799      ; 2.782      ;
; 0.354  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.393  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.072      ; 0.636      ;
; 0.554  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.072      ; 0.797      ;
; 0.561  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.072      ; 0.804      ;
; 0.599  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.608  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.072      ; 0.851      ;
; 0.700  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.072      ; 0.943      ;
; 0.819  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.072      ; 1.062      ;
; 0.971  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.072      ; 1.214      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Khz_int'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.272 ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 2.754      ; 2.886      ;
; 0.103  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; -0.500       ; 2.754      ; 2.761      ;
; 0.354  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.397  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.072      ; 0.640      ;
; 0.556  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.072      ; 0.799      ;
; 0.559  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.072      ; 0.802      ;
; 0.597  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.072      ; 0.840      ;
; 0.614  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.072      ; 0.857      ;
; 0.699  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.072      ; 0.942      ;
; 0.824  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.072      ; 1.067      ;
; 0.997  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.072      ; 1.240      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.251 ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 2.690      ; 2.843      ;
; 0.184  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; -0.500       ; 2.690      ; 2.778      ;
; 0.354  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.393  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.636      ;
; 0.556  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.799      ;
; 0.557  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.800      ;
; 0.599  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.609  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.852      ;
; 0.699  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.072      ; 0.942      ;
; 0.816  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.072      ; 1.059      ;
; 0.969  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.072      ; 1.212      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_10Khz_int'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.247 ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 2.795      ; 2.952      ;
; 0.109  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; -0.500       ; 2.795      ; 2.808      ;
; 0.353  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.364  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.394  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.073      ; 0.638      ;
; 0.559  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.073      ; 0.803      ;
; 0.560  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.073      ; 0.804      ;
; 0.595  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.073      ; 0.839      ;
; 0.612  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.073      ; 0.856      ;
; 0.700  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.073      ; 0.944      ;
; 0.816  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.073      ; 1.060      ;
; 0.972  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.073      ; 1.216      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_10Khz_int'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.246 ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 2.728      ; 2.886      ;
; 0.099  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; -0.500       ; 2.728      ; 2.731      ;
; 0.354  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.393  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.072      ; 0.636      ;
; 0.408  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.072      ; 0.651      ;
; 0.556  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.072      ; 0.799      ;
; 0.608  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.072      ; 0.851      ;
; 0.674  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.072      ; 0.917      ;
; 0.700  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.072      ; 0.943      ;
; 0.806  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.072      ; 1.049      ;
; 0.971  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.072      ; 1.214      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_100hz_int'                                                                                                                          ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.231 ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int  ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 2.892      ; 3.055      ;
; 0.186  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int  ; clockDiv:clkDiv|clock_100hz_int ; -0.500       ; 2.892      ; 2.972      ;
; 0.354  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.394  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.072      ; 0.637      ;
; 0.559  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.072      ; 0.802      ;
; 0.563  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.072      ; 0.806      ;
; 0.598  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.072      ; 0.841      ;
; 0.613  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.072      ; 0.856      ;
; 0.699  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.072      ; 0.942      ;
; 0.817  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.072      ; 1.060      ;
; 0.975  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.072      ; 1.218      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Khz_int'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.223 ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 2.806      ; 2.987      ;
; 0.175  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; -0.500       ; 2.806      ; 2.885      ;
; 0.353  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.364  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.395  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.073      ; 0.639      ;
; 0.396  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.073      ; 0.640      ;
; 0.412  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.073      ; 0.656      ;
; 0.596  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.073      ; 0.840      ;
; 0.674  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.073      ; 0.918      ;
; 0.700  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.073      ; 0.944      ;
; 0.801  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.073      ; 1.045      ;
; 0.953  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.073      ; 1.197      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_100hz_int'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.202 ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 3.009      ; 3.211      ;
; 0.159  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int ; -0.500       ; 3.009      ; 3.072      ;
; 0.353  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.364  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.396  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.073      ; 0.640      ;
; 0.413  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.073      ; 0.657      ;
; 0.556  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.073      ; 0.800      ;
; 0.607  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.073      ; 0.851      ;
; 0.674  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.073      ; 0.918      ;
; 0.699  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.073      ; 0.943      ;
; 0.801  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.073      ; 1.045      ;
; 0.965  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.073      ; 1.209      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_100Khz_int'                                                                                                                             ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.201 ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int  ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 2.535      ; 2.728      ;
; 0.195  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int  ; clockDiv:clkDiv|clock_100Khz_int ; -0.500       ; 2.535      ; 2.624      ;
; 0.354  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.393  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.072      ; 0.636      ;
; 0.561  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.072      ; 0.804      ;
; 0.564  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.072      ; 0.807      ;
; 0.600  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.613  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.072      ; 0.856      ;
; 0.700  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.072      ; 0.943      ;
; 0.819  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.072      ; 1.062      ;
; 0.969  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.072      ; 1.212      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_100hz_int'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.133 ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 2.566      ; 2.837      ;
; 0.326  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int ; -0.500       ; 2.566      ; 2.796      ;
; 0.354  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.393  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.072      ; 0.636      ;
; 0.557  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.072      ; 0.800      ;
; 0.592  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.072      ; 0.835      ;
; 0.598  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.072      ; 0.841      ;
; 0.607  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.072      ; 0.850      ;
; 0.701  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.072      ; 0.944      ;
; 0.821  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.072      ; 1.064      ;
; 0.974  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.072      ; 1.217      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_1Khz_int'                                                                                                                           ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; 0.091 ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.842      ; 1.327      ;
; 0.387 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.039      ; 0.608      ;
; 0.425 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.044      ; 0.640      ;
; 0.584 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.044      ; 0.799      ;
; 0.586 ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int ; -0.500       ; 0.842      ; 1.322      ;
; 0.588 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.044      ; 0.803      ;
; 0.621 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.044      ; 0.836      ;
; 0.643 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.044      ; 0.858      ;
; 0.728 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.044      ; 0.943      ;
; 0.844 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.044      ; 1.059      ;
; 1.000 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.044      ; 1.215      ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_1Mhz_int'                                                                                                                              ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; 0.150 ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.787      ; 1.331      ;
; 0.387 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.039      ; 0.608      ;
; 0.423 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.635      ;
; 0.585 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.797      ;
; 0.588 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.800      ;
; 0.628 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.840      ;
; 0.635 ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int ; -0.500       ; 0.787      ; 1.316      ;
; 0.638 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.850      ;
; 0.731 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.943      ;
; 0.849 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.041      ; 1.061      ;
; 1.003 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.041      ; 1.215      ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_10Khz_int'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.156 ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.987      ; 1.527      ;
; 0.387 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.039      ; 0.608      ;
; 0.422 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.044      ; 0.637      ;
; 0.587 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.044      ; 0.802      ;
; 0.588 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.044      ; 0.803      ;
; 0.607 ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_10Khz_int ; -0.500       ; 0.987      ; 1.478      ;
; 0.624 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.044      ; 0.839      ;
; 0.639 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.044      ; 0.854      ;
; 0.729 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.044      ; 0.944      ;
; 0.846 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.044      ; 1.061      ;
; 0.997 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.044      ; 1.212      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Hz'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.157 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.822      ; 1.200      ;
; 0.166 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.822      ; 1.209      ;
; 0.185 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.822      ; 1.228      ;
; 0.193 ; eightBitRegister:PC|enARdFF_2:bit7|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.822      ; 1.236      ;
; 0.224 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.824      ; 1.269      ;
; 0.445 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.822      ; 1.488      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
; 2.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.099      ; 2.657      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GClock'                                                                                                                            ;
+-------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.305 ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_10Hz_int ; GClock      ; 0.000        ; 1.821      ; 2.317      ;
; 0.403 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.646      ;
; 0.522 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.765      ;
; 0.584 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.827      ;
; 0.592 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.835      ;
; 0.596 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.839      ;
; 0.597 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.840      ;
; 0.599 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.842      ;
; 0.607 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 0.850      ;
; 0.871 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.114      ;
; 0.874 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.117      ;
; 0.880 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.123      ;
; 0.884 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.128      ;
; 0.891 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.134      ;
; 0.970 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.213      ;
; 0.981 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.224      ;
; 0.984 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.227      ;
; 0.995 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.238      ;
; 1.060 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.303      ;
; 1.060 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.303      ;
; 1.060 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.303      ;
; 1.172 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.415      ;
; 1.172 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.415      ;
; 1.172 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.415      ;
; 1.172 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.072      ; 1.415      ;
+-------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_10Hz_int'                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.353 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.073      ; 0.631      ;
; 0.392 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.073      ; 0.636      ;
; 0.393 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.073      ; 0.637      ;
; 0.396 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.073      ; 0.640      ;
; 0.596 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.073      ; 0.840      ;
; 0.597 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.073      ; 0.841      ;
; 0.638 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.073      ; 0.882      ;
; 0.656 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.073      ; 0.900      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_10Hz_int'                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.354 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.390 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.072      ; 0.633      ;
; 0.392 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.072      ; 0.635      ;
; 0.393 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.072      ; 0.636      ;
; 0.396 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.072      ; 0.639      ;
; 0.597 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.072      ; 0.841      ;
; 0.637 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.072      ; 0.880      ;
; 0.659 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.072      ; 0.902      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_1Hz'                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                ; Launch Clock                   ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+
; 0.356 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.070      ; 0.597      ;
; 1.096 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.307     ; 0.980      ;
; 1.123 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.069      ; 1.363      ;
; 1.244 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.306     ; 1.129      ;
; 1.375 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.072      ; 1.618      ;
; 1.386 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.312     ; 1.265      ;
; 1.450 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.292     ; 1.349      ;
; 1.464 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 1.350      ;
; 1.558 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.298     ; 1.451      ;
; 1.559 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.298     ; 1.452      ;
; 1.662 ; eightBitRegister:PC|enARdFF_2:bit7|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.070      ; 1.903      ;
; 1.684 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.070      ; 1.925      ;
; 1.697 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]  ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 1.350      ;
; 1.697 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]  ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 1.350      ;
; 1.723 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.095      ; 2.009      ;
; 1.740 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.307     ; 1.624      ;
; 1.759 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.067      ; 1.997      ;
; 1.764 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.070      ; 2.005      ;
; 1.770 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 1.423      ;
; 1.774 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.292     ; 1.673      ;
; 1.821 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.312     ; 1.700      ;
; 1.828 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.312     ; 1.707      ;
; 1.853 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.312     ; 1.732      ;
; 1.870 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.311     ; 1.750      ;
; 1.872 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.311     ; 1.752      ;
; 1.873 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.067      ; 2.111      ;
; 1.898 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.539     ; 1.550      ;
; 1.900 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.070      ; 2.141      ;
; 1.901 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.299     ; 1.793      ;
; 1.902 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.299     ; 1.794      ;
; 1.969 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 1.855      ;
; 1.974 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.070      ; 2.215      ;
; 1.977 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 1.863      ;
; 1.982 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 1.868      ;
; 1.998 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.540     ; 1.649      ;
; 2.054 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 1.707      ;
; 2.062 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.070      ; 2.303      ;
; 2.071 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.306     ; 1.956      ;
; 2.075 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 1.728      ;
; 2.075 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.311     ; 1.955      ;
; 2.075 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.311     ; 1.955      ;
; 2.077 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 1.730      ;
; 2.078 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 1.731      ;
; 2.079 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 1.732      ;
; 2.080 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 1.733      ;
; 2.081 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.311     ; 1.961      ;
; 2.081 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.311     ; 1.961      ;
; 2.089 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.070      ; 2.330      ;
; 2.099 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.290     ; 2.000      ;
; 2.100 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.290     ; 2.001      ;
; 2.102 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.291     ; 2.002      ;
; 2.102 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.291     ; 2.002      ;
; 2.105 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.284     ; 2.012      ;
; 2.106 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.284     ; 2.013      ;
; 2.109 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 1.995      ;
; 2.113 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 1.999      ;
; 2.115 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.001      ;
; 2.120 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.006      ;
; 2.121 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.007      ;
; 2.123 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.009      ;
; 2.133 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]  ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 1.786      ;
; 2.136 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.022      ;
; 2.137 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.023      ;
; 2.147 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.070      ; 2.388      ;
; 2.155 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.041      ;
; 2.157 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.043      ;
; 2.180 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.138     ; 2.233      ;
; 2.190 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.076      ;
; 2.211 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.313     ; 2.089      ;
; 2.212 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.313     ; 2.090      ;
; 2.213 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.313     ; 2.091      ;
; 2.218 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.297     ; 2.112      ;
; 2.218 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.297     ; 2.112      ;
; 2.221 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 1.874      ;
; 2.222 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 1.875      ;
; 2.226 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.112      ;
; 2.266 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.545     ; 1.912      ;
; 2.268 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.070      ; 2.509      ;
; 2.281 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.067      ; 2.519      ;
; 2.311 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.544     ; 1.958      ;
; 2.313 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.544     ; 1.960      ;
; 2.313 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.306     ; 2.198      ;
; 2.317 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.525     ; 1.983      ;
; 2.330 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]  ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.541     ; 1.980      ;
; 2.331 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.217      ;
; 2.332 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.070      ; 2.573      ;
; 2.341 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.227      ;
; 2.360 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.311     ; 2.240      ;
; 2.362 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.311     ; 2.242      ;
; 2.365 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.541     ; 2.015      ;
; 2.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]  ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 2.030      ;
; 2.379 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.070      ; 2.620      ;
; 2.383 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.299     ; 2.275      ;
; 2.384 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.299     ; 2.276      ;
; 2.387 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.068      ; 2.626      ;
; 2.387 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.273      ;
; 2.402 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.305     ; 2.288      ;
; 2.414 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.300     ; 2.305      ;
; 2.415 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.300     ; 2.306      ;
; 2.416 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.538     ; 2.069      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_10Hz_int'                                                                                                                      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.387 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.039      ; 0.608      ;
; 0.420 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.045      ; 0.636      ;
; 0.420 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.045      ; 0.636      ;
; 0.421 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.045      ; 0.637      ;
; 0.583 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.045      ; 0.799      ;
; 0.626 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.045      ; 0.842      ;
; 0.626 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.045      ; 0.842      ;
; 0.665 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.045      ; 0.881      ;
; 0.689 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.045      ; 0.905      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.389 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 0.633      ;
; 0.409 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 0.653      ;
; 0.429 ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_10Hz_int ; CLOCK_50    ; 0.000        ; 0.164      ; 0.794      ;
; 0.523 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 0.767      ;
; 0.579 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 0.823      ;
; 0.590 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 0.835      ;
; 0.606 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 0.850      ;
; 0.630 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 0.874      ;
; 0.865 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.109      ;
; 0.873 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.877 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.121      ;
; 0.878 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.122      ;
; 0.884 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.889 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.964 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.208      ;
; 0.975 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.219      ;
; 0.983 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.227      ;
; 0.994 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.238      ;
; 1.065 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.309      ;
; 1.065 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.309      ;
; 1.065 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.309      ;
; 1.065 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.309      ;
; 1.177 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.421      ;
; 1.177 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.421      ;
; 1.177 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.073      ; 1.421      ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                        ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.393 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.637      ;
; 0.409 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.653      ;
; 0.421 ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_10Hz_int ; CLOCK2_50   ; 0.000        ; 0.169      ; 0.791      ;
; 0.516 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.760      ;
; 0.579 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.823      ;
; 0.590 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.834      ;
; 0.599 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.605 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.849      ;
; 0.849 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.093      ;
; 0.865 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.109      ;
; 0.872 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.116      ;
; 0.878 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.122      ;
; 0.883 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.127      ;
; 0.885 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.129      ;
; 0.889 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.133      ;
; 0.964 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.208      ;
; 0.975 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.219      ;
; 0.982 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.226      ;
; 0.993 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.237      ;
; 1.060 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.304      ;
; 1.060 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.304      ;
; 1.060 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.304      ;
; 1.060 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.304      ;
; 1.382 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.626      ;
; 1.382 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.626      ;
; 1.382 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.626      ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'swapButton'                                                                                                             ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Hz'                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                         ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.437 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.609      ; 1.267      ;
; 0.727 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.616      ; 1.564      ;
; 0.740 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.609      ; 1.570      ;
; 0.818 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.615      ; 1.654      ;
; 0.882 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.608      ; 1.711      ;
; 0.946 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.608      ; 1.775      ;
; 0.963 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.613      ; 1.797      ;
; 1.033 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.613      ; 1.867      ;
; 1.073 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.616      ; 1.910      ;
; 1.122 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.608      ; 1.951      ;
; 1.129 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.615      ; 1.965      ;
; 1.140 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.600      ; 1.961      ;
; 1.156 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.601      ; 1.978      ;
; 1.187 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.600      ; 2.008      ;
; 1.244 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.613      ; 2.078      ;
; 1.294 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.607      ; 2.122      ;
; 1.378 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.601      ; 2.200      ;
; 1.402 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.613      ; 2.236      ;
; 1.415 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.256      ;
; 1.437 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.613      ; 2.271      ;
; 1.473 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.314      ;
; 1.501 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.613      ; 2.335      ;
; 1.501 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.342      ;
; 1.513 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.354      ;
; 1.556 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.599      ; 2.376      ;
; 1.568 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.409      ;
; 1.580 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.613      ; 2.414      ;
; 1.596 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.613      ; 2.430      ;
; 1.608 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.599      ; 2.428      ;
; 1.618 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.614      ; 2.453      ;
; 1.626 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.467      ;
; 1.651 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.613      ; 2.485      ;
; 1.656 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.607      ; 2.484      ;
; 1.670 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.511      ;
; 1.670 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.614      ; 2.505      ;
; 1.693 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.613      ; 2.527      ;
; 1.697 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.613      ; 2.531      ;
; 1.715 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.621      ; 2.557      ;
; 1.733 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.614      ; 2.568      ;
; 1.766 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.607      ;
; 1.779 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.610      ; 2.610      ;
; 1.783 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.606      ; 2.610      ;
; 1.787 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.608      ; 2.616      ;
; 1.808 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; -0.040     ; 1.989      ;
; 1.813 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.654      ;
; 1.815 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.230      ; 2.266      ;
; 1.845 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.614      ; 2.680      ;
; 1.847 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.544      ; 2.612      ;
; 1.856 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.621      ; 2.698      ;
; 1.872 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.713      ;
; 1.882 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.603      ; 2.706      ;
; 1.907 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.606      ; 2.734      ;
; 1.941 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; -0.040     ; 2.122      ;
; 1.948 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.537      ; 2.706      ;
; 1.950 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.614      ; 2.785      ;
; 1.959 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.800      ;
; 1.971 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.614      ; 2.806      ;
; 1.996 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.615      ; 2.832      ;
; 2.006 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.614      ; 2.841      ;
; 2.011 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.614      ; 2.846      ;
; 2.011 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.852      ;
; 2.019 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.860      ;
; 2.027 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.604      ; 2.852      ;
; 2.049 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.610      ; 2.880      ;
; 2.053 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.589      ; 2.863      ;
; 2.059 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.614      ; 2.894      ;
; 2.062 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.549      ; 2.832      ;
; 2.063 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.904      ;
; 2.063 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.621      ; 2.905      ;
; 2.083 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.615      ; 2.919      ;
; 2.089 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.608      ; 2.918      ;
; 2.093 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.538      ; 2.852      ;
; 2.117 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.544      ; 2.882      ;
; 2.119 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.523      ; 2.863      ;
; 2.123 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.620      ; 2.964      ;
; 2.126 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.614      ; 2.961      ;
; 2.129 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.608      ; 2.958      ;
; 2.133 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.603      ; 2.957      ;
; 2.152 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.611      ; 2.984      ;
; 2.155 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.542      ; 2.918      ;
; 2.174 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.608      ; 3.003      ;
; 2.179 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.594      ; 2.994      ;
; 2.184 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.603      ; 3.008      ;
; 2.189 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.594      ; 3.004      ;
; 2.195 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.542      ; 2.958      ;
; 2.199 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.537      ; 2.957      ;
; 2.201 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.615      ; 3.037      ;
; 2.218 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.545      ; 2.984      ;
; 2.250 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.537      ; 3.008      ;
; 2.261 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.608      ; 3.090      ;
; 2.264 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.608      ; 3.093      ;
; 2.267 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.549      ; 3.037      ;
; 2.268 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.615      ; 3.104      ;
; 2.306 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.615      ; 3.142      ;
; 2.314 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.615      ; 3.150      ;
; 2.327 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.542      ; 3.090      ;
; 2.330 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.604      ; 3.155      ;
; 2.330 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.542      ; 3.093      ;
; 2.334 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.549      ; 3.104      ;
; 2.338 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_we_reg       ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; -0.045     ; 2.514      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK2_50 ; Rise       ; CLOCK2_50                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ;
; 0.280  ; 0.466        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ;
; 0.280  ; 0.466        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ;
; 0.280  ; 0.466        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ;
; 0.280  ; 0.466        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ;
; 0.280  ; 0.466        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ;
; 0.280  ; 0.466        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz      ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz      ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                   ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|inclk[0]     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|outclk       ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|clock_1Mhz_int|clk      ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[0]|clk       ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[1]|clk       ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[2]|clk       ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[3]|clk       ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[4]|clk       ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|clock_1Hz|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                   ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|clock_1Hz|clk           ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|clock_1Mhz_int|clk      ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[0]|clk       ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[1]|clk       ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[2]|clk       ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[3]|clk       ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[4]|clk       ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|inclk[0]     ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|outclk       ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz      ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz      ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                    ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]      ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk        ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|clock_1Mhz_int|clk      ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[0]|clk       ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[1]|clk       ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[2]|clk       ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[3]|clk       ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[4]|clk       ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|clock_1Hz|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                    ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|clock_1Hz|clk           ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|clock_1Mhz_int|clk      ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[0]|clk       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[1]|clk       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[2]|clk       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[3]|clk       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[4]|clk       ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]      ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk        ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                               ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Mhz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[4]  ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Mhz_int ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[0]  ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[1]  ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[2]  ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[3]  ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[4]  ;
; 0.318  ; 0.536        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; 0.318  ; 0.536        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Mhz_int ;
; 0.318  ; 0.536        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[0]  ;
; 0.318  ; 0.536        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[1]  ;
; 0.318  ; 0.536        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[2]  ;
; 0.318  ; 0.536        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[3]  ;
; 0.318  ; 0.536        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[4]  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                 ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]   ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk     ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|clock_1Hz|clk           ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|clock_1Mhz_int|clk      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[0]|clk       ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[1]|clk       ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[2]|clk       ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[3]|clk       ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                 ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|clock_1Hz|clk           ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|clock_1Mhz_int|clk      ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[0]|clk       ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[1]|clk       ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[2]|clk       ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[3]|clk       ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[4]|clk       ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]   ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|outclk     ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|o                 ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'swapButton'                                                                  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; swapButton ; Rise       ; swapButton                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|o                ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|o                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Hz'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.262  ; 0.495        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ;
; 0.266  ; 0.499        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ;
; 0.267  ; 0.500        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ;
; 0.271  ; 0.504        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; instructionMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Hz'                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.242  ; 0.475        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.242  ; 0.475        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.243  ; 0.476        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]                          ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]                          ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]                          ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]                          ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]                          ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]                          ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]                          ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]                          ;
; 0.254  ; 0.487        ; 0.233          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.278  ; 0.511        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.279  ; 0.512        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]                          ;
; 0.279  ; 0.512        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]                          ;
; 0.279  ; 0.512        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]                          ;
; 0.279  ; 0.512        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]                          ;
; 0.279  ; 0.512        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]                          ;
; 0.279  ; 0.512        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]                          ;
; 0.279  ; 0.512        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]                          ;
; 0.279  ; 0.512        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]                          ;
; 0.287  ; 0.520        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.288  ; 0.521        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.288  ; 0.521        ; 0.233          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz~clkctrl|inclk[0]                                                                          ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz~clkctrl|outclk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz|q                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz|q                                                                                         ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz~clkctrl|inclk[0]                                                                          ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz~clkctrl|outclk                                                                            ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Hz'                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ;
; 0.254  ; 0.472        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q ;
; 0.268  ; 0.486        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_100Khz_int'                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Khz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[2]           ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Khz_int          ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[0]           ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[1]           ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[2]           ;
; 0.337  ; 0.523        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Khz_int          ;
; 0.337  ; 0.523        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[0]           ;
; 0.337  ; 0.523        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[1]           ;
; 0.337  ; 0.523        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[2]           ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int~clkctrl|outclk   ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int|clk               ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[0]|clk                ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[1]|clk                ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int|q                ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int|clk               ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[0]|clk                ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[1]|clk                ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[2]|clk                ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_100hz_int'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Hz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[2]           ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Hz_int          ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[0]           ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[1]           ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[2]           ;
; 0.311  ; 0.497        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Hz_int          ;
; 0.311  ; 0.497        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[0]           ;
; 0.311  ; 0.497        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[1]           ;
; 0.311  ; 0.497        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[2]           ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int~clkctrl|inclk[0] ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int~clkctrl|outclk   ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int|clk               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[0]|clk                ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[1]|clk                ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int|q                ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int|clk               ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[0]|clk                ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[1]|clk                ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[2]|clk                ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int~clkctrl|inclk[0] ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_10Hz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[2]           ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz_int          ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[0]           ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[1]           ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[2]           ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz_int          ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[0]           ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[1]           ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[2]           ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_1Hz_int|clk               ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[0]|clk                ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[1]|clk                ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[2]|clk                ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int~clkctrl|outclk   ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_1Hz_int|clk               ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[0]|clk                ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[1]|clk                ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_10Khz_int'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Khz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[2]           ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Khz_int          ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[0]           ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[1]           ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[2]           ;
; 0.348  ; 0.534        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Khz_int          ;
; 0.348  ; 0.534        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[0]           ;
; 0.348  ; 0.534        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[1]           ;
; 0.348  ; 0.534        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[2]           ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int~clkctrl|outclk   ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int|clk               ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[0]|clk                ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[1]|clk                ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int|q                ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int|clk               ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[0]|clk                ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[1]|clk                ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[2]|clk                ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Khz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100hz_int        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[2]         ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100hz_int        ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[0]         ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[1]         ;
; 0.227  ; 0.445        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[2]         ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100hz_int        ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[0]         ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[1]         ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[2]         ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_100hz_int|clk             ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[0]|clk              ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[1]|clk              ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[2]|clk              ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int|q                ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int~clkctrl|outclk   ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_100hz_int|clk             ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[0]|clk              ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[1]|clk              ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100Khz_int       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[2]        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100Khz_int       ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[0]        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[1]        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[2]        ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100Khz_int       ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[0]        ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[1]        ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[2]        ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int|clk            ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[0]|clk             ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[1]|clk             ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[2]|clk             ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int|q                ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int~clkctrl|outclk   ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int|clk            ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[0]|clk             ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[1]|clk             ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_100Khz_int'                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Khz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[2]           ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Khz_int          ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[0]           ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[1]           ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[2]           ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Khz_int          ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[0]           ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[1]           ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[2]           ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int|clk               ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[0]|clk                ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[1]|clk                ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[2]|clk                ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int|q                ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int~clkctrl|outclk   ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int|clk               ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[0]|clk                ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[1]|clk                ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_100hz_int'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Hz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[2]           ;
; 0.238  ; 0.456        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Hz_int          ;
; 0.238  ; 0.456        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[0]           ;
; 0.238  ; 0.456        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[1]           ;
; 0.238  ; 0.456        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[2]           ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Hz_int          ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[0]           ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[1]           ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[2]           ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int|clk               ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[0]|clk                ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[1]|clk                ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[2]|clk                ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int~clkctrl|inclk[0] ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int|q                ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int~clkctrl|inclk[0] ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int~clkctrl|outclk   ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int|clk               ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[0]|clk                ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[1]|clk                ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_10Hz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[2]           ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz_int          ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[0]           ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[1]           ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[2]           ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz_int          ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[0]           ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[1]           ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[2]           ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_1Hz_int|clk               ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[0]|clk                ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[1]|clk                ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int~clkctrl|outclk   ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_1Hz_int|clk               ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[0]|clk                ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[1]|clk                ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_10Khz_int'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Khz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[2]           ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Khz_int          ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[0]           ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[1]           ;
; 0.240  ; 0.458        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[2]           ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Khz_int          ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[0]           ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[1]           ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[2]           ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int~clkctrl|outclk   ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int|clk               ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[0]|clk                ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[1]|clk                ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int|q                ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int|clk               ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[0]|clk                ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[1]|clk                ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[2]|clk                ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Khz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100hz_int        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[2]         ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100hz_int        ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[0]         ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[1]         ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[2]         ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100hz_int        ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[0]         ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[1]         ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[2]         ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_100hz_int|clk             ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[0]|clk              ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[1]|clk              ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[2]|clk              ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int|q                ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int~clkctrl|outclk   ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_100hz_int|clk             ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[0]|clk              ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[1]|clk              ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100Khz_int       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[2]        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100Khz_int       ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[0]        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[1]        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[2]        ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100Khz_int       ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[0]        ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[1]        ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[2]        ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int|clk            ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[0]|clk             ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[1]|clk             ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[2]|clk             ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int|q                ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int~clkctrl|outclk   ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int|clk            ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[0]|clk             ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[1]|clk             ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_100Khz_int'                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|clock_10Khz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[2]           ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|clock_10Khz_int          ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[0]           ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[1]           ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[2]           ;
; 0.323  ; 0.509        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|clock_10Khz_int          ;
; 0.323  ; 0.509        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[0]           ;
; 0.323  ; 0.509        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[1]           ;
; 0.323  ; 0.509        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[2]           ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int~clkctrl|outclk   ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_10Khz_int|clk               ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[0]|clk                ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[1]|clk                ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int|q                ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_10Khz_int|clk               ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[0]|clk                ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[1]|clk                ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[2]|clk                ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_100hz_int'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|clock_10Hz_int          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[2]           ;
; 0.262  ; 0.480        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|clock_10Hz_int          ;
; 0.262  ; 0.480        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[0]           ;
; 0.262  ; 0.480        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[1]           ;
; 0.262  ; 0.480        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[2]           ;
; 0.332  ; 0.518        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|clock_10Hz_int          ;
; 0.332  ; 0.518        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[0]           ;
; 0.332  ; 0.518        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[1]           ;
; 0.332  ; 0.518        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[2]           ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int~clkctrl|inclk[0] ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int~clkctrl|outclk   ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_10Hz_int|clk               ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[0]|clk                ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[1]|clk                ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int|q                ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_10Hz_int|clk               ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[0]|clk                ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[1]|clk                ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[2]|clk                ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int~clkctrl|inclk[0] ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_10Hz_int'                                                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|clock_1Hz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[2]  ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|clock_1Hz_int ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[0]  ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[1]  ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[2]  ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|clock_1Hz_int ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[0]  ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[1]  ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[2]  ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|clock_1Hz_int|clk      ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[0]|clk       ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[1]|clk       ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|clock_10Hz_int|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|clock_10Hz_int|q       ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|clock_1Hz_int|clk      ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[0]|clk       ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[1]|clk       ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[2]|clk       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_10Khz_int'                                                               ;
+--------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|clock_1Khz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[2]  ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|clock_1Khz_int ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[0]  ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[1]  ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[2]  ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|clock_1Khz_int ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[0]  ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[1]  ;
; 0.336  ; 0.522        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[2]  ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|clock_1Khz_int|clk      ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[0]|clk       ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[1]|clk       ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|clock_10Khz_int|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|clock_10Khz_int|q       ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|clock_1Khz_int|clk      ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[0]|clk       ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[1]|clk       ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[2]|clk       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Khz_int'                                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|clock_100hz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[2]  ;
; 0.285  ; 0.471        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|clock_100hz_int ;
; 0.285  ; 0.471        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[0]  ;
; 0.285  ; 0.471        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[1]  ;
; 0.285  ; 0.471        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[2]  ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|clock_100hz_int ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[0]  ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[1]  ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[2]  ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|clock_100hz_int|clk      ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[0]|clk       ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[1]|clk       ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|clock_1Khz_int|q         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|clock_1Khz_int|q         ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|clock_100hz_int|clk      ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[0]|clk       ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[1]|clk       ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[2]|clk       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Mhz_int'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|clock_100Khz_int ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[2]  ;
; 0.291  ; 0.477        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|clock_100Khz_int ;
; 0.291  ; 0.477        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[0]  ;
; 0.291  ; 0.477        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[1]  ;
; 0.291  ; 0.477        ; 0.186          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[2]  ;
; 0.303  ; 0.521        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|clock_100Khz_int ;
; 0.303  ; 0.521        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[0]  ;
; 0.303  ; 0.521        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[1]  ;
; 0.303  ; 0.521        ; 0.218          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[2]  ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|clock_100Khz_int|clk      ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[0]|clk       ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[1]|clk       ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|clock_1Mhz_int|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|clock_1Mhz_int|q          ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|clock_100Khz_int|clk      ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[0]|clk       ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[1]|clk       ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[2]|clk       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port           ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+
; BranchOut           ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.713 ; 11.606 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; InstructionOut[*]   ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.948  ; 9.811  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[0]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.736  ; 7.682  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[1]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.320  ; 8.185  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[2]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.555  ; 8.379  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[3]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.759  ; 8.506  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[4]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.944  ; 7.868  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[5]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.713  ; 8.484  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[6]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.687  ; 8.564  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[7]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.087  ; 7.970  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[8]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.163  ; 8.950  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[9]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.864  ; 7.752  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[10] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.948  ; 9.811  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[11] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.934  ; 8.924  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[12] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.673  ; 8.507  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[13] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.895  ; 8.699  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[14] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.026  ; 8.887  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[15] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.799  ; 8.578  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[16] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.391  ; 8.148  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[17] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.036  ; 8.989  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[18] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.099  ; 7.974  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[19] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.654  ; 7.598  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[20] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.214  ; 8.008  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[21] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.048  ; 8.790  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[22] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.090  ; 8.929  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[23] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.823  ; 7.715  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[24] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.479  ; 8.376  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[25] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.077  ; 7.909  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[26] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.761  ; 7.700  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[27] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.646  ; 8.459  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[28] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.513  ; 8.430  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[29] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.356  ; 7.301  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[30] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.370  ; 8.362  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[31] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.052  ; 7.899  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MemWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.236 ; 12.112 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_1|clock_1Hz ; 18.300 ; 18.036 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 18.122 ; 17.982 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 17.553 ; 17.389 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 17.105 ; 16.674 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 17.271 ; 16.935 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 17.354 ; 17.054 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 17.303 ; 16.988 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 18.300 ; 18.036 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 17.618 ; 17.531 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; RegWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.856 ; 11.937 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; ZeroOut             ; clockDiv:clkDiv_50_1|clock_1Hz ; 19.755 ; 19.360 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 23.862 ; 24.199 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 19.409 ; 19.285 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 22.481 ; 22.638 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 23.862 ; 24.199 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 20.651 ; 20.860 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 21.535 ; 21.672 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 22.388 ; 22.398 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 22.336 ; 22.666 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 22.125 ; 22.237 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 21.465 ; 21.286 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 21.817 ; 21.901 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 21.242 ; 21.390 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 22.125 ; 22.237 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 20.406 ; 20.599 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 21.784 ; 21.997 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 21.860 ; 21.949 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display3[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.950 ; 12.117 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.950 ; 11.802 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.750 ; 11.903 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.474 ; 11.703 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.730 ; 11.929 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.291 ; 11.412 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.836 ; 12.117 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.488 ; 11.694 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display4[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.749 ; 12.575 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.749 ; 12.575 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.094 ; 12.075 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.184 ; 12.290 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.585 ; 11.742 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.555 ; 11.808 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.062 ; 11.323 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.334 ; 11.543 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display5[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.841 ; 11.658 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.841 ; 11.565 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.450 ; 11.658 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.184 ; 11.214 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.218 ; 11.260 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.991 ; 11.118 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.715 ; 10.814 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.500 ; 10.567 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display6[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.995 ; 12.196 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.822 ; 10.734 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.995 ; 12.196 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.784 ; 11.095 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.216 ; 10.366 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.206 ; 10.207 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.563 ; 10.652 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.140 ; 10.301 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display7[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.846 ; 11.803 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.846 ; 11.514 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.178 ; 10.309 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.128 ; 10.087 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.479 ; 11.803 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.146 ; 10.268 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.409 ; 11.472 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.717 ; 10.856 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display8[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.646 ; 10.683 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.959  ; 9.755  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.109  ; 9.305  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.664  ; 9.848  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.007 ; 10.184 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.646 ; 10.683 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.185 ; 10.453 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.723  ; 9.849  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.535 ; 11.395 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.535 ; 11.395 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.184 ; 11.020 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.309 ; 10.925 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.158 ; 10.834 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.518 ; 11.189 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.136 ; 10.790 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.274 ; 10.916 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 10.238 ; 9.923  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 17.341 ; 17.612 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 13.265 ; 13.145 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 15.934 ; 16.070 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 17.341 ; 17.612 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.086 ; 14.282 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.948 ; 15.118 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 15.819 ; 15.830 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 15.825 ; 16.079 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 15.213 ; 15.329 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.519 ; 14.333 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.791 ; 14.994 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.216 ; 14.479 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 15.213 ; 15.329 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 13.528 ; 13.567 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.909 ; 15.069 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.946 ; 15.039 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv|clock_1Hz      ; 17.492 ; 17.228 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[0]          ; clockDiv:clkDiv|clock_1Hz      ; 17.172 ; 17.032 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[1]          ; clockDiv:clkDiv|clock_1Hz      ; 16.288 ; 16.124 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[2]          ; clockDiv:clkDiv|clock_1Hz      ; 16.219 ; 15.788 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[3]          ; clockDiv:clkDiv|clock_1Hz      ; 16.463 ; 16.127 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[4]          ; clockDiv:clkDiv|clock_1Hz      ; 16.546 ; 16.246 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[5]          ; clockDiv:clkDiv|clock_1Hz      ; 16.495 ; 16.180 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[6]          ; clockDiv:clkDiv|clock_1Hz      ; 17.492 ; 17.228 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[7]          ; clockDiv:clkDiv|clock_1Hz      ; 16.810 ; 16.723 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; ZeroOut             ; clockDiv:clkDiv|clock_1Hz      ; 18.947 ; 18.552 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; clockDiv:clkDiv|clock_1Hz      ; 22.912 ; 23.249 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[0]      ; clockDiv:clkDiv|clock_1Hz      ; 18.459 ; 18.335 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[1]      ; clockDiv:clkDiv|clock_1Hz      ; 21.531 ; 21.688 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[2]      ; clockDiv:clkDiv|clock_1Hz      ; 22.912 ; 23.249 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[3]      ; clockDiv:clkDiv|clock_1Hz      ; 19.701 ; 19.910 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[4]      ; clockDiv:clkDiv|clock_1Hz      ; 20.585 ; 20.722 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[5]      ; clockDiv:clkDiv|clock_1Hz      ; 21.438 ; 21.448 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[6]      ; clockDiv:clkDiv|clock_1Hz      ; 21.386 ; 21.716 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display2[*]       ; clockDiv:clkDiv|clock_1Hz      ; 21.317 ; 21.429 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[0]      ; clockDiv:clkDiv|clock_1Hz      ; 20.657 ; 20.478 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[1]      ; clockDiv:clkDiv|clock_1Hz      ; 21.009 ; 21.093 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[2]      ; clockDiv:clkDiv|clock_1Hz      ; 20.434 ; 20.582 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[3]      ; clockDiv:clkDiv|clock_1Hz      ; 21.317 ; 21.429 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[4]      ; clockDiv:clkDiv|clock_1Hz      ; 19.598 ; 19.791 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[5]      ; clockDiv:clkDiv|clock_1Hz      ; 20.976 ; 21.189 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[6]      ; clockDiv:clkDiv|clock_1Hz      ; 21.052 ; 21.141 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; swapButton                     ; 12.360 ; 12.694 ; Rise       ; swapButton                     ;
;  o_display1[0]      ; swapButton                     ; 9.372  ; 9.288  ; Rise       ; swapButton                     ;
;  o_display1[1]      ; swapButton                     ; 10.967 ; 10.975 ; Rise       ; swapButton                     ;
;  o_display1[2]      ; swapButton                     ; 12.360 ; 12.694 ; Rise       ; swapButton                     ;
;  o_display1[3]      ; swapButton                     ; 8.839  ; 8.989  ; Rise       ; swapButton                     ;
;  o_display1[4]      ; swapButton                     ; 9.968  ; 10.187 ; Rise       ; swapButton                     ;
;  o_display1[5]      ; swapButton                     ; 11.176 ; 11.174 ; Rise       ; swapButton                     ;
;  o_display1[6]      ; swapButton                     ; 11.133 ; 11.411 ; Rise       ; swapButton                     ;
; o_display2[*]       ; swapButton                     ; 10.242 ; 10.387 ; Rise       ; swapButton                     ;
;  o_display2[0]      ; swapButton                     ; 9.825  ; 9.690  ; Rise       ; swapButton                     ;
;  o_display2[1]      ; swapButton                     ; 10.017 ; 10.151 ; Rise       ; swapButton                     ;
;  o_display2[2]      ; swapButton                     ; 9.636  ; 9.768  ; Rise       ; swapButton                     ;
;  o_display2[3]      ; swapButton                     ; 10.186 ; 10.341 ; Rise       ; swapButton                     ;
;  o_display2[4]      ; swapButton                     ; 8.650  ; 8.850  ; Rise       ; swapButton                     ;
;  o_display2[5]      ; swapButton                     ; 10.225 ; 10.387 ; Rise       ; swapButton                     ;
;  o_display2[6]      ; swapButton                     ; 10.242 ; 10.310 ; Rise       ; swapButton                     ;
; o_display3[*]       ; swapButton                     ; 8.215  ; 8.403  ; Rise       ; swapButton                     ;
;  o_display3[0]      ; swapButton                     ; 8.141  ; 7.986  ; Rise       ; swapButton                     ;
;  o_display3[1]      ; swapButton                     ; 8.215  ; 8.403  ; Rise       ; swapButton                     ;
;  o_display3[2]      ; swapButton                     ; 8.001  ; 8.158  ; Rise       ; swapButton                     ;
;  o_display3[3]      ; swapButton                     ; 8.193  ; 8.386  ; Rise       ; swapButton                     ;
;  o_display3[4]      ; swapButton                     ; 7.745  ; 7.879  ; Rise       ; swapButton                     ;
;  o_display3[5]      ; swapButton                     ; 7.956  ; 8.147  ; Rise       ; swapButton                     ;
;  o_display3[6]      ; swapButton                     ; 8.003  ; 8.156  ; Rise       ; swapButton                     ;
; o_display4[*]       ; swapButton                     ; 10.609 ; 10.373 ; Rise       ; swapButton                     ;
;  o_display4[0]      ; swapButton                     ; 10.609 ; 10.373 ; Rise       ; swapButton                     ;
;  o_display4[1]      ; swapButton                     ; 9.894  ; 10.016 ; Rise       ; swapButton                     ;
;  o_display4[2]      ; swapButton                     ; 10.052 ; 10.164 ; Rise       ; swapButton                     ;
;  o_display4[3]      ; swapButton                     ; 9.074  ; 9.337  ; Rise       ; swapButton                     ;
;  o_display4[4]      ; swapButton                     ; 7.671  ; 7.823  ; Rise       ; swapButton                     ;
;  o_display4[5]      ; swapButton                     ; 8.989  ; 9.198  ; Rise       ; swapButton                     ;
;  o_display4[6]      ; swapButton                     ; 9.134  ; 9.410  ; Rise       ; swapButton                     ;
; o_display5[*]       ; swapButton                     ; 8.838  ; 8.995  ; Rise       ; swapButton                     ;
;  o_display5[0]      ; swapButton                     ; 8.838  ; 8.623  ; Rise       ; swapButton                     ;
;  o_display5[1]      ; swapButton                     ; 8.807  ; 8.995  ; Rise       ; swapButton                     ;
;  o_display5[2]      ; swapButton                     ; 8.204  ; 8.333  ; Rise       ; swapButton                     ;
;  o_display5[3]      ; swapButton                     ; 8.216  ; 8.339  ; Rise       ; swapButton                     ;
;  o_display5[4]      ; swapButton                     ; 8.049  ; 8.189  ; Rise       ; swapButton                     ;
;  o_display5[5]      ; swapButton                     ; 8.026  ; 8.162  ; Rise       ; swapButton                     ;
;  o_display5[6]      ; swapButton                     ; 7.809  ; 7.915  ; Rise       ; swapButton                     ;
; o_display6[*]       ; swapButton                     ; 10.174 ; 10.222 ; Rise       ; swapButton                     ;
;  o_display6[0]      ; swapButton                     ; 8.629  ; 8.555  ; Rise       ; swapButton                     ;
;  o_display6[1]      ; swapButton                     ; 10.174 ; 10.222 ; Rise       ; swapButton                     ;
;  o_display6[2]      ; swapButton                     ; 8.764  ; 8.867  ; Rise       ; swapButton                     ;
;  o_display6[3]      ; swapButton                     ; 8.412  ; 8.504  ; Rise       ; swapButton                     ;
;  o_display6[4]      ; swapButton                     ; 8.377  ; 8.465  ; Rise       ; swapButton                     ;
;  o_display6[5]      ; swapButton                     ; 8.736  ; 8.804  ; Rise       ; swapButton                     ;
;  o_display6[6]      ; swapButton                     ; 7.994  ; 8.063  ; Rise       ; swapButton                     ;
; o_display7[*]       ; swapButton                     ; 9.239  ; 9.239  ; Rise       ; swapButton                     ;
;  o_display7[0]      ; swapButton                     ; 8.162  ; 8.038  ; Rise       ; swapButton                     ;
;  o_display7[1]      ; swapButton                     ; 8.003  ; 8.071  ; Rise       ; swapButton                     ;
;  o_display7[2]      ; swapButton                     ; 7.950  ; 8.012  ; Rise       ; swapButton                     ;
;  o_display7[3]      ; swapButton                     ; 8.039  ; 8.164  ; Rise       ; swapButton                     ;
;  o_display7[4]      ; swapButton                     ; 7.963  ; 8.024  ; Rise       ; swapButton                     ;
;  o_display7[5]      ; swapButton                     ; 9.239  ; 9.239  ; Rise       ; swapButton                     ;
;  o_display7[6]      ; swapButton                     ; 8.538  ; 8.616  ; Rise       ; swapButton                     ;
; o_display8[*]       ; swapButton                     ; 9.318  ; 9.454  ; Rise       ; swapButton                     ;
;  o_display8[0]      ; swapButton                     ; 8.554  ; 8.458  ; Rise       ; swapButton                     ;
;  o_display8[1]      ; swapButton                     ; 8.509  ; 8.580  ; Rise       ; swapButton                     ;
;  o_display8[2]      ; swapButton                     ; 8.449  ; 8.568  ; Rise       ; swapButton                     ;
;  o_display8[3]      ; swapButton                     ; 9.318  ; 9.454  ; Rise       ; swapButton                     ;
;  o_display8[4]      ; swapButton                     ; 7.957  ; 8.030  ; Rise       ; swapButton                     ;
;  o_display8[5]      ; swapButton                     ; 7.959  ; 8.023  ; Rise       ; swapButton                     ;
;  o_display8[6]      ; swapButton                     ; 9.034  ; 9.117  ; Rise       ; swapButton                     ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port           ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+
; BranchOut           ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.298 ; 10.169 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; InstructionOut[*]   ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.070  ; 7.017  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[0]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.436  ; 7.385  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[1]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.995  ; 7.866  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[2]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.220  ; 8.052  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[3]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.419  ; 8.176  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[4]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.636  ; 7.563  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[5]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.372  ; 8.153  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[6]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.349  ; 8.231  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[7]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.772  ; 7.660  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[8]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.806  ; 8.602  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[9]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.561  ; 7.453  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[10] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.558  ; 9.427  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[11] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.588  ; 8.578  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[12] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.336  ; 8.178  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[13] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.550  ; 8.362  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[14] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.676  ; 8.542  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[15] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.457  ; 8.244  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[16] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.063  ; 7.830  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[17] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.685  ; 8.640  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[18] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.784  ; 7.665  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[19] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.358  ; 7.304  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[20] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.895  ; 7.698  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[21] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.693  ; 8.445  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[22] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.735  ; 8.580  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[23] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.518  ; 7.415  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[24] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.147  ; 8.048  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[25] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.764  ; 7.602  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[26] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.458  ; 7.400  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[27] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.308  ; 8.129  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[28] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.179  ; 8.100  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[29] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.070  ; 7.017  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[30] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.043  ; 8.035  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[31] ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.737  ; 7.591  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MemWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.077 ; 9.960  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.570  ; 9.431  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.958 ; 10.789 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.713 ; 10.407 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.060 ; 10.830 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.372 ; 10.264 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.555 ; 10.399 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.090 ; 10.811 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.824 ; 10.524 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.570  ; 9.431  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; RegWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.695  ; 9.541  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; ZeroOut             ; clockDiv:clkDiv_50_1|clock_1Hz ; 14.145 ; 13.680 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.990  ; 9.850  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.990  ; 9.850  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.738 ; 12.822 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.528 ; 13.866 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.656 ; 10.878 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.441 ; 11.652 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.660 ; 12.665 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.557 ; 12.825 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.091 ; 10.347 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.359 ; 11.200 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.383 ; 11.559 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.218 ; 11.429 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.556 ; 11.773 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.091 ; 10.347 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.807 ; 12.024 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.774 ; 11.857 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display3[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.955  ; 9.169  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.569  ; 9.377  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.401  ; 9.628  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.284  ; 9.367  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.382  ; 9.585  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.955  ; 9.169  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.510  ; 9.808  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.171  ; 9.359  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display4[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.554  ; 9.731  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.087 ; 10.886 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.418 ; 10.510 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.731 ; 10.696 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.849  ; 10.051 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.934  ; 10.239 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.554  ; 9.731  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.690  ; 9.930  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display5[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.174  ; 8.292  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.502  ; 9.198  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.138  ; 9.333  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.811  ; 8.880  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.782  ; 8.882  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.618  ; 8.735  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.385  ; 8.533  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.174  ; 8.292  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display6[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.316  ; 8.483  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.031  ; 8.863  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.264 ; 10.343 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.077  ; 9.238  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.382  ; 8.538  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.348  ; 8.501  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.694  ; 8.827  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.316  ; 8.483  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display7[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.171  ; 9.287  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.812 ; 10.528 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.204  ; 9.375  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.233  ; 9.287  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.481 ; 10.780 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.171  ; 9.367  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.448 ; 10.587 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.732  ; 9.904  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display8[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.869  ; 7.984  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.595  ; 8.393  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.869  ; 7.984  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.403  ; 8.476  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.648  ; 8.824  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.633  ; 8.839  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.811  ; 9.075  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.373  ; 8.499  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_2|clock_1Hz ; 9.842  ; 9.534  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 10.828 ; 10.657 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 10.512 ; 10.304 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 10.869 ; 10.500 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 10.708 ; 10.387 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.054 ; 10.731 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 10.610 ; 10.280 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 10.836 ; 10.489 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 9.842  ; 9.534  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.826 ; 11.668 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.826 ; 11.668 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.642 ; 14.724 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.142 ; 16.114 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.709 ; 12.914 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 13.532 ; 13.704 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.540 ; 14.524 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.437 ; 14.695 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.771 ; 12.245 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.785 ; 12.594 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 13.082 ; 13.209 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.825 ; 12.719 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 13.315 ; 13.482 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.771 ; 12.245 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 13.141 ; 13.349 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 13.174 ; 13.300 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv|clock_1Hz      ; 8.651  ; 8.615  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[0]          ; clockDiv:clkDiv|clock_1Hz      ; 10.103 ; 9.910  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[1]          ; clockDiv:clkDiv|clock_1Hz      ; 9.968  ; 9.671  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[2]          ; clockDiv:clkDiv|clock_1Hz      ; 9.810  ; 9.695  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[3]          ; clockDiv:clkDiv|clock_1Hz      ; 9.792  ; 9.645  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[4]          ; clockDiv:clkDiv|clock_1Hz      ; 9.587  ; 9.494  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[5]          ; clockDiv:clkDiv|clock_1Hz      ; 9.850  ; 9.621  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[6]          ; clockDiv:clkDiv|clock_1Hz      ; 9.205  ; 9.044  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[7]          ; clockDiv:clkDiv|clock_1Hz      ; 8.651  ; 8.615  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; ZeroOut             ; clockDiv:clkDiv|clock_1Hz      ; 13.295 ; 12.889 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; clockDiv:clkDiv|clock_1Hz      ; 11.150 ; 11.035 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[0]      ; clockDiv:clkDiv|clock_1Hz      ; 11.150 ; 11.035 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[1]      ; clockDiv:clkDiv|clock_1Hz      ; 13.900 ; 13.982 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[2]      ; clockDiv:clkDiv|clock_1Hz      ; 15.226 ; 15.372 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[3]      ; clockDiv:clkDiv|clock_1Hz      ; 11.967 ; 12.172 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[4]      ; clockDiv:clkDiv|clock_1Hz      ; 12.790 ; 12.962 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[5]      ; clockDiv:clkDiv|clock_1Hz      ; 13.798 ; 13.782 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[6]      ; clockDiv:clkDiv|clock_1Hz      ; 13.695 ; 13.953 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display2[*]       ; clockDiv:clkDiv|clock_1Hz      ; 11.069 ; 11.257 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[0]      ; clockDiv:clkDiv|clock_1Hz      ; 12.111 ; 11.935 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[1]      ; clockDiv:clkDiv|clock_1Hz      ; 12.423 ; 12.504 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[2]      ; clockDiv:clkDiv|clock_1Hz      ; 11.901 ; 12.060 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[3]      ; clockDiv:clkDiv|clock_1Hz      ; 12.629 ; 12.775 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[4]      ; clockDiv:clkDiv|clock_1Hz      ; 11.069 ; 11.257 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[5]      ; clockDiv:clkDiv|clock_1Hz      ; 12.435 ; 12.690 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[6]      ; clockDiv:clkDiv|clock_1Hz      ; 12.515 ; 12.624 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; swapButton                     ; 8.479  ; 8.633  ; Rise       ; swapButton                     ;
;  o_display1[0]      ; swapButton                     ; 9.009  ; 8.931  ; Rise       ; swapButton                     ;
;  o_display1[1]      ; swapButton                     ; 10.574 ; 10.590 ; Rise       ; swapButton                     ;
;  o_display1[2]      ; swapButton                     ; 11.880 ; 12.176 ; Rise       ; swapButton                     ;
;  o_display1[3]      ; swapButton                     ; 8.479  ; 8.633  ; Rise       ; swapButton                     ;
;  o_display1[4]      ; swapButton                     ; 9.580  ; 9.766  ; Rise       ; swapButton                     ;
;  o_display1[5]      ; swapButton                     ; 10.790 ; 10.763 ; Rise       ; swapButton                     ;
;  o_display1[6]      ; swapButton                     ; 10.697 ; 10.945 ; Rise       ; swapButton                     ;
; o_display2[*]       ; swapButton                     ; 8.296  ; 8.459  ; Rise       ; swapButton                     ;
;  o_display2[0]      ; swapButton                     ; 9.389  ; 9.222  ; Rise       ; swapButton                     ;
;  o_display2[1]      ; swapButton                     ; 9.607  ; 9.707  ; Rise       ; swapButton                     ;
;  o_display2[2]      ; swapButton                     ; 9.162  ; 9.347  ; Rise       ; swapButton                     ;
;  o_display2[3]      ; swapButton                     ; 9.749  ; 9.898  ; Rise       ; swapButton                     ;
;  o_display2[4]      ; swapButton                     ; 8.296  ; 8.459  ; Rise       ; swapButton                     ;
;  o_display2[5]      ; swapButton                     ; 9.775  ; 9.984  ; Rise       ; swapButton                     ;
;  o_display2[6]      ; swapButton                     ; 9.801  ; 9.903  ; Rise       ; swapButton                     ;
; o_display3[*]       ; swapButton                     ; 7.454  ; 7.584  ; Rise       ; swapButton                     ;
;  o_display3[0]      ; swapButton                     ; 7.834  ; 7.685  ; Rise       ; swapButton                     ;
;  o_display3[1]      ; swapButton                     ; 7.906  ; 8.087  ; Rise       ; swapButton                     ;
;  o_display3[2]      ; swapButton                     ; 7.700  ; 7.851  ; Rise       ; swapButton                     ;
;  o_display3[3]      ; swapButton                     ; 7.885  ; 8.070  ; Rise       ; swapButton                     ;
;  o_display3[4]      ; swapButton                     ; 7.454  ; 7.584  ; Rise       ; swapButton                     ;
;  o_display3[5]      ; swapButton                     ; 7.657  ; 7.841  ; Rise       ; swapButton                     ;
;  o_display3[6]      ; swapButton                     ; 7.702  ; 7.850  ; Rise       ; swapButton                     ;
; o_display4[*]       ; swapButton                     ; 7.383  ; 7.529  ; Rise       ; swapButton                     ;
;  o_display4[0]      ; swapButton                     ; 10.204 ; 9.976  ; Rise       ; swapButton                     ;
;  o_display4[1]      ; swapButton                     ; 9.513  ; 9.631  ; Rise       ; swapButton                     ;
;  o_display4[2]      ; swapButton                     ; 9.717  ; 9.823  ; Rise       ; swapButton                     ;
;  o_display4[3]      ; swapButton                     ; 8.727  ; 8.977  ; Rise       ; swapButton                     ;
;  o_display4[4]      ; swapButton                     ; 7.383  ; 7.529  ; Rise       ; swapButton                     ;
;  o_display4[5]      ; swapButton                     ; 8.647  ; 8.849  ; Rise       ; swapButton                     ;
;  o_display4[6]      ; swapButton                     ; 8.785  ; 9.051  ; Rise       ; swapButton                     ;
; o_display5[*]       ; swapButton                     ; 7.513  ; 7.616  ; Rise       ; swapButton                     ;
;  o_display5[0]      ; swapButton                     ; 8.501  ; 8.294  ; Rise       ; swapButton                     ;
;  o_display5[1]      ; swapButton                     ; 8.472  ; 8.653  ; Rise       ; swapButton                     ;
;  o_display5[2]      ; swapButton                     ; 7.894  ; 8.017  ; Rise       ; swapButton                     ;
;  o_display5[3]      ; swapButton                     ; 7.906  ; 8.023  ; Rise       ; swapButton                     ;
;  o_display5[4]      ; swapButton                     ; 7.743  ; 7.877  ; Rise       ; swapButton                     ;
;  o_display5[5]      ; swapButton                     ; 7.721  ; 7.854  ; Rise       ; swapButton                     ;
;  o_display5[6]      ; swapButton                     ; 7.513  ; 7.616  ; Rise       ; swapButton                     ;
; o_display6[*]       ; swapButton                     ; 7.693  ; 7.761  ; Rise       ; swapButton                     ;
;  o_display6[0]      ; swapButton                     ; 8.301  ; 8.231  ; Rise       ; swapButton                     ;
;  o_display6[1]      ; swapButton                     ; 9.753  ; 9.806  ; Rise       ; swapButton                     ;
;  o_display6[2]      ; swapButton                     ; 8.431  ; 8.530  ; Rise       ; swapButton                     ;
;  o_display6[3]      ; swapButton                     ; 8.048  ; 8.152  ; Rise       ; swapButton                     ;
;  o_display6[4]      ; swapButton                     ; 8.014  ; 8.114  ; Rise       ; swapButton                     ;
;  o_display6[5]      ; swapButton                     ; 8.358  ; 8.438  ; Rise       ; swapButton                     ;
;  o_display6[6]      ; swapButton                     ; 7.693  ; 7.761  ; Rise       ; swapButton                     ;
; o_display7[*]       ; swapButton                     ; 7.649  ; 7.688  ; Rise       ; swapButton                     ;
;  o_display7[0]      ; swapButton                     ; 7.821  ; 7.688  ; Rise       ; swapButton                     ;
;  o_display7[1]      ; swapButton                     ; 7.699  ; 7.766  ; Rise       ; swapButton                     ;
;  o_display7[2]      ; swapButton                     ; 7.649  ; 7.708  ; Rise       ; swapButton                     ;
;  o_display7[3]      ; swapButton                     ; 7.687  ; 7.823  ; Rise       ; swapButton                     ;
;  o_display7[4]      ; swapButton                     ; 7.662  ; 7.720  ; Rise       ; swapButton                     ;
;  o_display7[5]      ; swapButton                     ; 8.936  ; 8.934  ; Rise       ; swapButton                     ;
;  o_display7[6]      ; swapButton                     ; 8.213  ; 8.288  ; Rise       ; swapButton                     ;
; o_display8[*]       ; swapButton                     ; 7.658  ; 7.721  ; Rise       ; swapButton                     ;
;  o_display8[0]      ; swapButton                     ; 8.229  ; 8.137  ; Rise       ; swapButton                     ;
;  o_display8[1]      ; swapButton                     ; 8.139  ; 8.226  ; Rise       ; swapButton                     ;
;  o_display8[2]      ; swapButton                     ; 8.129  ; 8.245  ; Rise       ; swapButton                     ;
;  o_display8[3]      ; swapButton                     ; 8.917  ; 9.067  ; Rise       ; swapButton                     ;
;  o_display8[4]      ; swapButton                     ; 7.658  ; 7.728  ; Rise       ; swapButton                     ;
;  o_display8[5]      ; swapButton                     ; 7.659  ; 7.721  ; Rise       ; swapButton                     ;
;  o_display8[6]      ; swapButton                     ; 8.643  ; 8.741  ; Rise       ; swapButton                     ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+----------------+---------------+--------+--------+--------+--------+
; Input Port     ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+----------------+---------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]     ; 11.386 ; 11.307 ; 11.692 ; 11.552 ;
; ValueSelect[0] ; MuxOut[1]     ; 11.464 ; 11.361 ; 11.772 ; 11.608 ;
; ValueSelect[0] ; MuxOut[2]     ; 10.594 ; 10.443 ; 10.884 ; 10.733 ;
; ValueSelect[0] ; MuxOut[3]     ; 11.768 ; 11.587 ; 11.910 ; 11.763 ;
; ValueSelect[0] ; MuxOut[4]     ; 11.593 ; 11.375 ; 11.775 ; 11.552 ;
; ValueSelect[0] ; MuxOut[5]     ; 11.188 ; 11.031 ; 11.439 ; 11.299 ;
; ValueSelect[0] ; MuxOut[6]     ; 10.340 ; 10.187 ; 10.545 ; 10.333 ;
; ValueSelect[0] ; MuxOut[7]     ; 9.519  ; 9.662  ; 9.894  ; 9.764  ;
; ValueSelect[0] ; o_display1[0] ; 13.305 ; 13.178 ; 13.447 ; 13.320 ;
; ValueSelect[0] ; o_display1[1] ; 16.214 ; 16.350 ; 16.522 ; 16.658 ;
; ValueSelect[0] ; o_display1[2] ; 17.621 ; 17.846 ; 17.929 ; 18.093 ;
; ValueSelect[0] ; o_display1[3] ; 14.366 ; 14.562 ; 14.674 ; 14.870 ;
; ValueSelect[0] ; o_display1[4] ; 15.142 ; 15.398 ; 15.389 ; 15.706 ;
; ValueSelect[0] ; o_display1[5] ; 16.099 ; 16.110 ; 16.407 ; 16.418 ;
; ValueSelect[0] ; o_display1[6] ; 16.105 ; 16.337 ; 16.413 ; 16.645 ;
; ValueSelect[0] ; o_display2[0] ; 14.594 ; 14.408 ; 14.776 ; 14.590 ;
; ValueSelect[0] ; o_display2[1] ; 14.711 ; 15.069 ; 14.888 ; 15.251 ;
; ValueSelect[0] ; o_display2[2] ; 14.142 ; 14.554 ; 14.319 ; 14.736 ;
; ValueSelect[0] ; o_display2[3] ; 15.288 ; 15.404 ; 15.470 ; 15.586 ;
; ValueSelect[0] ; o_display2[4] ; 13.603 ; 13.526 ; 13.785 ; 13.703 ;
; ValueSelect[0] ; o_display2[5] ; 14.984 ; 15.144 ; 15.166 ; 15.326 ;
; ValueSelect[0] ; o_display2[6] ; 15.021 ; 15.114 ; 15.203 ; 15.296 ;
; ValueSelect[1] ; MuxOut[0]     ; 11.419 ; 11.279 ; 11.618 ; 11.563 ;
; ValueSelect[1] ; MuxOut[1]     ; 11.497 ; 11.333 ; 11.704 ; 11.617 ;
; ValueSelect[1] ; MuxOut[2]     ; 11.047 ; 10.931 ; 11.346 ; 11.195 ;
; ValueSelect[1] ; MuxOut[3]     ; 12.307 ; 12.126 ; 12.448 ; 12.301 ;
; ValueSelect[1] ; MuxOut[4]     ; 12.132 ; 11.914 ; 12.313 ; 12.090 ;
; ValueSelect[1] ; MuxOut[5]     ; 11.591 ; 11.387 ; 11.770 ; 11.599 ;
; ValueSelect[1] ; MuxOut[6]     ; 10.879 ; 10.726 ; 11.083 ; 10.871 ;
; ValueSelect[1] ; MuxOut[7]     ; 10.024 ; 10.201 ; 10.432 ; 10.198 ;
; ValueSelect[1] ; o_display1[0] ; 13.844 ; 13.717 ; 13.985 ; 13.858 ;
; ValueSelect[1] ; o_display1[1] ; 16.679 ; 16.797 ; 16.820 ; 16.938 ;
; ValueSelect[1] ; o_display1[2] ; 18.041 ; 18.154 ; 18.182 ; 18.329 ;
; ValueSelect[1] ; o_display1[3] ; 14.781 ; 15.024 ; 14.922 ; 15.165 ;
; ValueSelect[1] ; o_display1[4] ; 15.644 ; 15.846 ; 15.785 ; 15.987 ;
; ValueSelect[1] ; o_display1[5] ; 16.575 ; 16.593 ; 16.716 ; 16.734 ;
; ValueSelect[1] ; o_display1[6] ; 16.521 ; 16.821 ; 16.662 ; 16.962 ;
; ValueSelect[1] ; o_display2[0] ; 15.133 ; 14.947 ; 15.314 ; 15.128 ;
; ValueSelect[1] ; o_display2[1] ; 15.250 ; 15.608 ; 15.426 ; 15.789 ;
; ValueSelect[1] ; o_display2[2] ; 14.681 ; 15.093 ; 14.857 ; 15.274 ;
; ValueSelect[1] ; o_display2[3] ; 15.827 ; 15.943 ; 16.008 ; 16.124 ;
; ValueSelect[1] ; o_display2[4] ; 14.142 ; 14.065 ; 14.323 ; 14.241 ;
; ValueSelect[1] ; o_display2[5] ; 15.523 ; 15.683 ; 15.704 ; 15.864 ;
; ValueSelect[1] ; o_display2[6] ; 15.560 ; 15.653 ; 15.741 ; 15.834 ;
; ValueSelect[2] ; MuxOut[0]     ; 11.430 ; 11.347 ; 11.713 ; 11.579 ;
; ValueSelect[2] ; MuxOut[1]     ; 11.508 ; 11.401 ; 11.793 ; 11.632 ;
; ValueSelect[2] ; MuxOut[2]     ; 9.762  ; 8.861  ; 9.317  ; 9.867  ;
; ValueSelect[2] ; MuxOut[3]     ; 8.870  ; 8.802  ; 9.161  ; 9.088  ;
; ValueSelect[2] ; MuxOut[4]     ; 9.099  ; 8.969  ; 9.390  ; 9.255  ;
; ValueSelect[2] ; MuxOut[5]     ; 10.187 ; 9.374  ; 9.872  ; 10.259 ;
; ValueSelect[2] ; MuxOut[6]     ; 9.365  ; 9.186  ; 9.612  ; 9.452  ;
; ValueSelect[2] ; MuxOut[7]     ; 8.483  ; 8.406  ; 8.774  ; 8.692  ;
; ValueSelect[2] ; o_display1[0] ; 13.004 ; 12.917 ; 13.257 ; 13.148 ;
; ValueSelect[2] ; o_display1[1] ; 16.258 ; 16.394 ; 16.543 ; 16.679 ;
; ValueSelect[2] ; o_display1[2] ; 17.665 ; 17.886 ; 17.950 ; 18.117 ;
; ValueSelect[2] ; o_display1[3] ; 14.410 ; 14.606 ; 14.695 ; 14.891 ;
; ValueSelect[2] ; o_display1[4] ; 15.182 ; 15.442 ; 15.413 ; 15.727 ;
; ValueSelect[2] ; o_display1[5] ; 16.143 ; 16.154 ; 16.428 ; 16.439 ;
; ValueSelect[2] ; o_display1[6] ; 16.149 ; 16.381 ; 16.434 ; 16.666 ;
; ValueSelect[2] ; o_display2[0] ; 12.751 ; 12.559 ; 12.870 ; 12.673 ;
; ValueSelect[2] ; o_display2[1] ; 13.066 ; 13.192 ; 13.180 ; 13.311 ;
; ValueSelect[2] ; o_display2[2] ; 12.496 ; 12.455 ; 12.554 ; 12.796 ;
; ValueSelect[2] ; o_display2[3] ; 13.377 ; 13.526 ; 13.491 ; 13.645 ;
; ValueSelect[2] ; o_display2[4] ; 11.447 ; 11.891 ; 11.812 ; 11.905 ;
; ValueSelect[2] ; o_display2[5] ; 13.079 ; 13.289 ; 13.193 ; 13.408 ;
; ValueSelect[2] ; o_display2[6] ; 13.111 ; 13.237 ; 13.224 ; 13.355 ;
+----------------+---------------+--------+--------+--------+--------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+----------------+---------------+--------+--------+--------+--------+
; Input Port     ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+----------------+---------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]     ; 9.838  ; 9.730  ; 10.018 ; 9.848  ;
; ValueSelect[0] ; MuxOut[1]     ; 9.929  ; 9.792  ; 10.110 ; 9.911  ;
; ValueSelect[0] ; MuxOut[2]     ; 9.964  ; 9.812  ; 10.132 ; 10.011 ;
; ValueSelect[0] ; MuxOut[3]     ; 9.890  ; 9.761  ; 10.158 ; 10.024 ;
; ValueSelect[0] ; MuxOut[4]     ; 9.297  ; 9.183  ; 9.574  ; 9.455  ;
; ValueSelect[0] ; MuxOut[5]     ; 9.759  ; 9.537  ; 10.026 ; 9.799  ;
; ValueSelect[0] ; MuxOut[6]     ; 9.736  ; 9.590  ; 10.003 ; 9.854  ;
; ValueSelect[0] ; MuxOut[7]     ; 9.121  ; 9.043  ; 9.398  ; 9.315  ;
; ValueSelect[0] ; o_display1[0] ; 11.054 ; 10.926 ; 11.188 ; 11.055 ;
; ValueSelect[0] ; o_display1[1] ; 14.016 ; 14.098 ; 14.143 ; 14.332 ;
; ValueSelect[0] ; o_display1[2] ; 15.244 ; 15.488 ; 15.362 ; 15.724 ;
; ValueSelect[0] ; o_display1[3] ; 12.083 ; 12.288 ; 12.227 ; 12.447 ;
; ValueSelect[0] ; o_display1[4] ; 12.906 ; 13.078 ; 13.158 ; 13.253 ;
; ValueSelect[0] ; o_display1[5] ; 13.914 ; 13.898 ; 14.042 ; 14.057 ;
; ValueSelect[0] ; o_display1[6] ; 13.811 ; 14.069 ; 13.945 ; 14.238 ;
; ValueSelect[0] ; o_display2[0] ; 12.036 ; 11.851 ; 12.304 ; 12.113 ;
; ValueSelect[0] ; o_display2[1] ; 12.338 ; 12.466 ; 12.601 ; 12.728 ;
; ValueSelect[0] ; o_display2[2] ; 11.771 ; 11.976 ; 12.043 ; 12.238 ;
; ValueSelect[0] ; o_display2[3] ; 12.570 ; 12.712 ; 12.834 ; 12.984 ;
; ValueSelect[0] ; o_display2[4] ; 11.028 ; 11.188 ; 11.290 ; 11.460 ;
; ValueSelect[0] ; o_display2[5] ; 12.371 ; 12.601 ; 12.643 ; 12.868 ;
; ValueSelect[0] ; o_display2[6] ; 12.403 ; 12.557 ; 12.675 ; 12.819 ;
; ValueSelect[1] ; MuxOut[0]     ; 9.965  ; 9.821  ; 10.206 ; 10.057 ;
; ValueSelect[1] ; MuxOut[1]     ; 10.048 ; 9.875  ; 10.290 ; 10.112 ;
; ValueSelect[1] ; MuxOut[2]     ; 9.668  ; 9.557  ; 9.921  ; 9.775  ;
; ValueSelect[1] ; MuxOut[3]     ; 9.602  ; 9.490  ; 9.847  ; 9.730  ;
; ValueSelect[1] ; MuxOut[4]     ; 10.213 ; 10.135 ; 10.478 ; 10.385 ;
; ValueSelect[1] ; MuxOut[5]     ; 10.713 ; 10.530 ; 10.975 ; 10.775 ;
; ValueSelect[1] ; MuxOut[6]     ; 9.473  ; 9.291  ; 9.718  ; 9.531  ;
; ValueSelect[1] ; MuxOut[7]     ; 8.799  ; 8.738  ; 9.046  ; 8.980  ;
; ValueSelect[1] ; o_display1[0] ; 10.995 ; 10.898 ; 11.235 ; 11.138 ;
; ValueSelect[1] ; o_display1[1] ; 13.745 ; 13.827 ; 13.985 ; 14.067 ;
; ValueSelect[1] ; o_display1[2] ; 15.036 ; 15.217 ; 15.281 ; 15.457 ;
; ValueSelect[1] ; o_display1[3] ; 11.812 ; 12.017 ; 12.052 ; 12.257 ;
; ValueSelect[1] ; o_display1[4] ; 12.635 ; 12.807 ; 12.875 ; 13.047 ;
; ValueSelect[1] ; o_display1[5] ; 13.643 ; 13.627 ; 13.883 ; 13.867 ;
; ValueSelect[1] ; o_display1[6] ; 13.540 ; 13.798 ; 13.780 ; 14.038 ;
; ValueSelect[1] ; o_display2[0] ; 12.358 ; 12.207 ; 12.598 ; 12.447 ;
; ValueSelect[1] ; o_display2[1] ; 12.686 ; 12.751 ; 12.926 ; 12.991 ;
; ValueSelect[1] ; o_display2[2] ; 12.148 ; 12.323 ; 12.388 ; 12.563 ;
; ValueSelect[1] ; o_display2[3] ; 12.876 ; 13.022 ; 13.116 ; 13.262 ;
; ValueSelect[1] ; o_display2[4] ; 11.316 ; 11.504 ; 11.556 ; 11.744 ;
; ValueSelect[1] ; o_display2[5] ; 12.682 ; 13.014 ; 12.922 ; 13.256 ;
; ValueSelect[1] ; o_display2[6] ; 12.775 ; 12.871 ; 13.015 ; 13.111 ;
; ValueSelect[2] ; MuxOut[0]     ; 8.665  ; 8.530  ; 8.941  ; 8.801  ;
; ValueSelect[2] ; MuxOut[1]     ; 8.759  ; 8.595  ; 9.036  ; 8.867  ;
; ValueSelect[2] ; MuxOut[2]     ; 9.340  ; 8.536  ; 8.974  ; 9.459  ;
; ValueSelect[2] ; MuxOut[3]     ; 8.547  ; 8.480  ; 8.824  ; 8.752  ;
; ValueSelect[2] ; MuxOut[4]     ; 8.769  ; 8.642  ; 9.046  ; 8.914  ;
; ValueSelect[2] ; MuxOut[5]     ; 9.738  ; 9.028  ; 9.506  ; 9.805  ;
; ValueSelect[2] ; MuxOut[6]     ; 9.022  ; 8.843  ; 9.243  ; 9.099  ;
; ValueSelect[2] ; MuxOut[7]     ; 8.175  ; 8.100  ; 8.452  ; 8.372  ;
; ValueSelect[2] ; o_display1[0] ; 9.870  ; 9.737  ; 10.141 ; 10.008 ;
; ValueSelect[2] ; o_display1[1] ; 12.735 ; 12.817 ; 13.007 ; 13.089 ;
; ValueSelect[2] ; o_display1[2] ; 13.981 ; 14.207 ; 14.258 ; 14.479 ;
; ValueSelect[2] ; o_display1[3] ; 10.802 ; 11.007 ; 11.074 ; 11.279 ;
; ValueSelect[2] ; o_display1[4] ; 11.625 ; 11.797 ; 11.897 ; 12.069 ;
; ValueSelect[2] ; o_display1[5] ; 12.633 ; 12.617 ; 12.905 ; 12.889 ;
; ValueSelect[2] ; o_display1[6] ; 12.530 ; 12.788 ; 12.802 ; 13.060 ;
; ValueSelect[2] ; o_display2[0] ; 11.495 ; 11.342 ; 11.767 ; 11.621 ;
; ValueSelect[2] ; o_display2[1] ; 11.797 ; 11.957 ; 12.069 ; 12.306 ;
; ValueSelect[2] ; o_display2[2] ; 11.230 ; 11.467 ; 11.502 ; 11.816 ;
; ValueSelect[2] ; o_display2[3] ; 12.029 ; 12.171 ; 12.301 ; 12.443 ;
; ValueSelect[2] ; o_display2[4] ; 10.519 ; 10.647 ; 10.914 ; 10.919 ;
; ValueSelect[2] ; o_display2[5] ; 11.830 ; 12.060 ; 12.102 ; 12.332 ;
; ValueSelect[2] ; o_display2[6] ; 11.862 ; 12.048 ; 12.134 ; 12.328 ;
+----------------+---------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clockDiv:clkDiv|clock_1Hz             ; -4.581 ; -277.303      ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; -3.421 ; -13.462       ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; -0.377 ; -12.064       ;
; GClock                                ; 0.053  ; 0.000         ;
; CLOCK2_50                             ; 0.056  ; 0.000         ;
; CLOCK_50                              ; 0.057  ; 0.000         ;
; clockDiv:clkDiv|clock_10Khz_int       ; 0.186  ; 0.000         ;
; clockDiv:clkDiv|clock_1Mhz_int        ; 0.193  ; 0.000         ;
; clockDiv:clkDiv|clock_100hz_int       ; 0.215  ; 0.000         ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; 0.216  ; 0.000         ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; 0.218  ; 0.000         ;
; clockDiv:clkDiv|clock_1Khz_int        ; 0.219  ; 0.000         ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.221  ; 0.000         ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; 0.224  ; 0.000         ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; 0.224  ; 0.000         ;
; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; 0.224  ; 0.000         ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.226  ; 0.000         ;
; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; 0.226  ; 0.000         ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; 0.226  ; 0.000         ;
; clockDiv:clkDiv|clock_100Khz_int      ; 0.227  ; 0.000         ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; 0.237  ; 0.000         ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; 0.391  ; 0.000         ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; 0.394  ; 0.000         ;
; clockDiv:clkDiv|clock_10Hz_int        ; 0.430  ; 0.000         ;
; swapButton                            ; 0.626  ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; clockDiv:clkDiv_50_1|clock_100Khz_int ; -0.383 ; -0.383        ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; -0.377 ; -0.377        ;
; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; -0.367 ; -0.367        ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; -0.364 ; -0.364        ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; -0.359 ; -0.359        ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; -0.355 ; -0.355        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; -0.330 ; -0.330        ;
; clockDiv:clkDiv|clock_100hz_int       ; -0.322 ; -0.322        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; -0.321 ; -0.321        ;
; clockDiv:clkDiv|clock_100Khz_int      ; -0.317 ; -0.317        ;
; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; -0.316 ; -0.316        ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; -0.248 ; -0.248        ;
; GClock                                ; -0.035 ; -0.035        ;
; clockDiv:clkDiv|clock_1Khz_int        ; 0.003  ; 0.000         ;
; clockDiv:clkDiv|clock_1Mhz_int        ; 0.030  ; 0.000         ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; 0.038  ; 0.000         ;
; clockDiv:clkDiv|clock_10Khz_int       ; 0.044  ; 0.000         ;
; CLOCK2_50                             ; 0.165  ; 0.000         ;
; CLOCK_50                              ; 0.181  ; 0.000         ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; 0.181  ; 0.000         ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; 0.181  ; 0.000         ;
; clockDiv:clkDiv|clock_1Hz             ; 0.184  ; 0.000         ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; 0.195  ; 0.000         ;
; clockDiv:clkDiv|clock_10Hz_int        ; 0.201  ; 0.000         ;
; swapButton                            ; 0.208  ; 0.000         ;
+---------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; GClock                                ; -3.000 ; -10.434       ;
; CLOCK2_50                             ; -3.000 ; -10.397       ;
; CLOCK_50                              ; -3.000 ; -10.385       ;
; swapButton                            ; -3.000 ; -4.087        ;
; clockDiv:clkDiv|clock_1Hz             ; -1.000 ; -70.000       ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; -1.000 ; -33.000       ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; -1.000 ; -12.000       ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; -1.000 ; -4.000        ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; -1.000 ; -4.000        ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; -1.000 ; -4.000        ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; -1.000 ; -4.000        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; -1.000 ; -4.000        ;
; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; -1.000 ; -4.000        ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; -1.000 ; -4.000        ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; -1.000 ; -4.000        ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; -1.000 ; -4.000        ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; -1.000 ; -4.000        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; -1.000 ; -4.000        ;
; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; -1.000 ; -4.000        ;
; clockDiv:clkDiv|clock_100Khz_int      ; -1.000 ; -4.000        ;
; clockDiv:clkDiv|clock_100hz_int       ; -1.000 ; -4.000        ;
; clockDiv:clkDiv|clock_10Hz_int        ; -1.000 ; -4.000        ;
; clockDiv:clkDiv|clock_10Khz_int       ; -1.000 ; -4.000        ;
; clockDiv:clkDiv|clock_1Khz_int        ; -1.000 ; -4.000        ;
; clockDiv:clkDiv|clock_1Mhz_int        ; -1.000 ; -4.000        ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_1Hz'                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                ; Launch Clock                   ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+
; -4.581 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.412     ; 5.156      ;
; -4.570 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 5.135      ;
; -4.570 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.412     ; 5.145      ;
; -4.567 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 5.132      ;
; -4.566 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.423     ; 5.130      ;
; -4.559 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 5.124      ;
; -4.556 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 5.121      ;
; -4.555 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.423     ; 5.119      ;
; -4.534 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.412     ; 5.109      ;
; -4.523 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 5.088      ;
; -4.521 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.412     ; 5.096      ;
; -4.520 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 5.085      ;
; -4.519 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.423     ; 5.083      ;
; -4.510 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 5.075      ;
; -4.507 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.412     ; 5.082      ;
; -4.507 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 5.072      ;
; -4.506 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.412     ; 5.081      ;
; -4.506 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.423     ; 5.070      ;
; -4.496 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 5.061      ;
; -4.495 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 5.060      ;
; -4.493 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 5.058      ;
; -4.492 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 5.057      ;
; -4.492 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.423     ; 5.056      ;
; -4.491 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.423     ; 5.055      ;
; -4.464 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.416     ; 5.035      ;
; -4.453 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.416     ; 5.024      ;
; -4.423 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.412     ; 4.998      ;
; -4.417 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.416     ; 4.988      ;
; -4.415 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.982      ;
; -4.412 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.977      ;
; -4.409 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.974      ;
; -4.408 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.975      ;
; -4.408 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.423     ; 4.972      ;
; -4.404 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.416     ; 4.975      ;
; -4.404 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.971      ;
; -4.401 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.964      ;
; -4.400 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.963      ;
; -4.397 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.964      ;
; -4.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.416     ; 4.961      ;
; -4.390 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.953      ;
; -4.389 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.416     ; 4.960      ;
; -4.389 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.952      ;
; -4.368 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.935      ;
; -4.361 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.928      ;
; -4.359 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.412     ; 4.934      ;
; -4.355 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.922      ;
; -4.354 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.917      ;
; -4.353 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.916      ;
; -4.348 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.913      ;
; -4.348 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.915      ;
; -4.347 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.914      ;
; -4.346 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.913      ;
; -4.345 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.910      ;
; -4.344 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.423     ; 4.908      ;
; -4.341 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.908      ;
; -4.341 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.904      ;
; -4.340 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.907      ;
; -4.340 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.903      ;
; -4.336 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.903      ;
; -4.335 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.902      ;
; -4.334 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.901      ;
; -4.333 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.900      ;
; -4.327 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.890      ;
; -4.326 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.889      ;
; -4.326 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.889      ;
; -4.325 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.888      ;
; -4.320 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.885      ;
; -4.319 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.884      ;
; -4.317 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.418     ; 4.886      ;
; -4.309 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.874      ;
; -4.308 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.873      ;
; -4.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.416     ; 4.877      ;
; -4.306 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.418     ; 4.875      ;
; -4.300 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.867      ;
; -4.299 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.866      ;
; -4.287 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.854      ;
; -4.286 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.853      ;
; -4.273 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.840      ;
; -4.273 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.838      ;
; -4.272 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.839      ;
; -4.272 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.839      ;
; -4.272 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.837      ;
; -4.271 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.838      ;
; -4.270 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.418     ; 4.839      ;
; -4.260 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.825      ;
; -4.259 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.824      ;
; -4.257 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.824      ;
; -4.257 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.418     ; 4.826      ;
; -4.250 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.817      ;
; -4.246 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.811      ;
; -4.245 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.810      ;
; -4.245 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.810      ;
; -4.244 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.422     ; 4.809      ;
; -4.243 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.806      ;
; -4.243 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.418     ; 4.812      ;
; -4.242 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.416     ; 4.813      ;
; -4.242 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.424     ; 4.805      ;
; -4.242 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.418     ; 4.811      ;
; -4.237 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.420     ; 4.804      ;
; -4.226 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 1.000        ; -0.423     ; 4.790      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Hz'                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                         ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -3.421 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 4.224      ;
; -3.410 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 4.213      ;
; -3.389 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 4.224      ;
; -3.378 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 4.213      ;
; -3.374 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 4.177      ;
; -3.361 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 4.164      ;
; -3.347 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 4.150      ;
; -3.346 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 4.149      ;
; -3.342 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 4.177      ;
; -3.329 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 4.164      ;
; -3.315 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 4.150      ;
; -3.314 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 4.149      ;
; -3.263 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 4.066      ;
; -3.231 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 4.066      ;
; -3.199 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 4.002      ;
; -3.167 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 4.002      ;
; -2.956 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.125      ; 4.090      ;
; -2.934 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.125      ; 4.068      ;
; -2.924 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.157      ; 4.090      ;
; -2.902 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.157      ; 4.068      ;
; -2.888 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 3.691      ;
; -2.875 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 3.678      ;
; -2.856 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 3.691      ;
; -2.843 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 3.678      ;
; -2.836 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 3.639      ;
; -2.819 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.149      ; 3.977      ;
; -2.813 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.149      ; 3.971      ;
; -2.804 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 3.639      ;
; -2.787 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 3.590      ;
; -2.787 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.181      ; 3.977      ;
; -2.781 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.181      ; 3.971      ;
; -2.755 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23] ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 3.590      ;
; -2.741 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.147      ; 3.897      ;
; -2.709 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.179      ; 3.897      ;
; -2.657 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 3.460      ;
; -2.655 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.147      ; 3.811      ;
; -2.646 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.151      ; 3.806      ;
; -2.625 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 3.460      ;
; -2.624 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 3.427      ;
; -2.622 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.179      ; 3.810      ;
; -2.614 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.183      ; 3.806      ;
; -2.602 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.143      ; 3.754      ;
; -2.600 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.150      ; 3.759      ;
; -2.592 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 3.427      ;
; -2.591 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.147      ; 3.747      ;
; -2.585 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 3.388      ;
; -2.584 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.147      ; 3.740      ;
; -2.570 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.175      ; 3.754      ;
; -2.568 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.182      ; 3.759      ;
; -2.568 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.147      ; 3.724      ;
; -2.560 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 3.363      ;
; -2.559 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.179      ; 3.747      ;
; -2.555 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.147      ; 3.711      ;
; -2.553 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 3.388      ;
; -2.552 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.179      ; 3.740      ;
; -2.536 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.179      ; 3.724      ;
; -2.528 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 3.363      ;
; -2.526 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.149      ; 3.684      ;
; -2.523 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.179      ; 3.711      ;
; -2.512 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.139      ; 3.660      ;
; -2.512 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.139      ; 3.660      ;
; -2.509 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.149      ; 3.667      ;
; -2.507 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.147      ; 3.663      ;
; -2.496 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.143      ; 3.648      ;
; -2.494 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.181      ; 3.684      ;
; -2.486 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.136      ; 3.631      ;
; -2.480 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.171      ; 3.660      ;
; -2.480 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.171      ; 3.660      ;
; -2.477 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.181      ; 3.667      ;
; -2.475 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.179      ; 3.663      ;
; -2.472 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.136      ; 3.617      ;
; -2.471 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.139      ; 3.619      ;
; -2.464 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.175      ; 3.648      ;
; -2.454 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.168      ; 3.631      ;
; -2.440 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.168      ; 3.617      ;
; -2.439 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.171      ; 3.619      ;
; -2.432 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.147      ; 3.588      ;
; -2.429 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.206     ; 3.232      ;
; -2.411 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.147      ; 3.567      ;
; -2.407 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.142      ; 3.558      ;
; -2.400 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.179      ; 3.588      ;
; -2.397 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.174     ; 3.232      ;
; -2.379 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.179      ; 3.567      ;
; -2.374 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.174      ; 3.557      ;
; -2.340 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.142      ; 3.491      ;
; -2.339 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.067     ; 3.281      ;
; -2.338 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.147      ; 3.494      ;
; -2.338 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.142      ; 3.489      ;
; -2.337 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.149      ; 3.495      ;
; -2.332 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.151      ; 3.492      ;
; -2.329 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.146      ; 3.484      ;
; -2.319 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.149      ; 3.477      ;
; -2.318 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.149      ; 3.476      ;
; -2.311 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.146      ; 3.466      ;
; -2.309 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.146      ; 3.464      ;
; -2.307 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; -0.035     ; 3.281      ;
; -2.307 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.174      ; 3.490      ;
; -2.306 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.179      ; 3.494      ;
; -2.306 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.174      ; 3.489      ;
; -2.305 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                         ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 1.000        ; 0.181      ; 3.495      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Hz'                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; -0.377 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; -0.100     ; 1.232      ;
; 0.381  ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.283      ; 0.911      ;
; 0.529  ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.285      ; 0.765      ;
; 0.560  ; eightBitRegister:PC|enARdFF_2:bit7|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.283      ; 0.732      ;
; 0.568  ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.283      ; 0.724      ;
; 0.579  ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.283      ; 0.713      ;
; 0.585  ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 1.000        ; 0.283      ; 0.707      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GClock'                                                                                                                           ;
+-------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.053 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.893      ;
; 0.101 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.845      ;
; 0.110 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.836      ;
; 0.117 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.829      ;
; 0.121 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.825      ;
; 0.132 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.814      ;
; 0.164 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.782      ;
; 0.169 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.777      ;
; 0.180 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.766      ;
; 0.180 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.766      ;
; 0.180 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.766      ;
; 0.180 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.766      ;
; 0.180 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.766      ;
; 0.195 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.751      ;
; 0.200 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.746      ;
; 0.254 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.692      ;
; 0.254 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.692      ;
; 0.254 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.692      ;
; 0.254 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.692      ;
; 0.400 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.546      ;
; 0.405 ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.541      ;
; 0.414 ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.532      ;
; 0.422 ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.524      ;
; 0.484 ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.462      ;
; 0.559 ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_10Hz_int ; GClock      ; 1.000        ; 1.061      ; 1.489      ;
; 0.566 ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 1.000        ; -0.041     ; 0.380      ;
+-------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                       ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.056 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.889      ;
; 0.065 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.880      ;
; 0.065 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.880      ;
; 0.065 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.880      ;
; 0.065 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.880      ;
; 0.065 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.880      ;
; 0.101 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.844      ;
; 0.120 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.825      ;
; 0.124 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.821      ;
; 0.131 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.814      ;
; 0.162 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.783      ;
; 0.169 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.776      ;
; 0.194 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.751      ;
; 0.199 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.746      ;
; 0.254 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.691      ;
; 0.254 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.691      ;
; 0.254 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.691      ;
; 0.254 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.691      ;
; 0.254 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.691      ;
; 0.288 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.657      ;
; 0.398 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.547      ;
; 0.405 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.540      ;
; 0.416 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.529      ;
; 0.490 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.455      ;
; 0.492 ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_10Hz_int ; CLOCK2_50   ; 1.000        ; -0.030     ; 0.455      ;
; 0.560 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 1.000        ; -0.042     ; 0.385      ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                        ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.057 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.888      ;
; 0.101 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.844      ;
; 0.111 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.834      ;
; 0.121 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.824      ;
; 0.125 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.820      ;
; 0.130 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.815      ;
; 0.162 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.783      ;
; 0.169 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.776      ;
; 0.173 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.772      ;
; 0.173 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.772      ;
; 0.173 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.772      ;
; 0.173 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.772      ;
; 0.194 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.751      ;
; 0.198 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.747      ;
; 0.249 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.696      ;
; 0.249 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.696      ;
; 0.249 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.696      ;
; 0.249 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.696      ;
; 0.249 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.696      ;
; 0.398 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.547      ;
; 0.405 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.540      ;
; 0.409 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.536      ;
; 0.417 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.528      ;
; 0.482 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.463      ;
; 0.496 ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_10Hz_int ; CLOCK_50    ; 1.000        ; -0.040     ; 0.441      ;
; 0.558 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 1.000        ; -0.042     ; 0.387      ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_10Khz_int'                                                                                                                        ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.186 ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_10Khz_int ; 0.500        ; 0.475      ; 0.901      ;
; 0.260 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.024     ; 0.723      ;
; 0.352 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.024     ; 0.631      ;
; 0.425 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.024     ; 0.558      ;
; 0.430 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.024     ; 0.553      ;
; 0.460 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.024     ; 0.523      ;
; 0.523 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.024     ; 0.460      ;
; 0.524 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.024     ; 0.459      ;
; 0.599 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.024     ; 0.384      ;
; 0.626 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; -0.022     ; 0.359      ;
; 0.764 ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_10Khz_int ; 1.000        ; 0.475      ; 0.823      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_1Mhz_int'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; 0.193 ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int ; 0.500        ; 0.391      ; 0.800      ;
; 0.257 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.023     ; 0.727      ;
; 0.351 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.023     ; 0.633      ;
; 0.424 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.023     ; 0.560      ;
; 0.435 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.023     ; 0.549      ;
; 0.463 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.023     ; 0.521      ;
; 0.525 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.023     ; 0.459      ;
; 0.530 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.023     ; 0.454      ;
; 0.600 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.023     ; 0.384      ;
; 0.626 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; -0.022     ; 0.359      ;
; 0.764 ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int ; 1.000        ; 0.391      ; 0.729      ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_100hz_int'                                                                                                                        ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.042     ; 0.730      ;
; 0.314 ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.042     ; 0.631      ;
; 0.322 ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int  ; clockDiv:clkDiv|clock_100hz_int ; 0.500        ; 1.616      ; 1.896      ;
; 0.386 ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.042     ; 0.559      ;
; 0.389 ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.042     ; 0.556      ;
; 0.419 ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.042     ; 0.526      ;
; 0.480 ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.042     ; 0.465      ;
; 0.483 ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.042     ; 0.462      ;
; 0.560 ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.042     ; 0.385      ;
; 0.586 ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 1.027 ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int  ; clockDiv:clkDiv|clock_100hz_int ; 1.000        ; 1.616      ; 1.691      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_100hz_int'                                                                                                                                       ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.216 ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.042     ; 0.729      ;
; 0.230 ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.500        ; 1.452      ; 1.814      ;
; 0.309 ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.042     ; 0.636      ;
; 0.384 ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.042     ; 0.561      ;
; 0.396 ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.042     ; 0.549      ;
; 0.423 ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.042     ; 0.522      ;
; 0.454 ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.042     ; 0.491      ;
; 0.484 ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.042     ; 0.461      ;
; 0.561 ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.042     ; 0.384      ;
; 0.586 ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.944 ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int ; 1.000        ; 1.452      ; 1.600      ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_10Khz_int'                                                                                                                                       ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.218 ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.043     ; 0.726      ;
; 0.316 ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.043     ; 0.628      ;
; 0.378 ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.500        ; 1.516      ; 1.730      ;
; 0.385 ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.043     ; 0.559      ;
; 0.395 ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.043     ; 0.549      ;
; 0.401 ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.043     ; 0.543      ;
; 0.483 ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.043     ; 0.461      ;
; 0.561 ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.043     ; 0.383      ;
; 0.561 ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.043     ; 0.383      ;
; 0.585 ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.043     ; 0.359      ;
; 0.585 ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.043     ; 0.359      ;
; 0.585 ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; -0.043     ; 0.359      ;
; 1.053 ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 1.000        ; 1.516      ; 1.555      ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_1Khz_int'                                                                                                                          ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; 0.219 ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int ; 0.500        ; 0.416      ; 0.799      ;
; 0.264 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.024     ; 0.719      ;
; 0.353 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.024     ; 0.630      ;
; 0.424 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.024     ; 0.559      ;
; 0.433 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.024     ; 0.550      ;
; 0.462 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.024     ; 0.521      ;
; 0.522 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.024     ; 0.461      ;
; 0.525 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.024     ; 0.458      ;
; 0.594 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.024     ; 0.389      ;
; 0.626 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; -0.022     ; 0.359      ;
; 0.794 ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int ; 1.000        ; 0.416      ; 0.724      ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_100Khz_int'                                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.221 ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.042     ; 0.724      ;
; 0.312 ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.042     ; 0.633      ;
; 0.375 ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.500        ; 1.547      ; 1.764      ;
; 0.387 ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.042     ; 0.558      ;
; 0.396 ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.042     ; 0.549      ;
; 0.424 ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.042     ; 0.521      ;
; 0.483 ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.042     ; 0.462      ;
; 0.490 ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.042     ; 0.455      ;
; 0.560 ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.042     ; 0.385      ;
; 0.586 ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 1.056 ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1.000        ; 1.547      ; 1.583      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_100hz_int'                                                                                                                                       ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.224 ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.043     ; 0.720      ;
; 0.320 ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.043     ; 0.624      ;
; 0.331 ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.500        ; 1.686      ; 1.947      ;
; 0.384 ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.043     ; 0.560      ;
; 0.394 ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.043     ; 0.550      ;
; 0.400 ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.043     ; 0.544      ;
; 0.481 ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.043     ; 0.463      ;
; 0.555 ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.043     ; 0.389      ;
; 0.555 ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.043     ; 0.389      ;
; 0.585 ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.043     ; 0.359      ;
; 0.585 ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.043     ; 0.359      ;
; 0.585 ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; -0.043     ; 0.359      ;
; 1.057 ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int ; 1.000        ; 1.686      ; 1.721      ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_10Khz_int'                                                                                                                                       ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.224 ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.042     ; 0.721      ;
; 0.314 ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.042     ; 0.631      ;
; 0.374 ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.500        ; 1.555      ; 1.773      ;
; 0.385 ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.042     ; 0.560      ;
; 0.399 ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.042     ; 0.546      ;
; 0.423 ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.042     ; 0.522      ;
; 0.486 ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.042     ; 0.459      ;
; 0.487 ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.042     ; 0.458      ;
; 0.559 ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.042     ; 0.386      ;
; 0.586 ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 1.049 ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 1.000        ; 1.555      ; 1.598      ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'                                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.224 ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.721      ;
; 0.317 ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.628      ;
; 0.387 ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.500        ; 1.478      ; 1.683      ;
; 0.389 ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.556      ;
; 0.395 ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.550      ;
; 0.424 ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.521      ;
; 0.484 ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.461      ;
; 0.488 ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.457      ;
; 0.560 ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.385      ;
; 0.586 ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; -0.042     ; 0.359      ;
; 1.066 ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 1.000        ; 1.478      ; 1.504      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_100Khz_int'                                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.226 ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.042     ; 0.719      ;
; 0.318 ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.042     ; 0.627      ;
; 0.374 ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.500        ; 1.603      ; 1.821      ;
; 0.390 ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.042     ; 0.555      ;
; 0.395 ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.042     ; 0.550      ;
; 0.424 ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.042     ; 0.521      ;
; 0.483 ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.042     ; 0.462      ;
; 0.489 ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.042     ; 0.456      ;
; 0.561 ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.042     ; 0.384      ;
; 0.586 ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 1.072 ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1.000        ; 1.603      ; 1.623      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'                                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.226 ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.720      ;
; 0.310 ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.500        ; 1.487      ; 1.769      ;
; 0.317 ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.629      ;
; 0.391 ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.555      ;
; 0.397 ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.549      ;
; 0.425 ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.521      ;
; 0.485 ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.461      ;
; 0.492 ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.454      ;
; 0.561 ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.385      ;
; 0.587 ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; -0.041     ; 0.359      ;
; 1.013 ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 1.000        ; 1.487      ; 1.566      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_1Khz_int'                                                                                                                                         ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.226 ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.041     ; 0.720      ;
; 0.308 ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.041     ; 0.638      ;
; 0.363 ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.500        ; 1.525      ; 1.754      ;
; 0.388 ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.041     ; 0.558      ;
; 0.397 ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.041     ; 0.549      ;
; 0.424 ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.041     ; 0.522      ;
; 0.485 ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.041     ; 0.461      ;
; 0.489 ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.041     ; 0.457      ;
; 0.557 ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.041     ; 0.389      ;
; 0.587 ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; -0.041     ; 0.359      ;
; 0.993 ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 1.000        ; 1.525      ; 1.624      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_100Khz_int'                                                                                                                           ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.227 ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.042     ; 0.718      ;
; 0.311 ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.042     ; 0.634      ;
; 0.371 ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int  ; clockDiv:clkDiv|clock_100Khz_int ; 0.500        ; 1.424      ; 1.655      ;
; 0.385 ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.042     ; 0.560      ;
; 0.396 ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.042     ; 0.549      ;
; 0.422 ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.042     ; 0.523      ;
; 0.482 ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.042     ; 0.463      ;
; 0.484 ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.042     ; 0.461      ;
; 0.561 ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.042     ; 0.384      ;
; 0.586 ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 1.039 ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int  ; clockDiv:clkDiv|clock_100Khz_int ; 1.000        ; 1.424      ; 1.487      ;
+-------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_1Khz_int'                                                                                                                                         ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.237 ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.042     ; 0.708      ;
; 0.322 ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.042     ; 0.623      ;
; 0.327 ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.500        ; 1.552      ; 1.817      ;
; 0.385 ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.042     ; 0.560      ;
; 0.401 ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.042     ; 0.544      ;
; 0.406 ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.042     ; 0.539      ;
; 0.556 ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.042     ; 0.389      ;
; 0.556 ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.042     ; 0.389      ;
; 0.556 ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.042     ; 0.389      ;
; 0.586 ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; -0.042     ; 0.359      ;
; 1.024 ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 1.000        ; 1.552      ; 1.620      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_2|clock_10Hz_int'                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.391 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.042     ; 0.554      ;
; 0.399 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.042     ; 0.546      ;
; 0.414 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.042     ; 0.531      ;
; 0.420 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.042     ; 0.525      ;
; 0.557 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.042     ; 0.388      ;
; 0.558 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.042     ; 0.387      ;
; 0.560 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.042     ; 0.385      ;
; 0.569 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.042     ; 0.376      ;
; 0.586 ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv_50_1|clock_10Hz_int'                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.394 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.042     ; 0.551      ;
; 0.398 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.042     ; 0.547      ;
; 0.409 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.042     ; 0.536      ;
; 0.420 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.042     ; 0.525      ;
; 0.557 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.042     ; 0.388      ;
; 0.560 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.042     ; 0.385      ;
; 0.561 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.042     ; 0.384      ;
; 0.565 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.042     ; 0.380      ;
; 0.586 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 1.000        ; -0.042     ; 0.359      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDiv:clkDiv|clock_10Hz_int'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.430 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.024     ; 0.553      ;
; 0.441 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.024     ; 0.542      ;
; 0.443 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.024     ; 0.540      ;
; 0.460 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.024     ; 0.523      ;
; 0.526 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.024     ; 0.457      ;
; 0.599 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.024     ; 0.384      ;
; 0.599 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.024     ; 0.384      ;
; 0.600 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.024     ; 0.383      ;
; 0.626 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 1.000        ; -0.022     ; 0.359      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'swapButton'                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.626 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_100Khz_int'                                                                                                                                            ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.383 ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 1.681      ; 1.507      ;
; 0.181  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.196  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.265  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.042      ; 0.391      ;
; 0.270  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.042      ; 0.396      ;
; 0.298  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.302  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; -0.500       ; 1.681      ; 1.692      ;
; 0.305  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.042      ; 0.431      ;
; 0.348  ; clockDiv:clkDiv_50_1|count_10Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.042      ; 0.474      ;
; 0.409  ; clockDiv:clkDiv_50_1|count_10Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.042      ; 0.535      ;
; 0.477  ; clockDiv:clkDiv_50_1|count_10Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 0.000        ; 0.042      ; 0.603      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_100hz_int'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.377 ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 1.767      ; 1.599      ;
; 0.180  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.187  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.043      ; 0.314      ;
; 0.198  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.043      ; 0.325      ;
; 0.198  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.043      ; 0.325      ;
; 0.266  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.043      ; 0.393      ;
; 0.303  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.043      ; 0.430      ;
; 0.333  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.043      ; 0.460      ;
; 0.337  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int ; -0.500       ; 1.767      ; 1.813      ;
; 0.349  ; clockDiv:clkDiv_50_2|count_10hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.043      ; 0.476      ;
; 0.402  ; clockDiv:clkDiv_50_2|count_10hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.043      ; 0.529      ;
; 0.476  ; clockDiv:clkDiv_50_2|count_10hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; 0.000        ; 0.043      ; 0.603      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.367 ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 1.550      ; 1.392      ;
; 0.181  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.196  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.266  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.392      ;
; 0.270  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.396      ;
; 0.298  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.301  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; -0.500       ; 1.550      ; 1.560      ;
; 0.305  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.431      ;
; 0.348  ; clockDiv:clkDiv_50_2|count_100Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.474      ;
; 0.409  ; clockDiv:clkDiv_50_2|count_100Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.535      ;
; 0.479  ; clockDiv:clkDiv_50_2|count_100Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; 0.000        ; 0.042      ; 0.605      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_100Khz_int'                                                                                                                                            ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.364 ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 1.623      ; 1.468      ;
; 0.181  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.196  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.265  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.042      ; 0.391      ;
; 0.268  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.042      ; 0.394      ;
; 0.298  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.303  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.042      ; 0.429      ;
; 0.306  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; -0.500       ; 1.623      ; 1.638      ;
; 0.349  ; clockDiv:clkDiv_50_2|count_10Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.042      ; 0.475      ;
; 0.413  ; clockDiv:clkDiv_50_2|count_10Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.042      ; 0.539      ;
; 0.481  ; clockDiv:clkDiv_50_2|count_10Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 0.000        ; 0.042      ; 0.607      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_10Khz_int'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.359 ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 1.591      ; 1.441      ;
; 0.180  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.187  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.043      ; 0.314      ;
; 0.194  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.043      ; 0.321      ;
; 0.194  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.043      ; 0.321      ;
; 0.265  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.043      ; 0.392      ;
; 0.302  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.043      ; 0.429      ;
; 0.304  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; -0.500       ; 1.591      ; 1.604      ;
; 0.333  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.043      ; 0.460      ;
; 0.349  ; clockDiv:clkDiv_50_1|count_1Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.043      ; 0.476      ;
; 0.405  ; clockDiv:clkDiv_50_1|count_1Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.043      ; 0.532      ;
; 0.481  ; clockDiv:clkDiv_50_1|count_1Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; clockDiv:clkDiv_50_1|clock_10Khz_int ; 0.000        ; 0.043      ; 0.608      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_10Khz_int'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.355 ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 1.630      ; 1.484      ;
; 0.181  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.197  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.042      ; 0.323      ;
; 0.267  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.042      ; 0.393      ;
; 0.270  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.042      ; 0.396      ;
; 0.296  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.042      ; 0.422      ;
; 0.306  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.042      ; 0.432      ;
; 0.311  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; -0.500       ; 1.630      ; 1.650      ;
; 0.351  ; clockDiv:clkDiv_50_2|count_1Khz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.042      ; 0.477      ;
; 0.412  ; clockDiv:clkDiv_50_2|count_1Khz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.042      ; 0.538      ;
; 0.481  ; clockDiv:clkDiv_50_2|count_1Khz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; clockDiv:clkDiv_50_2|clock_10Khz_int ; 0.000        ; 0.042      ; 0.607      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Khz_int'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.330 ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 1.627      ; 1.506      ;
; 0.181  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.199  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.042      ; 0.325      ;
; 0.298  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.335  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.042      ; 0.461      ;
; 0.350  ; clockDiv:clkDiv_50_1|count_100hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.042      ; 0.476      ;
; 0.356  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int ; -0.500       ; 1.627      ; 1.692      ;
; 0.402  ; clockDiv:clkDiv_50_1|count_100hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.042      ; 0.528      ;
; 0.469  ; clockDiv:clkDiv_50_1|count_100hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_1Khz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; 0.000        ; 0.042      ; 0.595      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_100hz_int'                                                                                                                          ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.322 ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int  ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 1.694      ; 1.571      ;
; 0.181  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.196  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.269  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.042      ; 0.395      ;
; 0.273  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.042      ; 0.399      ;
; 0.299  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.308  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.042      ; 0.434      ;
; 0.349  ; clockDiv:clkDiv|count_10hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.042      ; 0.475      ;
; 0.371  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int  ; clockDiv:clkDiv|clock_100hz_int ; -0.500       ; 1.694      ; 1.764      ;
; 0.412  ; clockDiv:clkDiv|count_10hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.042      ; 0.538      ;
; 0.485  ; clockDiv:clkDiv|count_10hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; 0.000        ; 0.042      ; 0.611      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Khz_int'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.321 ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 1.599      ; 1.487      ;
; 0.182  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.189  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.200  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.041      ; 0.325      ;
; 0.265  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.041      ; 0.390      ;
; 0.272  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.041      ; 0.397      ;
; 0.298  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.041      ; 0.423      ;
; 0.309  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.041      ; 0.434      ;
; 0.333  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int ; -0.500       ; 1.599      ; 1.641      ;
; 0.350  ; clockDiv:clkDiv_50_2|count_100hz[1]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.041      ; 0.475      ;
; 0.417  ; clockDiv:clkDiv_50_2|count_100hz[0]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.041      ; 0.542      ;
; 0.493  ; clockDiv:clkDiv_50_2|count_100hz[2]  ; clockDiv:clkDiv_50_2|clock_100hz_int ; clockDiv:clkDiv_50_2|clock_1Khz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; 0.000        ; 0.041      ; 0.618      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_100Khz_int'                                                                                                                             ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.317 ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int  ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 1.495      ; 1.377      ;
; 0.181  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.195  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.042      ; 0.321      ;
; 0.266  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.042      ; 0.392      ;
; 0.272  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.042      ; 0.398      ;
; 0.299  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.308  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.042      ; 0.434      ;
; 0.342  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int  ; clockDiv:clkDiv|clock_100Khz_int ; -0.500       ; 1.495      ; 1.536      ;
; 0.350  ; clockDiv:clkDiv|count_10Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.042      ; 0.476      ;
; 0.413  ; clockDiv:clkDiv|count_10Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.042      ; 0.539      ;
; 0.478  ; clockDiv:clkDiv|count_10Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; 0.000        ; 0.042      ; 0.604      ;
+--------+---------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.316 ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 1.559      ; 1.452      ;
; 0.182  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.189  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.197  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.322      ;
; 0.267  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.392      ;
; 0.268  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.393      ;
; 0.299  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.424      ;
; 0.305  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.430      ;
; 0.349  ; clockDiv:clkDiv_50_1|count_100Khz[1]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.474      ;
; 0.375  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; -0.500       ; 1.559      ; 1.643      ;
; 0.412  ; clockDiv:clkDiv_50_1|count_100Khz[2]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.537      ;
; 0.480  ; clockDiv:clkDiv_50_1|count_100Khz[0]  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; 0.000        ; 0.041      ; 0.605      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_100hz_int'                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.248 ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 1.523      ; 1.484      ;
; 0.181  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.196  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.267  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.042      ; 0.393      ;
; 0.295  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.042      ; 0.421      ;
; 0.298  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.303  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.042      ; 0.429      ;
; 0.352  ; clockDiv:clkDiv_50_1|count_10hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.042      ; 0.478      ;
; 0.415  ; clockDiv:clkDiv_50_1|count_10hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.042      ; 0.541      ;
; 0.453  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int ; -0.500       ; 1.523      ; 1.685      ;
; 0.484  ; clockDiv:clkDiv_50_1|count_10hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; clockDiv:clkDiv_50_1|clock_100hz_int ; 0.000        ; 0.042      ; 0.610      ;
+--------+-------------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GClock'                                                                                                                             ;
+--------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.035 ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_10Hz_int ; GClock      ; 0.000        ; 1.153      ; 1.222      ;
; 0.194  ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.319      ;
; 0.258  ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.383      ;
; 0.290  ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.415      ;
; 0.295  ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.420      ;
; 0.299  ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.424      ;
; 0.300  ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|clock_1Mhz_int ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.425      ;
; 0.302  ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.427      ;
; 0.439  ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.564      ;
; 0.448  ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.573      ;
; 0.449  ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.574      ;
; 0.452  ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.577      ;
; 0.453  ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.578      ;
; 0.456  ; clockDiv:clkDiv|count_1Mhz[2] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.581      ;
; 0.502  ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.627      ;
; 0.505  ; clockDiv:clkDiv|count_1Mhz[1] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.630      ;
; 0.509  ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.634      ;
; 0.509  ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.634      ;
; 0.509  ; clockDiv:clkDiv|count_1Mhz[3] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.634      ;
; 0.515  ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.640      ;
; 0.518  ; clockDiv:clkDiv|count_1Mhz[0] ; clockDiv:clkDiv|count_1Mhz[4]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.643      ;
; 0.569  ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[0]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.694      ;
; 0.569  ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[1]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.694      ;
; 0.569  ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[3]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.694      ;
; 0.569  ; clockDiv:clkDiv|count_1Mhz[4] ; clockDiv:clkDiv|count_1Mhz[2]  ; GClock                         ; GClock      ; 0.000        ; 0.041      ; 0.694      ;
+--------+-------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_1Khz_int'                                                                                                                           ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; 0.003 ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.444      ; 0.646      ;
; 0.201 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.022      ; 0.314      ;
; 0.217 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.024      ; 0.325      ;
; 0.280 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.024      ; 0.388      ;
; 0.291 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.024      ; 0.399      ;
; 0.313 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.024      ; 0.421      ;
; 0.327 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.024      ; 0.435      ;
; 0.368 ; clockDiv:clkDiv|count_100hz[1]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.024      ; 0.476      ;
; 0.429 ; clockDiv:clkDiv|count_100hz[2]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.024      ; 0.537      ;
; 0.498 ; clockDiv:clkDiv|count_100hz[0]  ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_1Khz_int ; 0.000        ; 0.024      ; 0.606      ;
; 0.572 ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_100hz_int ; clockDiv:clkDiv|clock_1Khz_int ; -0.500       ; 0.444      ; 0.715      ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_1Mhz_int'                                                                                                                              ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+
; 0.030 ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.418      ; 0.647      ;
; 0.201 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.022      ; 0.314      ;
; 0.214 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.023      ; 0.321      ;
; 0.284 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.023      ; 0.391      ;
; 0.285 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.023      ; 0.392      ;
; 0.316 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.023      ; 0.423      ;
; 0.322 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.023      ; 0.429      ;
; 0.369 ; clockDiv:clkDiv|count_100Khz[1]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.023      ; 0.476      ;
; 0.432 ; clockDiv:clkDiv|count_100Khz[2]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.023      ; 0.539      ;
; 0.501 ; clockDiv:clkDiv|count_100Khz[0]  ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int   ; clockDiv:clkDiv|clock_1Mhz_int ; 0.000        ; 0.023      ; 0.608      ;
; 0.595 ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_100Khz_int ; clockDiv:clkDiv|clock_1Mhz_int ; -0.500       ; 0.418      ; 0.712      ;
+-------+----------------------------------+----------------------------------+----------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_1Hz'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.038 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.433      ; 0.595      ;
; 0.042 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.433      ; 0.599      ;
; 0.055 ; eightBitRegister:PC|enARdFF_2:bit7|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.433      ; 0.612      ;
; 0.056 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.433      ; 0.613      ;
; 0.086 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.436      ; 0.646      ;
; 0.207 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                                               ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.433      ; 0.764      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
; 0.996 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_1|clock_1Hz ; 0.000        ; 0.065      ; 1.151      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_10Khz_int'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.044 ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.505      ; 0.738      ;
; 0.201 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.022      ; 0.314      ;
; 0.214 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.024      ; 0.322      ;
; 0.282 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.024      ; 0.390      ;
; 0.288 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.024      ; 0.396      ;
; 0.315 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.024      ; 0.423      ;
; 0.325 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.024      ; 0.433      ;
; 0.366 ; clockDiv:clkDiv|count_1Khz[1]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.024      ; 0.474      ;
; 0.429 ; clockDiv:clkDiv|count_1Khz[2]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.024      ; 0.537      ;
; 0.497 ; clockDiv:clkDiv|count_1Khz[0]  ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; clockDiv:clkDiv|clock_10Khz_int ; 0.000        ; 0.024      ; 0.605      ;
; 0.614 ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int ; clockDiv:clkDiv|clock_1Khz_int  ; clockDiv:clkDiv|clock_10Khz_int ; -0.500       ; 0.505      ; 0.808      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                        ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.165 ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_10Hz_int ; CLOCK2_50   ; 0.000        ; 0.105      ; 0.384      ;
; 0.195 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.322      ;
; 0.253 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.379      ;
; 0.288 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.414      ;
; 0.295 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.421      ;
; 0.299 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.301 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.423 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.549      ;
; 0.437 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.563      ;
; 0.448 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.574      ;
; 0.451 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.577      ;
; 0.453 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.579      ;
; 0.456 ; clockDiv:clkDiv_50_2|count_1Mhz[2] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.582      ;
; 0.500 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.626      ;
; 0.503 ; clockDiv:clkDiv_50_2|count_1Mhz[1] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.629      ;
; 0.507 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.633      ;
; 0.507 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.633      ;
; 0.507 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.633      ;
; 0.507 ; clockDiv:clkDiv_50_2|count_1Mhz[4] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.633      ;
; 0.514 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.640      ;
; 0.517 ; clockDiv:clkDiv_50_2|count_1Mhz[0] ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.643      ;
; 0.669 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.795      ;
; 0.669 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.795      ;
; 0.669 ; clockDiv:clkDiv_50_2|count_1Mhz[3] ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ; CLOCK2_50                           ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.795      ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.181 ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_1Hz      ; clockDiv:clkDiv_50_1|clock_10Hz_int ; CLOCK_50    ; 0.000        ; 0.095      ; 0.390      ;
; 0.193 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.319      ;
; 0.197 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.323      ;
; 0.258 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.384      ;
; 0.288 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.295 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.422      ;
; 0.301 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.316 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.442      ;
; 0.437 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.563      ;
; 0.445 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.571      ;
; 0.448 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.451 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.453 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.456 ; clockDiv:clkDiv_50_1|count_1Mhz[2] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.582      ;
; 0.500 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.626      ;
; 0.503 ; clockDiv:clkDiv_50_1|count_1Mhz[1] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.629      ;
; 0.511 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; clockDiv:clkDiv_50_1|count_1Mhz[4] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.514 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.517 ; clockDiv:clkDiv_50_1|count_1Mhz[0] ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.572 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.698      ;
; 0.572 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.698      ;
; 0.572 ; clockDiv:clkDiv_50_1|count_1Mhz[3] ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ; CLOCK_50                            ; CLOCK_50    ; 0.000        ; 0.042      ; 0.698      ;
+-------+------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_1|clock_10Hz_int'                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.181 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.195 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.198 ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.042      ; 0.324      ;
; 0.200 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.042      ; 0.326      ;
; 0.298 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[0]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.300 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.320 ; clockDiv:clkDiv_50_1|count_1hz[1]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.042      ; 0.446      ;
; 0.328 ; clockDiv:clkDiv_50_1|count_1hz[2]  ; clockDiv:clkDiv_50_1|clock_1Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; clockDiv:clkDiv_50_1|clock_10Hz_int ; 0.000        ; 0.042      ; 0.454      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_10Hz_int'                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.181 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.196 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.042      ; 0.323      ;
; 0.199 ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.042      ; 0.325      ;
; 0.298 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|count_1hz[0]  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.322 ; clockDiv:clkDiv_50_2|count_1hz[1]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.042      ; 0.448      ;
; 0.326 ; clockDiv:clkDiv_50_2|count_1hz[2]  ; clockDiv:clkDiv_50_2|clock_1Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; clockDiv:clkDiv_50_2|clock_10Hz_int ; 0.000        ; 0.042      ; 0.452      ;
+-------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_1Hz'                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                ; Launch Clock                   ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+
; 0.184 ; eightBitRegister:PC|enARdFF_2:bit2|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.039      ; 0.307      ;
; 0.563 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.040      ; 0.687      ;
; 0.567 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.143     ; 0.528      ;
; 0.630 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.142     ; 0.592      ;
; 0.694 ; eightBitRegister:PC|enARdFF_2:bit6|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.042      ; 0.820      ;
; 0.728 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.150     ; 0.682      ;
; 0.760 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.133     ; 0.731      ;
; 0.774 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.147     ; 0.731      ;
; 0.805 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.139     ; 0.770      ;
; 0.805 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.139     ; 0.770      ;
; 0.832 ; eightBitRegister:PC|enARdFF_2:bit7|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.039      ; 0.955      ;
; 0.852 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]  ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.266     ; 0.690      ;
; 0.860 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.039      ; 0.983      ;
; 0.864 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.037      ; 0.985      ;
; 0.873 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]  ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.266     ; 0.711      ;
; 0.873 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.143     ; 0.834      ;
; 0.890 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.039      ; 1.013      ;
; 0.904 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.067      ; 1.075      ;
; 0.911 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.037      ; 1.032      ;
; 0.916 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.271     ; 0.749      ;
; 0.924 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.133     ; 0.895      ;
; 0.931 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.150     ; 0.885      ;
; 0.945 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.149     ; 0.900      ;
; 0.946 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.149     ; 0.901      ;
; 0.951 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.150     ; 0.905      ;
; 0.961 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.139     ; 0.926      ;
; 0.962 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.139     ; 0.927      ;
; 0.965 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.039      ; 1.088      ;
; 0.971 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.150     ; 0.925      ;
; 0.976 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.266     ; 0.814      ;
; 0.993 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.039      ; 1.116      ;
; 1.023 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.040      ; 1.147      ;
; 1.023 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.147     ; 0.980      ;
; 1.034 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.146     ; 0.992      ;
; 1.038 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.146     ; 0.996      ;
; 1.039 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.142     ; 1.001      ;
; 1.040 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.039      ; 1.163      ;
; 1.042 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.267     ; 0.879      ;
; 1.047 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.266     ; 0.885      ;
; 1.048 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.266     ; 0.886      ;
; 1.049 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.266     ; 0.887      ;
; 1.050 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.266     ; 0.888      ;
; 1.051 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.266     ; 0.889      ;
; 1.058 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.271     ; 0.891      ;
; 1.061 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.149     ; 1.016      ;
; 1.061 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.149     ; 1.016      ;
; 1.082 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.133     ; 1.053      ;
; 1.083 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.133     ; 1.054      ;
; 1.083 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.149     ; 1.038      ;
; 1.083 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.149     ; 1.038      ;
; 1.083 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.146     ; 1.041      ;
; 1.085 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.147     ; 1.042      ;
; 1.087 ; eightBitRegister:PC|enARdFF_2:bit3|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.039      ; 1.210      ;
; 1.087 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.146     ; 1.045      ;
; 1.093 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.147     ; 1.050      ;
; 1.094 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.147     ; 1.051      ;
; 1.100 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]  ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.266     ; 0.938      ;
; 1.101 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.125     ; 1.080      ;
; 1.102 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.125     ; 1.081      ;
; 1.103 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.133     ; 1.074      ;
; 1.104 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.133     ; 1.075      ;
; 1.104 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.146     ; 1.062      ;
; 1.106 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.146     ; 1.064      ;
; 1.108 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.146     ; 1.066      ;
; 1.110 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.146     ; 1.068      ;
; 1.121 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.146     ; 1.079      ;
; 1.124 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.057     ; 1.171      ;
; 1.134 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.151     ; 1.087      ;
; 1.136 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.151     ; 1.089      ;
; 1.137 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.151     ; 1.090      ;
; 1.143 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.270     ; 0.977      ;
; 1.145 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.270     ; 0.979      ;
; 1.151 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.274     ; 0.981      ;
; 1.157 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.147     ; 1.114      ;
; 1.161 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.147     ; 1.118      ;
; 1.162 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.040      ; 1.286      ;
; 1.165 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.273     ; 0.996      ;
; 1.166 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.273     ; 0.997      ;
; 1.168 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.136     ; 1.136      ;
; 1.168 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.136     ; 1.136      ;
; 1.170 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.039      ; 1.293      ;
; 1.176 ; eightBitRegister:PC|enARdFF_2:bit5|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.037      ; 1.297      ;
; 1.183 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.142     ; 1.145      ;
; 1.185 ; eightBitRegister:PC|enARdFF_2:bit4|int_q                                                       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.039      ; 1.308      ;
; 1.188 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]         ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.147     ; 1.145      ;
; 1.200 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.149     ; 1.155      ;
; 1.202 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.149     ; 1.157      ;
; 1.205 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]  ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.268     ; 1.041      ;
; 1.212 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.257     ; 1.059      ;
; 1.213 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28] ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.268     ; 1.049      ;
; 1.214 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.146     ; 1.172      ;
; 1.223 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.271     ; 1.056      ;
; 1.227 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.139     ; 1.192      ;
; 1.227 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.139     ; 1.192      ;
; 1.227 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]         ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.146     ; 1.185      ;
; 1.228 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29] ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.271     ; 1.061      ;
; 1.233 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                         ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; 0.044      ; 1.361      ;
; 1.236 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]  ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.266     ; 1.074      ;
; 1.237 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]         ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.147     ; 1.194      ;
; 1.239 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]         ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv|clock_1Hz ; 0.000        ; -0.139     ; 1.204      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv_50_2|clock_1Hz'                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.195 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.319      ; 0.638      ;
; 0.346 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.319      ; 0.789      ;
; 0.359 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.322      ; 0.805      ;
; 0.396 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.322      ; 0.842      ;
; 0.427 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.318      ; 0.869      ;
; 0.430 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.318      ; 0.872      ;
; 0.460 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 0.910      ;
; 0.467 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 0.917      ;
; 0.499 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.322      ; 0.945      ;
; 0.515 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.318      ; 0.957      ;
; 0.535 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.322      ; 0.981      ;
; 0.537 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.313      ; 0.974      ;
; 0.544 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.313      ; 0.981      ;
; 0.557 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.313      ; 0.994      ;
; 0.609 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.318      ; 1.051      ;
; 0.625 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.075      ;
; 0.645 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.313      ; 1.082      ;
; 0.678 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.329      ; 1.131      ;
; 0.680 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.130      ;
; 0.702 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.152      ;
; 0.735 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.329      ; 1.188      ;
; 0.737 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.329      ; 1.190      ;
; 0.743 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.193      ;
; 0.751 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.328      ; 1.203      ;
; 0.753 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.313      ; 1.190      ;
; 0.755 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.205      ;
; 0.783 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.313      ; 1.220      ;
; 0.787 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.328      ; 1.239      ;
; 0.790 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.240      ;
; 0.795 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.329      ; 1.248      ;
; 0.801 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.251      ;
; 0.804 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.318      ; 1.246      ;
; 0.806 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.329      ; 1.259      ;
; 0.828 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.278      ;
; 0.841 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.330      ; 1.295      ;
; 0.845 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.295      ;
; 0.849 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.299      ;
; 0.857 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.315      ; 1.296      ;
; 0.857 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.307      ;
; 0.863 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.320      ; 1.307      ;
; 0.867 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.318      ; 1.309      ;
; 0.869 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.319      ;
; 0.893 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.121      ; 1.138      ;
; 0.899 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.328      ; 1.351      ;
; 0.905 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.279      ; 1.308      ;
; 0.915 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.328      ; 1.367      ;
; 0.921 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.371      ;
; 0.922 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.330      ; 1.376      ;
; 0.927 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.328      ; 1.379      ;
; 0.928 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; -0.012     ; 1.040      ;
; 0.936 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.315      ; 1.375      ;
; 0.940 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.390      ;
; 0.943 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.316      ; 1.383      ;
; 0.950 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.328      ; 1.402      ;
; 0.961 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.327      ; 1.412      ;
; 0.973 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.423      ;
; 0.975 ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                  ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv_50_1|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; -0.012     ; 1.087      ;
; 0.985 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.275      ; 1.384      ;
; 0.994 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.328      ; 1.446      ;
; 0.997 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.328      ; 1.449      ;
; 1.002 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.320      ; 1.446      ;
; 1.003 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.286      ; 1.413      ;
; 1.014 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.304      ; 1.442      ;
; 1.014 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.464      ;
; 1.014 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.317      ; 1.455      ;
; 1.016 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.466      ;
; 1.026 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.328      ; 1.478      ;
; 1.032 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.330      ; 1.486      ;
; 1.042 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]                          ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.037      ; 1.169      ;
; 1.042 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]                          ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.037      ; 1.169      ;
; 1.042 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]                          ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.037      ; 1.169      ;
; 1.042 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]                          ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.037      ; 1.169      ;
; 1.042 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]                          ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.037      ; 1.169      ;
; 1.042 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]                          ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.037      ; 1.169      ;
; 1.042 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]                          ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.037      ; 1.169      ;
; 1.042 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]                          ; clockDiv:clkDiv_50_2|clock_1Hz ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.037      ; 1.169      ;
; 1.043 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.322      ; 1.489      ;
; 1.044 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.279      ; 1.447      ;
; 1.048 ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.498      ;
; 1.050 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.316      ; 1.490      ;
; 1.055 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.328      ; 1.507      ;
; 1.056 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.263      ; 1.443      ;
; 1.056 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.276      ; 1.456      ;
; 1.071 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.327      ; 1.522      ;
; 1.073 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.324      ; 1.521      ;
; 1.077 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.324      ; 1.525      ;
; 1.079 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.529      ;
; 1.092 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.275      ; 1.491      ;
; 1.094 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.316      ; 1.534      ;
; 1.103 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.318      ; 1.545      ;
; 1.105 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.327      ; 1.556      ;
; 1.107 ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.557      ;
; 1.109 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.320      ; 1.553      ;
; 1.112 ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.306      ; 1.542      ;
; 1.113 ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.286      ; 1.523      ;
; 1.115 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.283      ; 1.522      ;
; 1.116 ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.326      ; 1.566      ;
; 1.119 ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.283      ; 1.526      ;
; 1.131 ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.306      ; 1.561      ;
; 1.135 ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q                                          ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ; clockDiv:clkDiv|clock_1Hz      ; clockDiv:clkDiv_50_2|clock_1Hz ; 0.000        ; 0.324      ; 1.583      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDiv:clkDiv|clock_10Hz_int'                                                                                                                      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.201 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.022      ; 0.314      ;
; 0.214 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.024      ; 0.322      ;
; 0.214 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.024      ; 0.322      ;
; 0.214 ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.024      ; 0.322      ;
; 0.288 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.024      ; 0.396      ;
; 0.317 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[0]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.024      ; 0.425      ;
; 0.338 ; clockDiv:clkDiv|count_1hz[1]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.024      ; 0.446      ;
; 0.348 ; clockDiv:clkDiv|count_1hz[2]  ; clockDiv:clkDiv|clock_1Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; clockDiv:clkDiv|clock_10Hz_int ; 0.000        ; 0.024      ; 0.456      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'swapButton'                                                                                                             ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.208 ; DispController:displayOutput|swap ; DispController:displayOutput|swap ; swapButton   ; swapButton  ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                               ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Mhz_int ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[4]  ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Mhz_int ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[0]  ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[1]  ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[2]  ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[3]  ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[4]  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|clock_1Hz|clk           ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|clock_1Mhz_int|clk      ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[0]|clk       ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[1]|clk       ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[2]|clk       ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[3]|clk       ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; clkDiv|count_1Mhz[4]|clk       ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                 ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]   ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                 ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|clock_1Mhz_int ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[0]  ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[1]  ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[2]  ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[3]  ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; clockDiv:clkDiv|count_1Mhz[4]  ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]   ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|outclk     ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|o                 ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|clock_1Hz|clk           ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|clock_1Mhz_int|clk      ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[0]|clk       ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[1]|clk       ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[2]|clk       ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[3]|clk       ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; clkDiv|count_1Mhz[4]|clk       ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK2_50 ; Rise       ; CLOCK2_50                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz      ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                   ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|clock_1Mhz_int|clk      ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[0]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[1]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[2]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[3]|clk       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[4]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; clkDiv_50_2|clock_1Hz|clk           ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|inclk[0]     ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz      ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[0]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[1]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[2]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[3]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clockDiv:clkDiv_50_2|count_1Mhz[4]  ;
; 0.865  ; 0.865        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|inclk[0]     ;
; 0.865  ; 0.865        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~inputclkctrl|outclk       ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|clock_1Hz|clk           ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|clock_1Mhz_int|clk      ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[0]|clk       ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[1]|clk       ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[2]|clk       ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[3]|clk       ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; clkDiv_50_2|count_1Mhz[4]|clk       ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz      ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                    ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|clock_1Hz|clk           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|clock_1Mhz_int|clk      ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[0]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[1]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[2]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[3]|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[4]|clk       ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]      ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                    ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz      ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[0]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[1]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[2]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[3]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv:clkDiv_50_1|count_1Mhz[4]  ;
; 0.865  ; 0.865        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]      ;
; 0.865  ; 0.865        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk        ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|clock_1Hz|clk           ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|clock_1Mhz_int|clk      ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[0]|clk       ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[1]|clk       ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[2]|clk       ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[3]|clk       ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkDiv_50_1|count_1Mhz[4]|clk       ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'swapButton'                                                                  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; swapButton ; Rise       ; swapButton                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width  ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; displayOutput|swap|clk            ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|o                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; swapButton ; Rise       ; swapButton~input|i                ;
; 0.686  ; 0.902        ; 0.216          ; High Pulse Width ; swapButton ; Rise       ; DispController:displayOutput|swap ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; swapButton~input|o                ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; swapButton ; Rise       ; displayOutput|swap|clk            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Hz'                                                                                                      ;
+--------+--------------+----------------+-----------------+---------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                     ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+-----------------+---------------------------+------------+------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit5|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit6|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit7|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit5|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit6|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit7|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit5|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit7|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit5|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit5|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit6|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit7|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit5|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit6|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit7|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit5|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit6|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit7|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit1|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit2|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit3|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit5|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit6|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit7|int_q ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit3|int_q ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit4|int_q ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register6|enARdFF_2:bit4|int_q ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit4|int_q ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit4|int_q ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit4|int_q ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit4|int_q ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register5|enARdFF_2:bit4|int_q ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register7|enARdFF_2:bit4|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit2|int_q                               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit3|int_q                               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit4|int_q                               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit5|int_q                               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit6|int_q                               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; eightBitRegister:PC|enARdFF_2:bit7|int_q                               ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit0|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register0|enARdFF_2:bit2|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit0|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register1|enARdFF_2:bit2|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit0|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit2|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register2|enARdFF_2:bit6|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit0|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit1|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit2|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit3|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit6|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register3|enARdFF_2:bit7|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit0|int_q ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; clockDiv:clkDiv|clock_1Hz ; Rise       ; registerFile:registers|eightBitRegister:register4|enARdFF_2:bit1|int_q ;
+--------+--------------+----------------+-----------------+---------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Hz'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.207  ; 0.437        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[0]                          ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[10]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[11]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[12]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[13]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[14]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[15]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[16]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[17]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[18]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[19]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[1]                          ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[20]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[21]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[22]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[23]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[24]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[25]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[26]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[27]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[28]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[29]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[2]                          ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[30]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[31]                         ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[3]                          ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[4]                          ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[5]                          ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[6]                          ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[7]                          ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[8]                          ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|q_a[9]                          ;
; 0.331  ; 0.561        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; lpm_rom1:instructionMem|altsyncram:altsyncram_component|altsyncram_fr91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Hz ; Rise       ; instructionMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Hz'                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.216  ; 0.446        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.216  ; 0.446        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]                          ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]                          ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]                          ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]                          ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]                          ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]                          ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]                          ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]                          ;
; 0.217  ; 0.447        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.218  ; 0.448        ; 0.230          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.316  ; 0.546        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[0]                          ;
; 0.316  ; 0.546        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[1]                          ;
; 0.316  ; 0.546        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[2]                          ;
; 0.316  ; 0.546        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[3]                          ;
; 0.316  ; 0.546        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[4]                          ;
; 0.316  ; 0.546        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[5]                          ;
; 0.316  ; 0.546        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[6]                          ;
; 0.316  ; 0.546        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|q_b[7]                          ;
; 0.317  ; 0.547        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.322  ; 0.552        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.322  ; 0.552        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.322  ; 0.552        ; 0.230          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; lpm_ram2:dataMem|altsyncram:altsyncram_component|altsyncram_map1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz~clkctrl|inclk[0]                                                                          ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz~clkctrl|outclk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz|q                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz|q                                                                                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz~clkctrl|inclk[0]                                                                          ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; clkDiv_50_2|clock_1Hz~clkctrl|outclk                                                                            ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Hz ; Rise       ; dataMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_100Khz_int'                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Khz_int          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[2]           ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Khz_int          ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[0]           ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[1]           ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[2]           ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Khz_int          ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[0]           ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[1]           ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10Khz[2]           ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int|clk               ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[0]|clk                ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[1]|clk                ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[2]|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int|q                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int~clkctrl|outclk   ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int|clk               ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[0]|clk                ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[1]|clk                ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100Khz_int ; Rise       ; clkDiv_50_1|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_100hz_int'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Hz_int          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[2]           ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Hz_int          ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[0]           ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[1]           ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[2]           ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_10Hz_int          ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[0]           ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[1]           ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_10hz[2]           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int|clk               ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[0]|clk                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[1]|clk                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[2]|clk                ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int~clkctrl|inclk[0] ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int|q                ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int~clkctrl|inclk[0] ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_100hz_int~clkctrl|outclk   ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int|clk               ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[0]|clk                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[1]|clk                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_100hz_int ; Rise       ; clkDiv_50_1|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_10Hz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz_int          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[2]           ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz_int          ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[0]           ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[1]           ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[2]           ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz_int          ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[0]           ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[1]           ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1hz[2]           ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_1Hz_int|clk               ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[0]|clk                ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[1]|clk                ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[2]|clk                ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int|q                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_10Hz_int~clkctrl|outclk   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|clock_1Hz_int|clk               ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[0]|clk                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[1]|clk                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Hz_int ; Rise       ; clkDiv_50_1|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_10Khz_int'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Khz_int          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[2]           ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Khz_int          ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[0]           ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[1]           ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[2]           ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_1Khz_int          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[0]           ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[1]           ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_1Khz[2]           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int|clk               ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[0]|clk                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[1]|clk                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[2]|clk                ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int|q                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_10Khz_int~clkctrl|outclk   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int|clk               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[0]|clk                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[1]|clk                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_10Khz_int ; Rise       ; clkDiv_50_1|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Khz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100hz_int        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[2]         ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100hz_int        ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[0]         ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[1]         ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[2]         ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100hz_int        ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[0]         ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[1]         ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100hz[2]         ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_100hz_int|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[0]|clk              ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[1]|clk              ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[2]|clk              ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int|q                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_1Khz_int~clkctrl|outclk   ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|clock_100hz_int|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[0]|clk              ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[1]|clk              ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Khz_int ; Rise       ; clkDiv_50_1|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_1|clock_1Mhz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100Khz_int       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[2]        ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100Khz_int       ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[0]        ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[1]        ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[2]        ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|clock_100Khz_int       ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[0]        ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[1]        ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_1|count_100Khz[2]        ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int|clk            ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[0]|clk             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[1]|clk             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[2]|clk             ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int|q                ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_1Mhz_int~clkctrl|outclk   ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|clock_100Khz_int|clk            ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[0]|clk             ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[1]|clk             ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_1|clock_1Mhz_int ; Rise       ; clkDiv_50_1|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_100Khz_int'                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Khz_int          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[2]           ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Khz_int          ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[0]           ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[1]           ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[2]           ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Khz_int          ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[0]           ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[1]           ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10Khz[2]           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int|clk               ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[0]|clk                ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[1]|clk                ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[2]|clk                ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int|q                ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int~clkctrl|outclk   ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int|clk               ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[0]|clk                ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[1]|clk                ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100Khz_int ; Rise       ; clkDiv_50_2|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_100hz_int'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Hz_int          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[2]           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Hz_int          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[0]           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[1]           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[2]           ;
; 0.343  ; 0.559        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_10Hz_int          ;
; 0.343  ; 0.559        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[0]           ;
; 0.343  ; 0.559        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[1]           ;
; 0.343  ; 0.559        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_10hz[2]           ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int|clk               ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[0]|clk                ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[1]|clk                ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[2]|clk                ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int~clkctrl|inclk[0] ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int|q                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int~clkctrl|inclk[0] ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_100hz_int~clkctrl|outclk   ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int|clk               ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[0]|clk                ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[1]|clk                ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_100hz_int ; Rise       ; clkDiv_50_2|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_10Hz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz_int          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[2]           ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz_int          ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[0]           ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[1]           ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[2]           ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz_int          ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[0]           ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[1]           ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1hz[2]           ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_1Hz_int|clk               ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[0]|clk                ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[1]|clk                ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[2]|clk                ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int|q                ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_10Hz_int~clkctrl|outclk   ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|clock_1Hz_int|clk               ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[0]|clk                ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[1]|clk                ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Hz_int ; Rise       ; clkDiv_50_2|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_10Khz_int'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Khz_int          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[2]           ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Khz_int          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[0]           ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[1]           ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[2]           ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_1Khz_int          ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[0]           ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[1]           ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_1Khz[2]           ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[0]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[1]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[2]|clk                ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int|q                ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_10Khz_int~clkctrl|outclk   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[0]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[1]|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_10Khz_int ; Rise       ; clkDiv_50_2|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Khz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100hz_int        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[2]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100hz_int        ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[0]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[1]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[2]         ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100hz_int        ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[0]         ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[1]         ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100hz[2]         ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_100hz_int|clk             ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[0]|clk              ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[1]|clk              ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[2]|clk              ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int|q                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_1Khz_int~clkctrl|outclk   ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|clock_100hz_int|clk             ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[0]|clk              ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[1]|clk              ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Khz_int ; Rise       ; clkDiv_50_2|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv_50_2|clock_1Mhz_int'                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100Khz_int       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[2]        ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100Khz_int       ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[0]        ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[1]        ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[2]        ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|clock_100Khz_int       ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[0]        ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[1]        ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv_50_2|count_100Khz[2]        ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int|clk            ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[0]|clk             ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[1]|clk             ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[2]|clk             ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int|q                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_1Mhz_int~clkctrl|outclk   ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|clock_100Khz_int|clk            ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[0]|clk             ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[1]|clk             ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv_50_2|clock_1Mhz_int ; Rise       ; clkDiv_50_2|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_100Khz_int'                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|clock_10Khz_int          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[2]           ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|clock_10Khz_int          ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[0]           ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[1]           ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[2]           ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|clock_10Khz_int          ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[0]           ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[1]           ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clockDiv:clkDiv|count_10Khz[2]           ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_10Khz_int|clk               ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[0]|clk                ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[1]|clk                ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[2]|clk                ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int|q                ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_100Khz_int~clkctrl|outclk   ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|clock_10Khz_int|clk               ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[0]|clk                ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[1]|clk                ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100Khz_int ; Rise       ; clkDiv|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_100hz_int'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|clock_10Hz_int          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[2]           ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|clock_10Hz_int          ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[0]           ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[1]           ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[2]           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|clock_10Hz_int          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[0]           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[1]           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clockDiv:clkDiv|count_10hz[2]           ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_10Hz_int|clk               ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[0]|clk                ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[1]|clk                ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[2]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int~clkctrl|inclk[0] ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int|q                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int~clkctrl|inclk[0] ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_100hz_int~clkctrl|outclk   ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|clock_10Hz_int|clk               ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[0]|clk                ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[1]|clk                ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_100hz_int ; Rise       ; clkDiv|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_10Hz_int'                                                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|clock_1Hz_int ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[2]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|clock_1Hz_int ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[0]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[1]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[2]  ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|clock_1Hz_int ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[0]  ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[1]  ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clockDiv:clkDiv|count_1hz[2]  ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|clock_1Hz_int|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[0]|clk       ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[1]|clk       ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|clock_10Hz_int|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|clock_10Hz_int|q       ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|clock_1Hz_int|clk      ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[0]|clk       ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[1]|clk       ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Hz_int ; Rise       ; clkDiv|count_1hz[2]|clk       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_10Khz_int'                                                               ;
+--------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|clock_1Khz_int ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[2]  ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|clock_1Khz_int ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[0]  ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[1]  ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[2]  ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|clock_1Khz_int ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[0]  ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[1]  ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clockDiv:clkDiv|count_1Khz[2]  ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|clock_1Khz_int|clk      ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[0]|clk       ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[1]|clk       ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|clock_10Khz_int|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|clock_10Khz_int|q       ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|clock_1Khz_int|clk      ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[0]|clk       ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[1]|clk       ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_10Khz_int ; Rise       ; clkDiv|count_1Khz[2]|clk       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Khz_int'                                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|clock_100hz_int ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[2]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|clock_100hz_int ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[0]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[1]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[2]  ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|clock_100hz_int ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[0]  ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[1]  ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clockDiv:clkDiv|count_100hz[2]  ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|clock_100hz_int|clk      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[0]|clk       ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[1]|clk       ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|clock_1Khz_int|q         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|clock_1Khz_int|q         ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|clock_100hz_int|clk      ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[0]|clk       ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[1]|clk       ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Khz_int ; Rise       ; clkDiv|count_100hz[2]|clk       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockDiv:clkDiv|clock_1Mhz_int'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|clock_100Khz_int ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[2]  ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|clock_100Khz_int ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[0]  ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[1]  ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[2]  ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|clock_100Khz_int ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[0]  ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[1]  ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clockDiv:clkDiv|count_100Khz[2]  ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|clock_100Khz_int|clk      ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[0]|clk       ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[1]|clk       ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|clock_1Mhz_int|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|clock_1Mhz_int|q          ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|clock_100Khz_int|clk      ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[0]|clk       ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[1]|clk       ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; clockDiv:clkDiv|clock_1Mhz_int ; Rise       ; clkDiv|count_100Khz[2]|clk       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port           ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+
; BranchOut           ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.616  ; 6.875  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; InstructionOut[*]   ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.647  ; 5.951  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[0]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.496  ; 4.645  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[1]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.754  ; 4.932  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[2]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.858  ; 5.043  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[3]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.965  ; 5.156  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[4]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.611  ; 4.764  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[5]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.929  ; 5.101  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[6]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.970  ; 5.181  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[7]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.655  ; 4.802  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[8]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.216  ; 5.427  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[9]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.534  ; 4.690  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[10] ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.647  ; 5.951  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[11] ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.166  ; 5.443  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[12] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.969  ; 5.157  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[13] ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.095  ; 5.282  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[14] ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.166  ; 5.379  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[15] ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.002  ; 5.186  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[16] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.765  ; 4.905  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[17] ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.202  ; 5.462  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[18] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.667  ; 4.819  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[19] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.453  ; 4.592  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[20] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.693  ; 4.835  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[21] ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.117  ; 5.315  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[22] ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.185  ; 5.417  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[23] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.496  ; 4.636  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[24] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.836  ; 5.048  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[25] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.633  ; 4.781  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[26] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.500  ; 4.654  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[27] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.911  ; 5.109  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[28] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.914  ; 5.127  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[29] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.272  ; 4.392  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[30] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.833  ; 5.051  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[31] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.621  ; 4.760  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MemWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.902  ; 7.268  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.100 ; 10.329 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.025 ; 10.256 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.778  ; 9.974  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.337  ; 9.663  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.476  ; 9.854  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.570  ; 9.921  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.514  ; 9.793  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.100 ; 10.329 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.829  ; 9.993  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; RegWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.834  ; 6.898  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; ZeroOut             ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.925 ; 11.319 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.864 ; 13.335 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.770 ; 10.989 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.161 ; 12.775 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.864 ; 13.335 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.753 ; 11.569 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.273 ; 12.096 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.105 ; 12.762 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.916 ; 12.560 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.781 ; 12.552 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.017 ; 12.251 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.560 ; 12.263 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.154 ; 11.969 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.735 ; 12.405 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.691 ; 11.523 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.739 ; 12.531 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.781 ; 12.552 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display3[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.152  ; 7.078  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.939  ; 7.078  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.024  ; 6.959  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.931  ; 6.796  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.043  ; 6.941  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.760  ; 6.690  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.152  ; 6.697  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.930  ; 6.806  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display4[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.459  ; 7.539  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.316  ; 7.539  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.160  ; 7.004  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.459  ; 7.322  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.817  ; 6.724  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.826  ; 6.758  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.632  ; 6.279  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.691  ; 6.627  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display5[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.883  ; 6.919  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.835  ; 6.919  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.883  ; 6.772  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.394  ; 6.608  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.710  ; 6.643  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.570  ; 6.192  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.374  ; 6.361  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.238  ; 6.243  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display6[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.427  ; 7.028  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.275  ; 6.326  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.427  ; 7.028  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.486  ; 6.137  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.064  ; 6.019  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.808  ; 6.016  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.240  ; 6.181  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.015  ; 5.967  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display7[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.994  ; 6.911  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.756  ; 6.850  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.022  ; 5.995  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.782  ; 5.960  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.823  ; 6.733  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.003  ; 5.977  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.994  ; 6.911  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.345  ; 6.274  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display8[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.122  ; 6.305  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.639  ; 5.791  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.444  ; 5.226  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.773  ; 5.514  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.976  ; 5.808  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.122  ; 6.305  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.083  ; 5.917  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.763  ; 5.599  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.483  ; 6.744  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.483  ; 6.714  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.244  ; 6.440  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.221  ; 6.543  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.145  ; 6.500  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.379  ; 6.744  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.089  ; 6.405  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.174  ; 6.511  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.683  ; 5.962  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 10.322 ; 9.823  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.478  ; 7.707  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 9.619  ; 9.282  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 10.322 ; 9.823  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.211  ; 8.027  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.766  ; 8.554  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 9.563  ; 9.220  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 9.374  ; 9.023  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.945  ; 8.749  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.186  ; 8.414  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.722  ; 8.419  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.385  ; 8.116  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.900  ; 8.603  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.792  ; 7.711  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.914  ; 8.720  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.945  ; 8.749  ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv|clock_1Hz      ; 9.635  ; 9.864  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[0]          ; clockDiv:clkDiv|clock_1Hz      ; 9.409  ; 9.640  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[1]          ; clockDiv:clkDiv|clock_1Hz      ; 9.083  ; 9.279  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[2]          ; clockDiv:clkDiv|clock_1Hz      ; 8.800  ; 9.126  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[3]          ; clockDiv:clkDiv|clock_1Hz      ; 9.011  ; 9.389  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[4]          ; clockDiv:clkDiv|clock_1Hz      ; 9.105  ; 9.456  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[5]          ; clockDiv:clkDiv|clock_1Hz      ; 9.049  ; 9.328  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[6]          ; clockDiv:clkDiv|clock_1Hz      ; 9.635  ; 9.864  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[7]          ; clockDiv:clkDiv|clock_1Hz      ; 9.364  ; 9.528  ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; ZeroOut             ; clockDiv:clkDiv|clock_1Hz      ; 10.460 ; 10.854 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; clockDiv:clkDiv|clock_1Hz      ; 13.248 ; 12.640 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[0]      ; clockDiv:clkDiv|clock_1Hz      ; 10.154 ; 10.373 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[1]      ; clockDiv:clkDiv|clock_1Hz      ; 12.545 ; 12.080 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[2]      ; clockDiv:clkDiv|clock_1Hz      ; 13.248 ; 12.640 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[3]      ; clockDiv:clkDiv|clock_1Hz      ; 11.137 ; 10.953 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[4]      ; clockDiv:clkDiv|clock_1Hz      ; 11.578 ; 11.480 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[5]      ; clockDiv:clkDiv|clock_1Hz      ; 12.489 ; 12.146 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[6]      ; clockDiv:clkDiv|clock_1Hz      ; 12.300 ; 11.944 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display2[*]       ; clockDiv:clkDiv|clock_1Hz      ; 12.316 ; 12.087 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[0]      ; clockDiv:clkDiv|clock_1Hz      ; 11.552 ; 11.786 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[1]      ; clockDiv:clkDiv|clock_1Hz      ; 12.095 ; 11.798 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[2]      ; clockDiv:clkDiv|clock_1Hz      ; 11.689 ; 11.504 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[3]      ; clockDiv:clkDiv|clock_1Hz      ; 12.270 ; 11.940 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[4]      ; clockDiv:clkDiv|clock_1Hz      ; 11.226 ; 11.058 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[5]      ; clockDiv:clkDiv|clock_1Hz      ; 12.274 ; 12.066 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[6]      ; clockDiv:clkDiv|clock_1Hz      ; 12.316 ; 12.087 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; swapButton                     ; 7.471  ; 7.025  ; Rise       ; swapButton                     ;
;  o_display1[0]      ; swapButton                     ; 5.373  ; 5.545  ; Rise       ; swapButton                     ;
;  o_display1[1]      ; swapButton                     ; 6.749  ; 6.441  ; Rise       ; swapButton                     ;
;  o_display1[2]      ; swapButton                     ; 7.471  ; 7.025  ; Rise       ; swapButton                     ;
;  o_display1[3]      ; swapButton                     ; 5.220  ; 5.047  ; Rise       ; swapButton                     ;
;  o_display1[4]      ; swapButton                     ; 5.953  ; 5.703  ; Rise       ; swapButton                     ;
;  o_display1[5]      ; swapButton                     ; 6.881  ; 6.538  ; Rise       ; swapButton                     ;
;  o_display1[6]      ; swapButton                     ; 6.692  ; 6.360  ; Rise       ; swapButton                     ;
; o_display2[*]       ; swapButton                     ; 6.258  ; 6.087  ; Rise       ; swapButton                     ;
;  o_display2[0]      ; swapButton                     ; 5.551  ; 5.728  ; Rise       ; swapButton                     ;
;  o_display2[1]      ; swapButton                     ; 5.986  ; 5.720  ; Rise       ; swapButton                     ;
;  o_display2[2]      ; swapButton                     ; 5.689  ; 5.516  ; Rise       ; swapButton                     ;
;  o_display2[3]      ; swapButton                     ; 6.074  ; 5.772  ; Rise       ; swapButton                     ;
;  o_display2[4]      ; swapButton                     ; 5.117  ; 4.981  ; Rise       ; swapButton                     ;
;  o_display2[5]      ; swapButton                     ; 6.213  ; 6.085  ; Rise       ; swapButton                     ;
;  o_display2[6]      ; swapButton                     ; 6.258  ; 6.087  ; Rise       ; swapButton                     ;
; o_display3[*]       ; swapButton                     ; 4.852  ; 4.698  ; Rise       ; swapButton                     ;
;  o_display3[0]      ; swapButton                     ; 4.402  ; 4.698  ; Rise       ; swapButton                     ;
;  o_display3[1]      ; swapButton                     ; 4.852  ; 4.546  ; Rise       ; swapButton                     ;
;  o_display3[2]      ; swapButton                     ; 4.715  ; 4.416  ; Rise       ; swapButton                     ;
;  o_display3[3]      ; swapButton                     ; 4.828  ; 4.530  ; Rise       ; swapButton                     ;
;  o_display3[4]      ; swapButton                     ; 4.542  ; 4.267  ; Rise       ; swapButton                     ;
;  o_display3[5]      ; swapButton                     ; 4.677  ; 4.394  ; Rise       ; swapButton                     ;
;  o_display3[6]      ; swapButton                     ; 4.724  ; 4.421  ; Rise       ; swapButton                     ;
; o_display4[*]       ; swapButton                     ; 6.171  ; 6.223  ; Rise       ; swapButton                     ;
;  o_display4[0]      ; swapButton                     ; 5.744  ; 6.223  ; Rise       ; swapButton                     ;
;  o_display4[1]      ; swapButton                     ; 5.882  ; 5.430  ; Rise       ; swapButton                     ;
;  o_display4[2]      ; swapButton                     ; 6.171  ; 5.784  ; Rise       ; swapButton                     ;
;  o_display4[3]      ; swapButton                     ; 5.345  ; 5.004  ; Rise       ; swapButton                     ;
;  o_display4[4]      ; swapButton                     ; 4.489  ; 4.253  ; Rise       ; swapButton                     ;
;  o_display4[5]      ; swapButton                     ; 5.318  ; 4.979  ; Rise       ; swapButton                     ;
;  o_display4[6]      ; swapButton                     ; 5.394  ; 5.055  ; Rise       ; swapButton                     ;
; o_display5[*]       ; swapButton                     ; 5.201  ; 5.069  ; Rise       ; swapButton                     ;
;  o_display5[0]      ; swapButton                     ; 4.763  ; 5.069  ; Rise       ; swapButton                     ;
;  o_display5[1]      ; swapButton                     ; 5.201  ; 4.859  ; Rise       ; swapButton                     ;
;  o_display5[2]      ; swapButton                     ; 4.850  ; 4.551  ; Rise       ; swapButton                     ;
;  o_display5[3]      ; swapButton                     ; 4.858  ; 4.561  ; Rise       ; swapButton                     ;
;  o_display5[4]      ; swapButton                     ; 4.721  ; 4.438  ; Rise       ; swapButton                     ;
;  o_display5[5]      ; swapButton                     ; 4.708  ; 4.428  ; Rise       ; swapButton                     ;
;  o_display5[6]      ; swapButton                     ; 4.575  ; 4.303  ; Rise       ; swapButton                     ;
; o_display6[*]       ; swapButton                     ; 6.249  ; 5.822  ; Rise       ; swapButton                     ;
;  o_display6[0]      ; swapButton                     ; 4.704  ; 5.044  ; Rise       ; swapButton                     ;
;  o_display6[1]      ; swapButton                     ; 6.249  ; 5.822  ; Rise       ; swapButton                     ;
;  o_display6[2]      ; swapButton                     ; 5.175  ; 4.828  ; Rise       ; swapButton                     ;
;  o_display6[3]      ; swapButton                     ; 4.952  ; 4.633  ; Rise       ; swapButton                     ;
;  o_display6[4]      ; swapButton                     ; 4.929  ; 4.614  ; Rise       ; swapButton                     ;
;  o_display6[5]      ; swapButton                     ; 5.144  ; 4.784  ; Rise       ; swapButton                     ;
;  o_display6[6]      ; swapButton                     ; 4.707  ; 4.417  ; Rise       ; swapButton                     ;
; o_display7[*]       ; swapButton                     ; 5.672  ; 5.319  ; Rise       ; swapButton                     ;
;  o_display7[0]      ; swapButton                     ; 4.422  ; 4.696  ; Rise       ; swapButton                     ;
;  o_display7[1]      ; swapButton                     ; 4.695  ; 4.397  ; Rise       ; swapButton                     ;
;  o_display7[2]      ; swapButton                     ; 4.656  ; 4.361  ; Rise       ; swapButton                     ;
;  o_display7[3]      ; swapButton                     ; 4.697  ; 4.424  ; Rise       ; swapButton                     ;
;  o_display7[4]      ; swapButton                     ; 4.667  ; 4.372  ; Rise       ; swapButton                     ;
;  o_display7[5]      ; swapButton                     ; 5.672  ; 5.319  ; Rise       ; swapButton                     ;
;  o_display7[6]      ; swapButton                     ; 5.013  ; 4.674  ; Rise       ; swapButton                     ;
; o_display8[*]       ; swapButton                     ; 5.547  ; 5.157  ; Rise       ; swapButton                     ;
;  o_display8[0]      ; swapButton                     ; 4.660  ; 4.984  ; Rise       ; swapButton                     ;
;  o_display8[1]      ; swapButton                     ; 5.019  ; 4.681  ; Rise       ; swapButton                     ;
;  o_display8[2]      ; swapButton                     ; 5.009  ; 4.678  ; Rise       ; swapButton                     ;
;  o_display8[3]      ; swapButton                     ; 5.547  ; 5.157  ; Rise       ; swapButton                     ;
;  o_display8[4]      ; swapButton                     ; 4.674  ; 4.387  ; Rise       ; swapButton                     ;
;  o_display8[5]      ; swapButton                     ; 4.682  ; 4.392  ; Rise       ; swapButton                     ;
;  o_display8[6]      ; swapButton                     ; 5.332  ; 4.947  ; Rise       ; swapButton                     ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port           ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+---------------------+--------------------------------+-------+-------+------------+--------------------------------+
; BranchOut           ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.802 ; 6.100 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; InstructionOut[*]   ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.114 ; 4.230 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[0]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.331 ; 4.475 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[1]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.578 ; 4.748 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[2]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.677 ; 4.854 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[3]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.783 ; 4.968 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[4]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.442 ; 4.590 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[5]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.745 ; 4.911 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[6]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.787 ; 4.989 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[7]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.483 ; 4.625 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[8]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.022 ; 5.225 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[9]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.370 ; 4.522 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[10] ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.435 ; 5.727 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[11] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.977 ; 5.244 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[12] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.786 ; 4.966 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[13] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.908 ; 5.087 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[14] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.975 ; 5.180 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[15] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.817 ; 4.994 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[16] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.589 ; 4.723 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[17] ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.010 ; 5.260 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[18] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.496 ; 4.641 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[19] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.290 ; 4.424 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[20] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.521 ; 4.657 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[21] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.925 ; 5.115 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[22] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.991 ; 5.215 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[23] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.330 ; 4.464 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[24] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.655 ; 4.859 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[25] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.463 ; 4.605 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[26] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.332 ; 4.481 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[27] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.728 ; 4.919 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[28] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.730 ; 4.935 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[29] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.114 ; 4.230 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[30] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.653 ; 4.862 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[31] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.448 ; 4.582 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MemWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.686 ; 6.023 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.357 ; 5.550 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.174 ; 6.406 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.932 ; 6.194 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.135 ; 6.333 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.902 ; 6.044 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.024 ; 6.156 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.118 ; 6.393 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.957 ; 6.181 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.357 ; 5.550 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; RegWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.471 ; 5.728 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; ZeroOut             ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.831 ; 8.161 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.628 ; 5.860 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.628 ; 5.860 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.754 ; 7.427 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.120 ; 7.691 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.255 ; 6.058 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.779 ; 6.527 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.721 ; 7.367 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.484 ; 7.154 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.903 ; 5.779 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.341 ; 6.577 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.753 ; 6.458 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.625 ; 6.369 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.827 ; 6.537 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.903 ; 5.779 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.128 ; 6.928 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.121 ; 6.885 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display3[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.366 ; 5.135 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.366 ; 5.497 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.528 ; 5.392 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.392 ; 5.421 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.502 ; 5.384 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.375 ; 5.135 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.602 ; 5.461 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.392 ; 5.277 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display4[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.576 ; 5.495 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.233 ; 6.449 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.114 ; 5.926 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.422 ; 6.453 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.715 ; 5.620 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.797 ; 5.713 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.576 ; 5.495 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.644 ; 5.564 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display5[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.747 ; 4.710 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.286 ; 5.370 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.355 ; 5.250 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.135 ; 5.204 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.142 ; 5.060 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.006 ; 4.940 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.880 ; 4.834 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.747 ; 4.710 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display6[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.851 ; 4.805 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.088 ; 5.184 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.244 ; 6.084 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.286 ; 5.340 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.890 ; 4.848 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.868 ; 4.829 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.074 ; 4.993 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.851 ; 4.805 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display7[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.309 ; 5.273 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.054 ; 6.133 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.359 ; 5.302 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.309 ; 5.298 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.117 ; 6.014 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.344 ; 5.273 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.334 ; 6.219 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.671 ; 5.580 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display8[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.653 ; 4.553 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.835 ; 4.967 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.653 ; 4.553 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.941 ; 4.876 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.160 ; 5.012 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.170 ; 4.975 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.255 ; 5.109 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.953 ; 4.808 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.478 ; 5.745 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.037 ; 6.233 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.833 ; 5.999 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.992 ; 6.304 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.914 ; 6.246 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.141 ; 6.482 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.827 ; 6.124 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.949 ; 6.274 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.478 ; 5.745 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.540 ; 6.757 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.540 ; 6.757 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.737 ; 8.428 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 9.320 ; 9.023 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.316 ; 7.135 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.865 ; 7.614 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.688 ; 8.360 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.455 ; 8.143 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.018 ; 6.626 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.097 ; 7.310 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.608 ; 7.336 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.284 ; 7.306 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.747 ; 7.446 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.018 ; 6.626 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.817 ; 7.629 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.860 ; 7.650 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv|clock_1Hz      ; 4.863 ; 5.116 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[0]          ; clockDiv:clkDiv|clock_1Hz      ; 5.595 ; 5.935 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[1]          ; clockDiv:clkDiv|clock_1Hz      ; 5.503 ; 5.772 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[2]          ; clockDiv:clkDiv|clock_1Hz      ; 5.472 ; 5.625 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[3]          ; clockDiv:clkDiv|clock_1Hz      ; 5.459 ; 5.677 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[4]          ; clockDiv:clkDiv|clock_1Hz      ; 5.379 ; 5.560 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[5]          ; clockDiv:clkDiv|clock_1Hz      ; 5.460 ; 5.734 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[6]          ; clockDiv:clkDiv|clock_1Hz      ; 5.126 ; 5.283 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[7]          ; clockDiv:clkDiv|clock_1Hz      ; 4.863 ; 5.116 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; ZeroOut             ; clockDiv:clkDiv|clock_1Hz      ; 7.420 ; 7.694 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; clockDiv:clkDiv|clock_1Hz      ; 6.189 ; 6.390 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[0]      ; clockDiv:clkDiv|clock_1Hz      ; 6.189 ; 6.390 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[1]      ; clockDiv:clkDiv|clock_1Hz      ; 8.282 ; 7.973 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[2]      ; clockDiv:clkDiv|clock_1Hz      ; 8.865 ; 8.581 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[3]      ; clockDiv:clkDiv|clock_1Hz      ; 6.861 ; 6.680 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[4]      ; clockDiv:clkDiv|clock_1Hz      ; 7.410 ; 7.159 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[5]      ; clockDiv:clkDiv|clock_1Hz      ; 8.233 ; 7.905 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[6]      ; clockDiv:clkDiv|clock_1Hz      ; 8.000 ; 7.688 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display2[*]       ; clockDiv:clkDiv|clock_1Hz      ; 6.353 ; 6.199 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[0]      ; clockDiv:clkDiv|clock_1Hz      ; 6.697 ; 6.898 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[1]      ; clockDiv:clkDiv|clock_1Hz      ; 7.187 ; 6.928 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[2]      ; clockDiv:clkDiv|clock_1Hz      ; 6.897 ; 6.659 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[3]      ; clockDiv:clkDiv|clock_1Hz      ; 7.324 ; 7.015 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[4]      ; clockDiv:clkDiv|clock_1Hz      ; 6.353 ; 6.199 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[5]      ; clockDiv:clkDiv|clock_1Hz      ; 7.450 ; 7.204 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[6]      ; clockDiv:clkDiv|clock_1Hz      ; 7.450 ; 7.240 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; swapButton                     ; 4.836 ; 4.688 ; Rise       ; swapButton                     ;
;  o_display1[0]      ; swapButton                     ; 4.952 ; 5.125 ; Rise       ; swapButton                     ;
;  o_display1[1]      ; swapButton                     ; 6.344 ; 6.064 ; Rise       ; swapButton                     ;
;  o_display1[2]      ; swapButton                     ; 6.999 ; 6.589 ; Rise       ; swapButton                     ;
;  o_display1[3]      ; swapButton                     ; 4.836 ; 4.688 ; Rise       ; swapButton                     ;
;  o_display1[4]      ; swapButton                     ; 5.543 ; 5.321 ; Rise       ; swapButton                     ;
;  o_display1[5]      ; swapButton                     ; 6.473 ; 6.159 ; Rise       ; swapButton                     ;
;  o_display1[6]      ; swapButton                     ; 6.251 ; 5.951 ; Rise       ; swapButton                     ;
; o_display2[*]       ; swapButton                     ; 4.705 ; 4.596 ; Rise       ; swapButton                     ;
;  o_display2[0]      ; swapButton                     ; 5.103 ; 5.329 ; Rise       ; swapButton                     ;
;  o_display2[1]      ; swapButton                     ; 5.540 ; 5.306 ; Rise       ; swapButton                     ;
;  o_display2[2]      ; swapButton                     ; 5.323 ; 5.070 ; Rise       ; swapButton                     ;
;  o_display2[3]      ; swapButton                     ; 5.615 ; 5.371 ; Rise       ; swapButton                     ;
;  o_display2[4]      ; swapButton                     ; 4.705 ; 4.596 ; Rise       ; swapButton                     ;
;  o_display2[5]      ; swapButton                     ; 5.861 ; 5.649 ; Rise       ; swapButton                     ;
;  o_display2[6]      ; swapButton                     ; 5.877 ; 5.654 ; Rise       ; swapButton                     ;
; o_display3[*]       ; swapButton                     ; 4.250 ; 4.120 ; Rise       ; swapButton                     ;
;  o_display3[0]      ; swapButton                     ; 4.250 ; 4.535 ; Rise       ; swapButton                     ;
;  o_display3[1]      ; swapButton                     ; 4.683 ; 4.389 ; Rise       ; swapButton                     ;
;  o_display3[2]      ; swapButton                     ; 4.551 ; 4.263 ; Rise       ; swapButton                     ;
;  o_display3[3]      ; swapButton                     ; 4.659 ; 4.372 ; Rise       ; swapButton                     ;
;  o_display3[4]      ; swapButton                     ; 4.385 ; 4.120 ; Rise       ; swapButton                     ;
;  o_display3[5]      ; swapButton                     ; 4.515 ; 4.242 ; Rise       ; swapButton                     ;
;  o_display3[6]      ; swapButton                     ; 4.561 ; 4.268 ; Rise       ; swapButton                     ;
; o_display4[*]       ; swapButton                     ; 4.331 ; 4.104 ; Rise       ; swapButton                     ;
;  o_display4[0]      ; swapButton                     ; 5.537 ; 5.999 ; Rise       ; swapButton                     ;
;  o_display4[1]      ; swapButton                     ; 5.667 ; 5.234 ; Rise       ; swapButton                     ;
;  o_display4[2]      ; swapButton                     ; 5.983 ; 5.610 ; Rise       ; swapButton                     ;
;  o_display4[3]      ; swapButton                     ; 5.150 ; 4.822 ; Rise       ; swapButton                     ;
;  o_display4[4]      ; swapButton                     ; 4.331 ; 4.104 ; Rise       ; swapButton                     ;
;  o_display4[5]      ; swapButton                     ; 5.127 ; 4.800 ; Rise       ; swapButton                     ;
;  o_display4[6]      ; swapButton                     ; 5.199 ; 4.873 ; Rise       ; swapButton                     ;
; o_display5[*]       ; swapButton                     ; 4.411 ; 4.150 ; Rise       ; swapButton                     ;
;  o_display5[0]      ; swapButton                     ; 4.591 ; 4.886 ; Rise       ; swapButton                     ;
;  o_display5[1]      ; swapButton                     ; 5.013 ; 4.684 ; Rise       ; swapButton                     ;
;  o_display5[2]      ; swapButton                     ; 4.678 ; 4.392 ; Rise       ; swapButton                     ;
;  o_display5[3]      ; swapButton                     ; 4.687 ; 4.400 ; Rise       ; swapButton                     ;
;  o_display5[4]      ; swapButton                     ; 4.553 ; 4.281 ; Rise       ; swapButton                     ;
;  o_display5[5]      ; swapButton                     ; 4.540 ; 4.270 ; Rise       ; swapButton                     ;
;  o_display5[6]      ; swapButton                     ; 4.411 ; 4.150 ; Rise       ; swapButton                     ;
; o_display6[*]       ; swapButton                     ; 4.535 ; 4.261 ; Rise       ; swapButton                     ;
;  o_display6[0]      ; swapButton                     ; 4.535 ; 4.863 ; Rise       ; swapButton                     ;
;  o_display6[1]      ; swapButton                     ; 6.016 ; 5.611 ; Rise       ; swapButton                     ;
;  o_display6[2]      ; swapButton                     ; 4.988 ; 4.655 ; Rise       ; swapButton                     ;
;  o_display6[3]      ; swapButton                     ; 4.751 ; 4.456 ; Rise       ; swapButton                     ;
;  o_display6[4]      ; swapButton                     ; 4.729 ; 4.437 ; Rise       ; swapButton                     ;
;  o_display6[5]      ; swapButton                     ; 4.934 ; 4.599 ; Rise       ; swapButton                     ;
;  o_display6[6]      ; swapButton                     ; 4.541 ; 4.261 ; Rise       ; swapButton                     ;
; o_display7[*]       ; swapButton                     ; 4.251 ; 4.205 ; Rise       ; swapButton                     ;
;  o_display7[0]      ; swapButton                     ; 4.251 ; 4.503 ; Rise       ; swapButton                     ;
;  o_display7[1]      ; swapButton                     ; 4.527 ; 4.241 ; Rise       ; swapButton                     ;
;  o_display7[2]      ; swapButton                     ; 4.489 ; 4.205 ; Rise       ; swapButton                     ;
;  o_display7[3]      ; swapButton                     ; 4.505 ; 4.253 ; Rise       ; swapButton                     ;
;  o_display7[4]      ; swapButton                     ; 4.501 ; 4.217 ; Rise       ; swapButton                     ;
;  o_display7[5]      ; swapButton                     ; 5.505 ; 5.163 ; Rise       ; swapButton                     ;
;  o_display7[6]      ; swapButton                     ; 4.832 ; 4.506 ; Rise       ; swapButton                     ;
; o_display8[*]       ; swapButton                     ; 4.494 ; 4.233 ; Rise       ; swapButton                     ;
;  o_display8[0]      ; swapButton                     ; 4.494 ; 4.804 ; Rise       ; swapButton                     ;
;  o_display8[1]      ; swapButton                     ; 4.810 ; 4.500 ; Rise       ; swapButton                     ;
;  o_display8[2]      ; swapButton                     ; 4.829 ; 4.511 ; Rise       ; swapButton                     ;
;  o_display8[3]      ; swapButton                     ; 5.317 ; 4.959 ; Rise       ; swapButton                     ;
;  o_display8[4]      ; swapButton                     ; 4.508 ; 4.233 ; Rise       ; swapButton                     ;
;  o_display8[5]      ; swapButton                     ; 4.516 ; 4.238 ; Rise       ; swapButton                     ;
;  o_display8[6]      ; swapButton                     ; 5.110 ; 4.755 ; Rise       ; swapButton                     ;
+---------------------+--------------------------------+-------+-------+------------+--------------------------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+----------------+---------------+--------+--------+--------+--------+
; Input Port     ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+----------------+---------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]     ; 6.405  ; 6.636  ; 7.089  ; 7.312  ;
; ValueSelect[0] ; MuxOut[1]     ; 6.442  ; 6.638  ; 7.122  ; 7.313  ;
; ValueSelect[0] ; MuxOut[2]     ; 6.004  ; 6.191  ; 6.654  ; 6.841  ;
; ValueSelect[0] ; MuxOut[3]     ; 6.554  ; 6.807  ; 7.258  ; 7.530  ;
; ValueSelect[0] ; MuxOut[4]     ; 6.503  ; 6.752  ; 7.209  ; 7.451  ;
; ValueSelect[0] ; MuxOut[5]     ; 6.273  ; 6.512  ; 6.946  ; 7.186  ;
; ValueSelect[0] ; MuxOut[6]     ; 5.797  ; 5.969  ; 6.509  ; 6.636  ;
; ValueSelect[0] ; MuxOut[7]     ; 5.478  ; 5.665  ; 6.262  ; 6.292  ;
; ValueSelect[0] ; o_display1[0] ; 7.426  ; 7.667  ; 8.149  ; 8.390  ;
; ValueSelect[0] ; o_display1[1] ; 9.770  ; 9.439  ; 10.445 ; 10.114 ;
; ValueSelect[0] ; o_display1[2] ; 10.281 ; 9.999  ; 10.961 ; 10.674 ;
; ValueSelect[0] ; o_display1[3] ; 8.352  ; 8.183  ; 9.027  ; 8.858  ;
; ValueSelect[0] ; o_display1[4] ; 8.937  ; 8.542  ; 9.612  ; 9.265  ;
; ValueSelect[0] ; o_display1[5] ; 9.718  ; 9.369  ; 10.393 ; 10.044 ;
; ValueSelect[0] ; o_display1[6] ; 9.517  ; 9.206  ; 10.192 ; 9.881  ;
; ValueSelect[0] ; o_display2[0] ; 8.194  ; 8.422  ; 8.893  ; 9.121  ;
; ValueSelect[0] ; o_display2[1] ; 8.730  ; 8.249  ; 9.429  ; 8.955  ;
; ValueSelect[0] ; o_display2[2] ; 8.393  ; 7.957  ; 9.092  ; 8.663  ;
; ValueSelect[0] ; o_display2[3] ; 8.908  ; 8.611  ; 9.607  ; 9.310  ;
; ValueSelect[0] ; o_display2[4] ; 7.672  ; 7.719  ; 8.378  ; 8.418  ;
; ValueSelect[0] ; o_display2[5] ; 8.922  ; 8.728  ; 9.621  ; 9.427  ;
; ValueSelect[0] ; o_display2[6] ; 8.953  ; 8.757  ; 9.652  ; 9.456  ;
; ValueSelect[1] ; MuxOut[0]     ; 6.423  ; 6.629  ; 7.086  ; 7.317  ;
; ValueSelect[1] ; MuxOut[1]     ; 6.456  ; 6.631  ; 7.122  ; 7.318  ;
; ValueSelect[1] ; MuxOut[2]     ; 6.260  ; 6.447  ; 6.891  ; 7.078  ;
; ValueSelect[1] ; MuxOut[3]     ; 6.820  ; 7.073  ; 7.564  ; 7.836  ;
; ValueSelect[1] ; MuxOut[4]     ; 6.769  ; 7.018  ; 7.515  ; 7.757  ;
; ValueSelect[1] ; MuxOut[5]     ; 6.438  ; 6.641  ; 7.157  ; 7.379  ;
; ValueSelect[1] ; MuxOut[6]     ; 6.063  ; 6.249  ; 6.815  ; 6.942  ;
; ValueSelect[1] ; MuxOut[7]     ; 5.739  ; 5.931  ; 6.568  ; 6.544  ;
; ValueSelect[1] ; o_display1[0] ; 7.692  ; 7.933  ; 8.455  ; 8.696  ;
; ValueSelect[1] ; o_display1[1] ; 9.927  ; 9.590  ; 10.690 ; 10.353 ;
; ValueSelect[1] ; o_display1[2] ; 10.406 ; 10.131 ; 11.150 ; 10.894 ;
; ValueSelect[1] ; o_display1[3] ; 8.523  ; 8.306  ; 9.286  ; 9.069  ;
; ValueSelect[1] ; o_display1[4] ; 9.095  ; 8.808  ; 9.858  ; 9.571  ;
; ValueSelect[1] ; o_display1[5] ; 9.874  ; 9.518  ; 10.637 ; 10.281 ;
; ValueSelect[1] ; o_display1[6] ; 9.674  ; 9.330  ; 10.437 ; 10.093 ;
; ValueSelect[1] ; o_display2[0] ; 8.460  ; 8.688  ; 9.199  ; 9.427  ;
; ValueSelect[1] ; o_display2[1] ; 8.996  ; 8.515  ; 9.735  ; 9.261  ;
; ValueSelect[1] ; o_display2[2] ; 8.659  ; 8.223  ; 9.398  ; 8.969  ;
; ValueSelect[1] ; o_display2[3] ; 9.174  ; 8.877  ; 9.913  ; 9.616  ;
; ValueSelect[1] ; o_display2[4] ; 7.938  ; 7.985  ; 8.684  ; 8.724  ;
; ValueSelect[1] ; o_display2[5] ; 9.188  ; 8.994  ; 9.927  ; 9.733  ;
; ValueSelect[1] ; o_display2[6] ; 9.219  ; 9.023  ; 9.958  ; 9.762  ;
; ValueSelect[2] ; MuxOut[0]     ; 6.427  ; 6.658  ; 7.116  ; 7.347  ;
; ValueSelect[2] ; MuxOut[1]     ; 6.464  ; 6.660  ; 7.152  ; 7.348  ;
; ValueSelect[2] ; MuxOut[2]     ; 5.539  ; 5.310  ; 5.844  ; 6.355  ;
; ValueSelect[2] ; MuxOut[3]     ; 5.147  ; 5.305  ; 5.804  ; 5.955  ;
; ValueSelect[2] ; MuxOut[4]     ; 5.279  ; 5.431  ; 5.936  ; 6.081  ;
; ValueSelect[2] ; MuxOut[5]     ; 5.750  ; 5.630  ; 6.120  ; 6.614  ;
; ValueSelect[2] ; MuxOut[6]     ; 5.318  ; 5.466  ; 5.996  ; 6.127  ;
; ValueSelect[2] ; MuxOut[7]     ; 4.944  ; 5.066  ; 5.601  ; 5.716  ;
; ValueSelect[2] ; o_display1[0] ; 7.316  ; 7.545  ; 8.004  ; 8.233  ;
; ValueSelect[2] ; o_display1[1] ; 9.792  ; 9.461  ; 10.480 ; 10.149 ;
; ValueSelect[2] ; o_display1[2] ; 10.303 ; 10.021 ; 10.991 ; 10.709 ;
; ValueSelect[2] ; o_display1[3] ; 8.374  ; 8.205  ; 9.062  ; 8.893  ;
; ValueSelect[2] ; o_display1[4] ; 8.959  ; 8.504  ; 9.647  ; 9.192  ;
; ValueSelect[2] ; o_display1[5] ; 9.740  ; 9.391  ; 10.428 ; 10.079 ;
; ValueSelect[2] ; o_display1[6] ; 9.539  ; 9.228  ; 10.227 ; 9.916  ;
; ValueSelect[2] ; o_display2[0] ; 7.101  ; 7.337  ; 7.891  ; 8.103  ;
; ValueSelect[2] ; o_display2[1] ; 7.633  ; 7.374  ; 8.411  ; 8.136  ;
; ValueSelect[2] ; o_display2[2] ; 7.291  ; 7.071  ; 7.952  ; 7.844  ;
; ValueSelect[2] ; o_display2[3] ; 7.808  ; 7.514  ; 8.588  ; 8.280  ;
; ValueSelect[2] ; o_display2[4] ; 6.764  ; 6.596  ; 7.542  ; 7.246  ;
; ValueSelect[2] ; o_display2[5] ; 7.823  ; 7.604  ; 8.591  ; 8.405  ;
; ValueSelect[2] ; o_display2[6] ; 7.854  ; 7.662  ; 8.634  ; 8.427  ;
+----------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+----------------+---------------+-------+-------+-------+-------+
; Input Port     ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+----------------+---------------+-------+-------+-------+-------+
; ValueSelect[0] ; MuxOut[0]     ; 5.566 ; 5.741 ; 6.288 ; 6.419 ;
; ValueSelect[0] ; MuxOut[1]     ; 5.602 ; 5.746 ; 6.325 ; 6.425 ;
; ValueSelect[0] ; MuxOut[2]     ; 5.610 ; 5.758 ; 6.279 ; 6.446 ;
; ValueSelect[0] ; MuxOut[3]     ; 5.617 ; 5.835 ; 6.252 ; 6.469 ;
; ValueSelect[0] ; MuxOut[4]     ; 5.362 ; 5.537 ; 6.009 ; 6.177 ;
; ValueSelect[0] ; MuxOut[5]     ; 5.541 ; 5.727 ; 6.176 ; 6.355 ;
; ValueSelect[0] ; MuxOut[6]     ; 5.518 ; 5.675 ; 6.153 ; 6.310 ;
; ValueSelect[0] ; MuxOut[7]     ; 5.237 ; 5.390 ; 5.884 ; 6.037 ;
; ValueSelect[0] ; o_display1[0] ; 6.194 ; 6.400 ; 6.902 ; 7.101 ;
; ValueSelect[0] ; o_display1[1] ; 8.440 ; 8.096 ; 9.075 ; 8.766 ;
; ValueSelect[0] ; o_display1[2] ; 9.023 ; 8.552 ; 9.658 ; 9.274 ;
; ValueSelect[0] ; o_display1[3] ; 6.992 ; 6.799 ; 7.654 ; 7.473 ;
; ValueSelect[0] ; o_display1[4] ; 7.557 ; 7.317 ; 8.203 ; 7.952 ;
; ValueSelect[0] ; o_display1[5] ; 8.364 ; 8.030 ; 9.026 ; 8.698 ;
; ValueSelect[0] ; o_display1[6] ; 8.141 ; 7.823 ; 8.793 ; 8.481 ;
; ValueSelect[0] ; o_display2[0] ; 6.787 ; 6.995 ; 7.434 ; 7.642 ;
; ValueSelect[0] ; o_display2[1] ; 7.322 ; 7.003 ; 7.957 ; 7.650 ;
; ValueSelect[0] ; o_display2[2] ; 6.998 ; 6.722 ; 7.633 ; 7.369 ;
; ValueSelect[0] ; o_display2[3] ; 7.421 ; 7.114 ; 8.068 ; 7.761 ;
; ValueSelect[0] ; o_display2[4] ; 6.449 ; 6.340 ; 7.096 ; 6.975 ;
; ValueSelect[0] ; o_display2[5] ; 7.502 ; 7.305 ; 8.149 ; 7.952 ;
; ValueSelect[0] ; o_display2[6] ; 7.574 ; 7.325 ; 8.209 ; 7.972 ;
; ValueSelect[1] ; MuxOut[0]     ; 5.643 ; 5.830 ; 6.328 ; 6.508 ;
; ValueSelect[1] ; MuxOut[1]     ; 5.672 ; 5.828 ; 6.355 ; 6.504 ;
; ValueSelect[1] ; MuxOut[2]     ; 5.499 ; 5.662 ; 6.169 ; 6.315 ;
; ValueSelect[1] ; MuxOut[3]     ; 5.469 ; 5.677 ; 6.123 ; 6.324 ;
; ValueSelect[1] ; MuxOut[4]     ; 5.816 ; 5.997 ; 6.513 ; 6.694 ;
; ValueSelect[1] ; MuxOut[5]     ; 6.016 ; 6.210 ; 6.706 ; 6.900 ;
; ValueSelect[1] ; MuxOut[6]     ; 5.380 ; 5.531 ; 6.035 ; 6.179 ;
; ValueSelect[1] ; MuxOut[7]     ; 5.072 ; 5.215 ; 5.736 ; 5.872 ;
; ValueSelect[1] ; o_display1[0] ; 6.199 ; 6.400 ; 6.853 ; 7.054 ;
; ValueSelect[1] ; o_display1[1] ; 8.292 ; 7.983 ; 8.946 ; 8.637 ;
; ValueSelect[1] ; o_display1[2] ; 8.875 ; 8.583 ; 9.529 ; 9.230 ;
; ValueSelect[1] ; o_display1[3] ; 6.871 ; 6.690 ; 7.525 ; 7.344 ;
; ValueSelect[1] ; o_display1[4] ; 7.420 ; 7.169 ; 8.074 ; 7.823 ;
; ValueSelect[1] ; o_display1[5] ; 8.243 ; 7.915 ; 8.897 ; 8.569 ;
; ValueSelect[1] ; o_display1[6] ; 8.010 ; 7.698 ; 8.664 ; 8.352 ;
; ValueSelect[1] ; o_display2[0] ; 6.951 ; 7.152 ; 7.606 ; 7.807 ;
; ValueSelect[1] ; o_display2[1] ; 7.441 ; 7.182 ; 8.096 ; 7.837 ;
; ValueSelect[1] ; o_display2[2] ; 7.151 ; 6.913 ; 7.806 ; 7.568 ;
; ValueSelect[1] ; o_display2[3] ; 7.578 ; 7.269 ; 8.233 ; 7.924 ;
; ValueSelect[1] ; o_display2[4] ; 6.607 ; 6.453 ; 7.262 ; 7.108 ;
; ValueSelect[1] ; o_display2[5] ; 7.683 ; 7.458 ; 8.347 ; 8.113 ;
; ValueSelect[1] ; o_display2[6] ; 7.704 ; 7.494 ; 8.359 ; 8.149 ;
; ValueSelect[2] ; MuxOut[0]     ; 5.003 ; 5.168 ; 5.649 ; 5.807 ;
; ValueSelect[2] ; MuxOut[1]     ; 5.042 ; 5.176 ; 5.689 ; 5.816 ;
; ValueSelect[2] ; MuxOut[2]     ; 5.315 ; 5.125 ; 5.653 ; 6.124 ;
; ValueSelect[2] ; MuxOut[3]     ; 4.968 ; 5.121 ; 5.616 ; 5.762 ;
; ValueSelect[2] ; MuxOut[4]     ; 5.098 ; 5.245 ; 5.745 ; 5.885 ;
; ValueSelect[2] ; MuxOut[5]     ; 5.512 ; 5.433 ; 5.919 ; 6.360 ;
; ValueSelect[2] ; MuxOut[6]     ; 5.132 ; 5.270 ; 5.792 ; 5.928 ;
; ValueSelect[2] ; MuxOut[7]     ; 4.773 ; 4.891 ; 5.421 ; 5.532 ;
; ValueSelect[2] ; o_display1[0] ; 5.631 ; 5.837 ; 6.277 ; 6.483 ;
; ValueSelect[2] ; o_display1[1] ; 7.791 ; 7.482 ; 8.439 ; 8.130 ;
; ValueSelect[2] ; o_display1[2] ; 8.374 ; 7.989 ; 9.022 ; 8.635 ;
; ValueSelect[2] ; o_display1[3] ; 6.370 ; 6.189 ; 7.018 ; 6.837 ;
; ValueSelect[2] ; o_display1[4] ; 6.919 ; 6.668 ; 7.567 ; 7.316 ;
; ValueSelect[2] ; o_display1[5] ; 7.742 ; 7.414 ; 8.390 ; 8.062 ;
; ValueSelect[2] ; o_display1[6] ; 7.509 ; 7.197 ; 8.157 ; 7.845 ;
; ValueSelect[2] ; o_display2[0] ; 6.523 ; 6.731 ; 7.170 ; 7.378 ;
; ValueSelect[2] ; o_display2[1] ; 7.125 ; 6.739 ; 7.700 ; 7.386 ;
; ValueSelect[2] ; o_display2[2] ; 6.789 ; 6.458 ; 7.376 ; 7.105 ;
; ValueSelect[2] ; o_display2[3] ; 7.157 ; 6.850 ; 7.804 ; 7.497 ;
; ValueSelect[2] ; o_display2[4] ; 6.185 ; 6.140 ; 6.832 ; 6.718 ;
; ValueSelect[2] ; o_display2[5] ; 7.238 ; 7.041 ; 7.885 ; 7.688 ;
; ValueSelect[2] ; o_display2[6] ; 7.310 ; 7.061 ; 7.952 ; 7.708 ;
+----------------+---------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                  ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                       ; -10.030  ; -0.478 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK2_50                             ; -0.966   ; 0.165  ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                              ; -0.945   ; 0.181  ; N/A      ; N/A     ; -3.000              ;
;  GClock                                ; -0.948   ; -0.035 ; N/A      ; N/A     ; -3.000              ;
;  clockDiv:clkDiv_50_1|clock_100Khz_int ; -0.584   ; -0.432 ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv_50_1|clock_100hz_int  ; -0.594   ; -0.248 ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv_50_1|clock_10Hz_int   ; -0.237   ; 0.181  ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv_50_1|clock_10Khz_int  ; -0.591   ; -0.378 ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv_50_1|clock_1Hz        ; -2.306   ; 0.038  ; N/A      ; N/A     ; -2.693              ;
;  clockDiv:clkDiv_50_1|clock_1Khz_int   ; -0.555   ; -0.335 ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv_50_1|clock_1Mhz_int   ; -0.587   ; -0.372 ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv_50_2|clock_100Khz_int ; -0.588   ; -0.419 ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv_50_2|clock_100hz_int  ; -0.586   ; -0.377 ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv_50_2|clock_10Hz_int   ; -0.238   ; 0.181  ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv_50_2|clock_10Khz_int  ; -0.575   ; -0.374 ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv_50_2|clock_1Hz        ; -7.811   ; 0.195  ; N/A      ; N/A     ; -2.693              ;
;  clockDiv:clkDiv_50_2|clock_1Khz_int   ; -0.597   ; -0.396 ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv_50_2|clock_1Mhz_int   ; -0.587   ; -0.478 ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv|clock_100Khz_int      ; -0.572   ; -0.327 ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv|clock_100hz_int       ; -0.594   ; -0.364 ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv|clock_10Hz_int        ; -0.189   ; 0.201  ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv|clock_10Khz_int       ; -0.533   ; 0.044  ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv|clock_1Hz             ; -10.030  ; 0.184  ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv|clock_1Khz_int        ; -0.520   ; 0.003  ; N/A      ; N/A     ; -1.285              ;
;  clockDiv:clkDiv|clock_1Mhz_int        ; -0.537   ; 0.030  ; N/A      ; N/A     ; -1.285              ;
;  swapButton                            ; 0.210    ; 0.208  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                        ; -768.738 ; -4.457 ; 0.0      ; 0.0     ; -343.925            ;
;  CLOCK2_50                             ; -5.286   ; 0.000  ; N/A      ; N/A     ; -11.995             ;
;  CLOCK_50                              ; -4.395   ; 0.000  ; N/A      ; N/A     ; -11.995             ;
;  GClock                                ; -4.283   ; -0.035 ; N/A      ; N/A     ; -11.995             ;
;  clockDiv:clkDiv_50_1|clock_100Khz_int ; -1.034   ; -0.432 ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv_50_1|clock_100hz_int  ; -1.043   ; -0.248 ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv_50_1|clock_10Hz_int   ; -0.643   ; 0.000  ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv_50_1|clock_10Khz_int  ; -1.093   ; -0.378 ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv_50_1|clock_1Hz        ; -73.838  ; 0.000  ; N/A      ; N/A     ; -88.869             ;
;  clockDiv:clkDiv_50_1|clock_1Khz_int   ; -0.983   ; -0.335 ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv_50_1|clock_1Mhz_int   ; -1.034   ; -0.372 ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv_50_2|clock_100Khz_int ; -1.034   ; -0.419 ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv_50_2|clock_100hz_int  ; -1.092   ; -0.377 ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv_50_2|clock_10Hz_int   ; -0.642   ; 0.000  ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv_50_2|clock_10Khz_int  ; -1.014   ; -0.374 ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv_50_2|clock_1Hz        ; -43.120  ; 0.000  ; N/A      ; N/A     ; -32.316             ;
;  clockDiv:clkDiv_50_2|clock_1Khz_int   ; -1.032   ; -0.396 ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv_50_2|clock_1Mhz_int   ; -1.038   ; -0.478 ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv|clock_100Khz_int      ; -1.013   ; -0.327 ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv|clock_100hz_int       ; -1.059   ; -0.364 ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv|clock_10Hz_int        ; -0.468   ; 0.000  ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv|clock_10Khz_int       ; -0.835   ; 0.000  ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv|clock_1Hz             ; -621.122 ; 0.000  ; N/A      ; N/A     ; -89.950             ;
;  clockDiv:clkDiv|clock_1Khz_int        ; -0.808   ; 0.000  ; N/A      ; N/A     ; -5.140              ;
;  clockDiv:clkDiv|clock_1Mhz_int        ; -0.829   ; 0.000  ; N/A      ; N/A     ; -5.140              ;
;  swapButton                            ; 0.000    ; 0.000  ; N/A      ; N/A     ; -4.285              ;
+----------------------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port           ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+
; BranchOut           ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.887 ; 12.916 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; InstructionOut[*]   ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.938 ; 10.950 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[0]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.573  ; 8.572  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[1]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.204  ; 9.145  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[2]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.452  ; 9.360  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[3]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.645  ; 9.509  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[4]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.794  ; 8.780  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[5]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.612  ; 9.485  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[6]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.582  ; 9.570  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[7]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.952  ; 8.899  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[8]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.110 ; 9.986  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[9]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.690  ; 8.662  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[10] ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.938 ; 10.950 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[11] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.829  ; 9.953  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[12] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.572  ; 9.493  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[13] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.812  ; 9.704  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[14] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.963  ; 9.924  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[15] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.710  ; 9.582  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[16] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.267  ; 9.108  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[17] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.973  ; 10.041 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[18] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.966  ; 8.910  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[19] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.479  ; 8.484  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[20] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.062  ; 8.948  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[21] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.970  ; 9.812  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[22] ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.035 ; 9.959  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[23] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.679  ; 8.618  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[24] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.348  ; 9.362  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[25] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.929  ; 8.826  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[26] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.599  ; 8.594  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[27] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.541  ; 9.446  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[28] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.411  ; 9.396  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[29] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.171  ; 8.154  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[30] ; clockDiv:clkDiv_50_1|clock_1Hz ; 9.256  ; 9.345  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[31] ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.907  ; 8.817  ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MemWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.406 ; 13.461 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_1|clock_1Hz ; 19.943 ; 19.851 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 19.874 ; 19.851 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 19.159 ; 19.082 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 18.680 ; 18.447 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 18.845 ; 18.730 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 18.931 ; 18.827 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 18.895 ; 18.748 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 19.943 ; 19.790 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 19.311 ; 19.283 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; RegWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.115 ; 13.208 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; ZeroOut             ; clockDiv:clkDiv_50_1|clock_1Hz ; 21.592 ; 21.366 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 26.392 ; 26.373 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 21.299 ; 21.283 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.957 ; 24.814 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 26.392 ; 26.373 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 22.767 ; 22.883 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 23.703 ; 23.806 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.813 ; 24.621 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.671 ; 24.764 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.352 ; 24.311 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 23.478 ; 23.427 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.003 ; 23.932 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 23.274 ; 23.384 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.352 ; 24.311 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 22.483 ; 22.541 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.097 ; 24.138 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 24.118 ; 24.087 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display3[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.217 ; 13.221 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.159 ; 13.129 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.959 ; 13.184 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.810 ; 12.849 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.022 ; 13.156 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.521 ; 12.632 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.217 ; 13.221 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.795 ; 12.859 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display4[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.957 ; 13.894 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.957 ; 13.894 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.345 ; 13.351 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.587 ; 13.539 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.792 ; 12.919 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.734 ; 12.985 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.358 ; 12.409 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.500 ; 12.697 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display5[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.122 ; 12.899 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.122 ; 12.899 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.796 ; 12.898 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.326 ; 12.488 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.462 ; 12.541 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.291 ; 12.221 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.883 ; 12.046 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.632 ; 11.802 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display6[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.477 ; 13.423 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.938 ; 11.830 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 13.477 ; 13.423 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.056 ; 12.144 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.274 ; 11.380 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.237 ; 11.374 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.638 ; 11.723 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.196 ; 11.300 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display7[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.952 ; 12.905 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.952 ; 12.698 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.198 ; 11.312 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.148 ; 11.251 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.659 ; 12.905 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.166 ; 11.275 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 12.644 ; 12.647 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.810 ; 11.901 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display8[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.732 ; 11.865 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.961 ; 10.828 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.176 ; 10.265 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.800 ; 10.849 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.098 ; 11.198 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.732 ; 11.865 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 11.298 ; 11.477 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 10.798 ; 10.844 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.635 ; 12.613 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.635 ; 12.613 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.284 ; 12.207 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.411 ; 12.222 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.237 ; 12.129 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.626 ; 12.511 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.234 ; 12.085 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 12.380 ; 12.207 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 11.264 ; 11.108 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 19.154 ; 19.134 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.513 ; 14.501 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 17.719 ; 17.582 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 19.154 ; 19.134 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 15.529 ; 15.645 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.464 ; 16.568 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 17.575 ; 17.383 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 17.433 ; 17.532 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.747 ; 16.706 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 15.837 ; 15.754 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.303 ; 16.324 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 15.659 ; 15.778 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.747 ; 16.706 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 14.866 ; 14.821 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.482 ; 16.512 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 16.512 ; 16.481 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv|clock_1Hz      ; 19.029 ; 18.876 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[0]          ; clockDiv:clkDiv|clock_1Hz      ; 18.863 ; 18.840 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[1]          ; clockDiv:clkDiv|clock_1Hz      ; 17.816 ; 17.739 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[2]          ; clockDiv:clkDiv|clock_1Hz      ; 17.671 ; 17.438 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[3]          ; clockDiv:clkDiv|clock_1Hz      ; 17.931 ; 17.816 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[4]          ; clockDiv:clkDiv|clock_1Hz      ; 18.013 ; 17.913 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[5]          ; clockDiv:clkDiv|clock_1Hz      ; 17.981 ; 17.834 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[6]          ; clockDiv:clkDiv|clock_1Hz      ; 19.029 ; 18.876 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[7]          ; clockDiv:clkDiv|clock_1Hz      ; 18.367 ; 18.339 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; ZeroOut             ; clockDiv:clkDiv|clock_1Hz      ; 20.648 ; 20.422 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; clockDiv:clkDiv|clock_1Hz      ; 25.381 ; 25.362 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[0]      ; clockDiv:clkDiv|clock_1Hz      ; 20.288 ; 20.272 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[1]      ; clockDiv:clkDiv|clock_1Hz      ; 23.946 ; 23.803 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[2]      ; clockDiv:clkDiv|clock_1Hz      ; 25.381 ; 25.362 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[3]      ; clockDiv:clkDiv|clock_1Hz      ; 21.756 ; 21.872 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[4]      ; clockDiv:clkDiv|clock_1Hz      ; 22.692 ; 22.795 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[5]      ; clockDiv:clkDiv|clock_1Hz      ; 23.802 ; 23.610 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[6]      ; clockDiv:clkDiv|clock_1Hz      ; 23.660 ; 23.753 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display2[*]       ; clockDiv:clkDiv|clock_1Hz      ; 23.408 ; 23.367 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[0]      ; clockDiv:clkDiv|clock_1Hz      ; 22.534 ; 22.483 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[1]      ; clockDiv:clkDiv|clock_1Hz      ; 23.059 ; 22.988 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[2]      ; clockDiv:clkDiv|clock_1Hz      ; 22.330 ; 22.440 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[3]      ; clockDiv:clkDiv|clock_1Hz      ; 23.408 ; 23.367 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[4]      ; clockDiv:clkDiv|clock_1Hz      ; 21.539 ; 21.597 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[5]      ; clockDiv:clkDiv|clock_1Hz      ; 23.153 ; 23.194 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[6]      ; clockDiv:clkDiv|clock_1Hz      ; 23.174 ; 23.143 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; swapButton                     ; 13.695 ; 13.754 ; Rise       ; swapButton                     ;
;  o_display1[0]      ; swapButton                     ; 10.296 ; 10.281 ; Rise       ; swapButton                     ;
;  o_display1[1]      ; swapButton                     ; 12.246 ; 12.061 ; Rise       ; swapButton                     ;
;  o_display1[2]      ; swapButton                     ; 13.695 ; 13.754 ; Rise       ; swapButton                     ;
;  o_display1[3]      ; swapButton                     ; 9.801  ; 9.852  ; Rise       ; swapButton                     ;
;  o_display1[4]      ; swapButton                     ; 11.031 ; 11.106 ; Rise       ; swapButton                     ;
;  o_display1[5]      ; swapButton                     ; 12.472 ; 12.257 ; Rise       ; swapButton                     ;
;  o_display1[6]      ; swapButton                     ; 12.319 ; 12.420 ; Rise       ; swapButton                     ;
; o_display2[*]       ; swapButton                     ; 11.342 ; 11.462 ; Rise       ; swapButton                     ;
;  o_display2[0]      ; swapButton                     ; 10.773 ; 10.651 ; Rise       ; swapButton                     ;
;  o_display2[1]      ; swapButton                     ; 11.114 ; 11.064 ; Rise       ; swapButton                     ;
;  o_display2[2]      ; swapButton                     ; 10.575 ; 10.701 ; Rise       ; swapButton                     ;
;  o_display2[3]      ; swapButton                     ; 11.303 ; 11.266 ; Rise       ; swapButton                     ;
;  o_display2[4]      ; swapButton                     ; 9.593  ; 9.675  ; Rise       ; swapButton                     ;
;  o_display2[5]      ; swapButton                     ; 11.310 ; 11.462 ; Rise       ; swapButton                     ;
;  o_display2[6]      ; swapButton                     ; 11.342 ; 11.383 ; Rise       ; swapButton                     ;
; o_display3[*]       ; swapButton                     ; 9.106  ; 9.101  ; Rise       ; swapButton                     ;
;  o_display3[0]      ; swapButton                     ; 8.816  ; 8.850  ; Rise       ; swapButton                     ;
;  o_display3[1]      ; swapButton                     ; 9.106  ; 9.101  ; Rise       ; swapButton                     ;
;  o_display3[2]      ; swapButton                     ; 8.869  ; 8.837  ; Rise       ; swapButton                     ;
;  o_display3[3]      ; swapButton                     ; 9.082  ; 9.084  ; Rise       ; swapButton                     ;
;  o_display3[4]      ; swapButton                     ; 8.583  ; 8.540  ; Rise       ; swapButton                     ;
;  o_display3[5]      ; swapButton                     ; 8.813  ; 8.815  ; Rise       ; swapButton                     ;
;  o_display3[6]      ; swapButton                     ; 8.863  ; 8.830  ; Rise       ; swapButton                     ;
; o_display4[*]       ; swapButton                     ; 11.463 ; 11.486 ; Rise       ; swapButton                     ;
;  o_display4[0]      ; swapButton                     ; 11.463 ; 11.486 ; Rise       ; swapButton                     ;
;  o_display4[1]      ; swapButton                     ; 10.967 ; 10.846 ; Rise       ; swapButton                     ;
;  o_display4[2]      ; swapButton                     ; 11.215 ; 11.091 ; Rise       ; swapButton                     ;
;  o_display4[3]      ; swapButton                     ; 10.063 ; 10.115 ; Rise       ; swapButton                     ;
;  o_display4[4]      ; swapButton                     ; 8.480  ; 8.492  ; Rise       ; swapButton                     ;
;  o_display4[5]      ; swapButton                     ; 9.952  ; 9.966  ; Rise       ; swapButton                     ;
;  o_display4[6]      ; swapButton                     ; 10.119 ; 10.193 ; Rise       ; swapButton                     ;
; o_display5[*]       ; swapButton                     ; 9.757  ; 9.743  ; Rise       ; swapButton                     ;
;  o_display5[0]      ; swapButton                     ; 9.588  ; 9.548  ; Rise       ; swapButton                     ;
;  o_display5[1]      ; swapButton                     ; 9.757  ; 9.743  ; Rise       ; swapButton                     ;
;  o_display5[2]      ; swapButton                     ; 9.075  ; 9.030  ; Rise       ; swapButton                     ;
;  o_display5[3]      ; swapButton                     ; 9.085  ; 9.036  ; Rise       ; swapButton                     ;
;  o_display5[4]      ; swapButton                     ; 8.905  ; 8.885  ; Rise       ; swapButton                     ;
;  o_display5[5]      ; swapButton                     ; 8.879  ; 8.853  ; Rise       ; swapButton                     ;
;  o_display5[6]      ; swapButton                     ; 8.641  ; 8.592  ; Rise       ; swapButton                     ;
; o_display6[*]       ; swapButton                     ; 11.356 ; 11.153 ; Rise       ; swapButton                     ;
;  o_display6[0]      ; swapButton                     ; 9.355  ; 9.471  ; Rise       ; swapButton                     ;
;  o_display6[1]      ; swapButton                     ; 11.356 ; 11.153 ; Rise       ; swapButton                     ;
;  o_display6[2]      ; swapButton                     ; 9.700  ; 9.607  ; Rise       ; swapButton                     ;
;  o_display6[3]      ; swapButton                     ; 9.307  ; 9.228  ; Rise       ; swapButton                     ;
;  o_display6[4]      ; swapButton                     ; 9.273  ; 9.188  ; Rise       ; swapButton                     ;
;  o_display6[5]      ; swapButton                     ; 9.681  ; 9.552  ; Rise       ; swapButton                     ;
;  o_display6[6]      ; swapButton                     ; 8.839  ; 8.745  ; Rise       ; swapButton                     ;
; o_display7[*]       ; swapButton                     ; 10.304 ; 10.101 ; Rise       ; swapButton                     ;
;  o_display7[0]      ; swapButton                     ; 8.861  ; 8.898  ; Rise       ; swapButton                     ;
;  o_display7[1]      ; swapButton                     ; 8.853  ; 8.761  ; Rise       ; swapButton                     ;
;  o_display7[2]      ; swapButton                     ; 8.800  ; 8.704  ; Rise       ; swapButton                     ;
;  o_display7[3]      ; swapButton                     ; 8.902  ; 8.863  ; Rise       ; swapButton                     ;
;  o_display7[4]      ; swapButton                     ; 8.814  ; 8.717  ; Rise       ; swapButton                     ;
;  o_display7[5]      ; swapButton                     ; 10.304 ; 10.101 ; Rise       ; swapButton                     ;
;  o_display7[6]      ; swapButton                     ; 9.460  ; 9.347  ; Rise       ; swapButton                     ;
; o_display8[*]       ; swapButton                     ; 10.320 ; 10.241 ; Rise       ; swapButton                     ;
;  o_display8[0]      ; swapButton                     ; 9.279  ; 9.360  ; Rise       ; swapButton                     ;
;  o_display8[1]      ; swapButton                     ; 9.426  ; 9.314  ; Rise       ; swapButton                     ;
;  o_display8[2]      ; swapButton                     ; 9.360  ; 9.291  ; Rise       ; swapButton                     ;
;  o_display8[3]      ; swapButton                     ; 10.320 ; 10.241 ; Rise       ; swapButton                     ;
;  o_display8[4]      ; swapButton                     ; 8.799  ; 8.709  ; Rise       ; swapButton                     ;
;  o_display8[5]      ; swapButton                     ; 8.802  ; 8.705  ; Rise       ; swapButton                     ;
;  o_display8[6]      ; swapButton                     ; 10.022 ; 9.887  ; Rise       ; swapButton                     ;
+---------------------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port           ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+---------------------+--------------------------------+-------+-------+------------+--------------------------------+
; BranchOut           ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.802 ; 6.100 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; InstructionOut[*]   ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.114 ; 4.230 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[0]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.331 ; 4.475 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[1]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.578 ; 4.748 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[2]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.677 ; 4.854 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[3]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.783 ; 4.968 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[4]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.442 ; 4.590 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[5]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.745 ; 4.911 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[6]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.787 ; 4.989 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[7]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.483 ; 4.625 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[8]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.022 ; 5.225 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[9]  ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.370 ; 4.522 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[10] ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.435 ; 5.727 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[11] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.977 ; 5.244 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[12] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.786 ; 4.966 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[13] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.908 ; 5.087 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[14] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.975 ; 5.180 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[15] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.817 ; 4.994 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[16] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.589 ; 4.723 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[17] ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.010 ; 5.260 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[18] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.496 ; 4.641 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[19] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.290 ; 4.424 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[20] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.521 ; 4.657 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[21] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.925 ; 5.115 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[22] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.991 ; 5.215 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[23] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.330 ; 4.464 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[24] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.655 ; 4.859 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[25] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.463 ; 4.605 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[26] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.332 ; 4.481 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[27] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.728 ; 4.919 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[28] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.730 ; 4.935 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[29] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.114 ; 4.230 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[30] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.653 ; 4.862 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  InstructionOut[31] ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.448 ; 4.582 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MemWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.686 ; 6.023 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.357 ; 5.550 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.174 ; 6.406 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.932 ; 6.194 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.135 ; 6.333 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.902 ; 6.044 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.024 ; 6.156 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.118 ; 6.393 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.957 ; 6.181 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.357 ; 5.550 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; RegWriteOut         ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.471 ; 5.728 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; ZeroOut             ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.831 ; 8.161 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.628 ; 5.860 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.628 ; 5.860 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.754 ; 7.427 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 8.120 ; 7.691 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.255 ; 6.058 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.779 ; 6.527 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.721 ; 7.367 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.484 ; 7.154 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.903 ; 5.779 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.341 ; 6.577 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.753 ; 6.458 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.625 ; 6.369 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.827 ; 6.537 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.903 ; 5.779 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.128 ; 6.928 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 7.121 ; 6.885 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display3[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.366 ; 5.135 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.366 ; 5.497 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.528 ; 5.392 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.392 ; 5.421 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.502 ; 5.384 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.375 ; 5.135 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.602 ; 5.461 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display3[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.392 ; 5.277 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display4[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.576 ; 5.495 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.233 ; 6.449 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.114 ; 5.926 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.422 ; 6.453 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.715 ; 5.620 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.797 ; 5.713 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.576 ; 5.495 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display4[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.644 ; 5.564 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display5[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.747 ; 4.710 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.286 ; 5.370 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.355 ; 5.250 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.135 ; 5.204 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.142 ; 5.060 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.006 ; 4.940 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.880 ; 4.834 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display5[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.747 ; 4.710 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display6[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.851 ; 4.805 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.088 ; 5.184 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.244 ; 6.084 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.286 ; 5.340 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.890 ; 4.848 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.868 ; 4.829 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.074 ; 4.993 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display6[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.851 ; 4.805 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display7[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.309 ; 5.273 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.054 ; 6.133 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.359 ; 5.302 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.309 ; 5.298 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.117 ; 6.014 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.344 ; 5.273 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 6.334 ; 6.219 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display7[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.671 ; 5.580 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; o_display8[*]       ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.653 ; 4.553 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[0]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.835 ; 4.967 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[1]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.653 ; 4.553 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[2]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.941 ; 4.876 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[3]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.160 ; 5.012 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[4]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.170 ; 4.975 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[5]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 5.255 ; 5.109 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
;  o_display8[6]      ; clockDiv:clkDiv_50_1|clock_1Hz ; 4.953 ; 4.808 ; Rise       ; clockDiv:clkDiv_50_1|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.478 ; 5.745 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[0]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.037 ; 6.233 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[1]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.833 ; 5.999 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[2]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.992 ; 6.304 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[3]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.914 ; 6.246 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[4]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.141 ; 6.482 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[5]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.827 ; 6.124 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[6]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.949 ; 6.274 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  MuxOut[7]          ; clockDiv:clkDiv_50_2|clock_1Hz ; 5.478 ; 5.745 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display1[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.540 ; 6.757 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 6.540 ; 6.757 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.737 ; 8.428 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 9.320 ; 9.023 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.316 ; 7.135 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.865 ; 7.614 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.688 ; 8.360 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display1[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 8.455 ; 8.143 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; o_display2[*]       ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.018 ; 6.626 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[0]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.097 ; 7.310 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[1]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.608 ; 7.336 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[2]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.284 ; 7.306 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[3]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.747 ; 7.446 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[4]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.018 ; 6.626 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[5]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.817 ; 7.629 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
;  o_display2[6]      ; clockDiv:clkDiv_50_2|clock_1Hz ; 7.860 ; 7.650 ; Rise       ; clockDiv:clkDiv_50_2|clock_1Hz ;
; MuxOut[*]           ; clockDiv:clkDiv|clock_1Hz      ; 4.863 ; 5.116 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[0]          ; clockDiv:clkDiv|clock_1Hz      ; 5.595 ; 5.935 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[1]          ; clockDiv:clkDiv|clock_1Hz      ; 5.503 ; 5.772 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[2]          ; clockDiv:clkDiv|clock_1Hz      ; 5.472 ; 5.625 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[3]          ; clockDiv:clkDiv|clock_1Hz      ; 5.459 ; 5.677 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[4]          ; clockDiv:clkDiv|clock_1Hz      ; 5.379 ; 5.560 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[5]          ; clockDiv:clkDiv|clock_1Hz      ; 5.460 ; 5.734 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[6]          ; clockDiv:clkDiv|clock_1Hz      ; 5.126 ; 5.283 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  MuxOut[7]          ; clockDiv:clkDiv|clock_1Hz      ; 4.863 ; 5.116 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; ZeroOut             ; clockDiv:clkDiv|clock_1Hz      ; 7.420 ; 7.694 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; clockDiv:clkDiv|clock_1Hz      ; 6.189 ; 6.390 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[0]      ; clockDiv:clkDiv|clock_1Hz      ; 6.189 ; 6.390 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[1]      ; clockDiv:clkDiv|clock_1Hz      ; 8.282 ; 7.973 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[2]      ; clockDiv:clkDiv|clock_1Hz      ; 8.865 ; 8.581 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[3]      ; clockDiv:clkDiv|clock_1Hz      ; 6.861 ; 6.680 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[4]      ; clockDiv:clkDiv|clock_1Hz      ; 7.410 ; 7.159 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[5]      ; clockDiv:clkDiv|clock_1Hz      ; 8.233 ; 7.905 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display1[6]      ; clockDiv:clkDiv|clock_1Hz      ; 8.000 ; 7.688 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display2[*]       ; clockDiv:clkDiv|clock_1Hz      ; 6.353 ; 6.199 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[0]      ; clockDiv:clkDiv|clock_1Hz      ; 6.697 ; 6.898 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[1]      ; clockDiv:clkDiv|clock_1Hz      ; 7.187 ; 6.928 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[2]      ; clockDiv:clkDiv|clock_1Hz      ; 6.897 ; 6.659 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[3]      ; clockDiv:clkDiv|clock_1Hz      ; 7.324 ; 7.015 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[4]      ; clockDiv:clkDiv|clock_1Hz      ; 6.353 ; 6.199 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[5]      ; clockDiv:clkDiv|clock_1Hz      ; 7.450 ; 7.204 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
;  o_display2[6]      ; clockDiv:clkDiv|clock_1Hz      ; 7.450 ; 7.240 ; Rise       ; clockDiv:clkDiv|clock_1Hz      ;
; o_display1[*]       ; swapButton                     ; 4.836 ; 4.688 ; Rise       ; swapButton                     ;
;  o_display1[0]      ; swapButton                     ; 4.952 ; 5.125 ; Rise       ; swapButton                     ;
;  o_display1[1]      ; swapButton                     ; 6.344 ; 6.064 ; Rise       ; swapButton                     ;
;  o_display1[2]      ; swapButton                     ; 6.999 ; 6.589 ; Rise       ; swapButton                     ;
;  o_display1[3]      ; swapButton                     ; 4.836 ; 4.688 ; Rise       ; swapButton                     ;
;  o_display1[4]      ; swapButton                     ; 5.543 ; 5.321 ; Rise       ; swapButton                     ;
;  o_display1[5]      ; swapButton                     ; 6.473 ; 6.159 ; Rise       ; swapButton                     ;
;  o_display1[6]      ; swapButton                     ; 6.251 ; 5.951 ; Rise       ; swapButton                     ;
; o_display2[*]       ; swapButton                     ; 4.705 ; 4.596 ; Rise       ; swapButton                     ;
;  o_display2[0]      ; swapButton                     ; 5.103 ; 5.329 ; Rise       ; swapButton                     ;
;  o_display2[1]      ; swapButton                     ; 5.540 ; 5.306 ; Rise       ; swapButton                     ;
;  o_display2[2]      ; swapButton                     ; 5.323 ; 5.070 ; Rise       ; swapButton                     ;
;  o_display2[3]      ; swapButton                     ; 5.615 ; 5.371 ; Rise       ; swapButton                     ;
;  o_display2[4]      ; swapButton                     ; 4.705 ; 4.596 ; Rise       ; swapButton                     ;
;  o_display2[5]      ; swapButton                     ; 5.861 ; 5.649 ; Rise       ; swapButton                     ;
;  o_display2[6]      ; swapButton                     ; 5.877 ; 5.654 ; Rise       ; swapButton                     ;
; o_display3[*]       ; swapButton                     ; 4.250 ; 4.120 ; Rise       ; swapButton                     ;
;  o_display3[0]      ; swapButton                     ; 4.250 ; 4.535 ; Rise       ; swapButton                     ;
;  o_display3[1]      ; swapButton                     ; 4.683 ; 4.389 ; Rise       ; swapButton                     ;
;  o_display3[2]      ; swapButton                     ; 4.551 ; 4.263 ; Rise       ; swapButton                     ;
;  o_display3[3]      ; swapButton                     ; 4.659 ; 4.372 ; Rise       ; swapButton                     ;
;  o_display3[4]      ; swapButton                     ; 4.385 ; 4.120 ; Rise       ; swapButton                     ;
;  o_display3[5]      ; swapButton                     ; 4.515 ; 4.242 ; Rise       ; swapButton                     ;
;  o_display3[6]      ; swapButton                     ; 4.561 ; 4.268 ; Rise       ; swapButton                     ;
; o_display4[*]       ; swapButton                     ; 4.331 ; 4.104 ; Rise       ; swapButton                     ;
;  o_display4[0]      ; swapButton                     ; 5.537 ; 5.999 ; Rise       ; swapButton                     ;
;  o_display4[1]      ; swapButton                     ; 5.667 ; 5.234 ; Rise       ; swapButton                     ;
;  o_display4[2]      ; swapButton                     ; 5.983 ; 5.610 ; Rise       ; swapButton                     ;
;  o_display4[3]      ; swapButton                     ; 5.150 ; 4.822 ; Rise       ; swapButton                     ;
;  o_display4[4]      ; swapButton                     ; 4.331 ; 4.104 ; Rise       ; swapButton                     ;
;  o_display4[5]      ; swapButton                     ; 5.127 ; 4.800 ; Rise       ; swapButton                     ;
;  o_display4[6]      ; swapButton                     ; 5.199 ; 4.873 ; Rise       ; swapButton                     ;
; o_display5[*]       ; swapButton                     ; 4.411 ; 4.150 ; Rise       ; swapButton                     ;
;  o_display5[0]      ; swapButton                     ; 4.591 ; 4.886 ; Rise       ; swapButton                     ;
;  o_display5[1]      ; swapButton                     ; 5.013 ; 4.684 ; Rise       ; swapButton                     ;
;  o_display5[2]      ; swapButton                     ; 4.678 ; 4.392 ; Rise       ; swapButton                     ;
;  o_display5[3]      ; swapButton                     ; 4.687 ; 4.400 ; Rise       ; swapButton                     ;
;  o_display5[4]      ; swapButton                     ; 4.553 ; 4.281 ; Rise       ; swapButton                     ;
;  o_display5[5]      ; swapButton                     ; 4.540 ; 4.270 ; Rise       ; swapButton                     ;
;  o_display5[6]      ; swapButton                     ; 4.411 ; 4.150 ; Rise       ; swapButton                     ;
; o_display6[*]       ; swapButton                     ; 4.535 ; 4.261 ; Rise       ; swapButton                     ;
;  o_display6[0]      ; swapButton                     ; 4.535 ; 4.863 ; Rise       ; swapButton                     ;
;  o_display6[1]      ; swapButton                     ; 6.016 ; 5.611 ; Rise       ; swapButton                     ;
;  o_display6[2]      ; swapButton                     ; 4.988 ; 4.655 ; Rise       ; swapButton                     ;
;  o_display6[3]      ; swapButton                     ; 4.751 ; 4.456 ; Rise       ; swapButton                     ;
;  o_display6[4]      ; swapButton                     ; 4.729 ; 4.437 ; Rise       ; swapButton                     ;
;  o_display6[5]      ; swapButton                     ; 4.934 ; 4.599 ; Rise       ; swapButton                     ;
;  o_display6[6]      ; swapButton                     ; 4.541 ; 4.261 ; Rise       ; swapButton                     ;
; o_display7[*]       ; swapButton                     ; 4.251 ; 4.205 ; Rise       ; swapButton                     ;
;  o_display7[0]      ; swapButton                     ; 4.251 ; 4.503 ; Rise       ; swapButton                     ;
;  o_display7[1]      ; swapButton                     ; 4.527 ; 4.241 ; Rise       ; swapButton                     ;
;  o_display7[2]      ; swapButton                     ; 4.489 ; 4.205 ; Rise       ; swapButton                     ;
;  o_display7[3]      ; swapButton                     ; 4.505 ; 4.253 ; Rise       ; swapButton                     ;
;  o_display7[4]      ; swapButton                     ; 4.501 ; 4.217 ; Rise       ; swapButton                     ;
;  o_display7[5]      ; swapButton                     ; 5.505 ; 5.163 ; Rise       ; swapButton                     ;
;  o_display7[6]      ; swapButton                     ; 4.832 ; 4.506 ; Rise       ; swapButton                     ;
; o_display8[*]       ; swapButton                     ; 4.494 ; 4.233 ; Rise       ; swapButton                     ;
;  o_display8[0]      ; swapButton                     ; 4.494 ; 4.804 ; Rise       ; swapButton                     ;
;  o_display8[1]      ; swapButton                     ; 4.810 ; 4.500 ; Rise       ; swapButton                     ;
;  o_display8[2]      ; swapButton                     ; 4.829 ; 4.511 ; Rise       ; swapButton                     ;
;  o_display8[3]      ; swapButton                     ; 5.317 ; 4.959 ; Rise       ; swapButton                     ;
;  o_display8[4]      ; swapButton                     ; 4.508 ; 4.233 ; Rise       ; swapButton                     ;
;  o_display8[5]      ; swapButton                     ; 4.516 ; 4.238 ; Rise       ; swapButton                     ;
;  o_display8[6]      ; swapButton                     ; 5.110 ; 4.755 ; Rise       ; swapButton                     ;
+---------------------+--------------------------------+-------+-------+------------+--------------------------------+


+--------------------------------------------------------------------+
; Progagation Delay                                                  ;
+----------------+---------------+--------+--------+--------+--------+
; Input Port     ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+----------------+---------------+--------+--------+--------+--------+
; ValueSelect[0] ; MuxOut[0]     ; 12.537 ; 12.607 ; 13.022 ; 12.999 ;
; ValueSelect[0] ; MuxOut[1]     ; 12.663 ; 12.662 ; 13.136 ; 13.059 ;
; ValueSelect[0] ; MuxOut[2]     ; 11.691 ; 11.636 ; 12.120 ; 12.065 ;
; ValueSelect[0] ; MuxOut[3]     ; 12.930 ; 12.886 ; 13.272 ; 13.265 ;
; ValueSelect[0] ; MuxOut[4]     ; 12.748 ; 12.660 ; 13.114 ; 13.017 ;
; ValueSelect[0] ; MuxOut[5]     ; 12.357 ; 12.317 ; 12.755 ; 12.741 ;
; ValueSelect[0] ; MuxOut[6]     ; 11.415 ; 11.345 ; 11.806 ; 11.667 ;
; ValueSelect[0] ; MuxOut[7]     ; 10.551 ; 10.737 ; 11.121 ; 11.008 ;
; ValueSelect[0] ; o_display1[0] ; 14.584 ; 14.573 ; 14.926 ; 14.930 ;
; ValueSelect[0] ; o_display1[1] ; 18.127 ; 17.990 ; 18.524 ; 18.434 ;
; ValueSelect[0] ; o_display1[2] ; 19.492 ; 19.585 ; 19.965 ; 19.982 ;
; ValueSelect[0] ; o_display1[3] ; 15.905 ; 16.063 ; 16.376 ; 16.460 ;
; ValueSelect[0] ; o_display1[4] ; 16.870 ; 16.867 ; 17.267 ; 17.340 ;
; ValueSelect[0] ; o_display1[5] ; 17.996 ; 17.785 ; 18.393 ; 18.192 ;
; ValueSelect[0] ; o_display1[6] ; 17.830 ; 17.987 ; 18.269 ; 18.384 ;
; ValueSelect[0] ; o_display2[0] ; 15.959 ; 15.876 ; 16.325 ; 16.242 ;
; ValueSelect[0] ; o_display2[1] ; 16.393 ; 16.446 ; 16.750 ; 16.812 ;
; ValueSelect[0] ; o_display2[2] ; 15.759 ; 15.900 ; 16.116 ; 16.266 ;
; ValueSelect[0] ; o_display2[3] ; 16.869 ; 16.828 ; 17.235 ; 17.194 ;
; ValueSelect[0] ; o_display2[4] ; 14.988 ; 14.959 ; 15.354 ; 15.316 ;
; ValueSelect[0] ; o_display2[5] ; 16.604 ; 16.634 ; 16.970 ; 17.000 ;
; ValueSelect[0] ; o_display2[6] ; 16.634 ; 16.603 ; 17.000 ; 16.969 ;
; ValueSelect[1] ; MuxOut[0]     ; 12.581 ; 12.558 ; 12.941 ; 12.999 ;
; ValueSelect[1] ; MuxOut[1]     ; 12.695 ; 12.618 ; 13.054 ; 13.053 ;
; ValueSelect[1] ; MuxOut[2]     ; 12.214 ; 12.197 ; 12.644 ; 12.589 ;
; ValueSelect[1] ; MuxOut[3]     ; 13.502 ; 13.458 ; 13.880 ; 13.873 ;
; ValueSelect[1] ; MuxOut[4]     ; 13.320 ; 13.232 ; 13.722 ; 13.625 ;
; ValueSelect[1] ; MuxOut[5]     ; 12.759 ; 12.663 ; 13.147 ; 13.087 ;
; ValueSelect[1] ; MuxOut[6]     ; 11.987 ; 11.917 ; 12.414 ; 12.275 ;
; ValueSelect[1] ; MuxOut[7]     ; 11.116 ; 11.309 ; 11.729 ; 11.499 ;
; ValueSelect[1] ; o_display1[0] ; 15.156 ; 15.145 ; 15.534 ; 15.538 ;
; ValueSelect[1] ; o_display1[1] ; 18.476 ; 18.383 ; 18.858 ; 18.761 ;
; ValueSelect[1] ; o_display1[2] ; 19.888 ; 19.873 ; 20.266 ; 20.288 ;
; ValueSelect[1] ; o_display1[3] ; 16.290 ; 16.404 ; 16.670 ; 16.782 ;
; ValueSelect[1] ; o_display1[4] ; 17.218 ; 17.290 ; 17.602 ; 17.668 ;
; ValueSelect[1] ; o_display1[5] ; 18.347 ; 18.176 ; 18.729 ; 18.554 ;
; ValueSelect[1] ; o_display1[6] ; 18.184 ; 18.329 ; 18.565 ; 18.707 ;
; ValueSelect[1] ; o_display2[0] ; 16.531 ; 16.448 ; 16.933 ; 16.850 ;
; ValueSelect[1] ; o_display2[1] ; 16.965 ; 17.018 ; 17.358 ; 17.420 ;
; ValueSelect[1] ; o_display2[2] ; 16.331 ; 16.472 ; 16.724 ; 16.874 ;
; ValueSelect[1] ; o_display2[3] ; 17.441 ; 17.400 ; 17.843 ; 17.802 ;
; ValueSelect[1] ; o_display2[4] ; 15.560 ; 15.531 ; 15.962 ; 15.924 ;
; ValueSelect[1] ; o_display2[5] ; 17.176 ; 17.206 ; 17.578 ; 17.608 ;
; ValueSelect[1] ; o_display2[6] ; 17.206 ; 17.175 ; 17.608 ; 17.577 ;
; ValueSelect[2] ; MuxOut[0]     ; 12.584 ; 12.654 ; 13.047 ; 13.063 ;
; ValueSelect[2] ; MuxOut[1]     ; 12.710 ; 12.709 ; 13.161 ; 13.117 ;
; ValueSelect[2] ; MuxOut[2]     ; 10.799 ; 9.914  ; 10.436 ; 11.139 ;
; ValueSelect[2] ; MuxOut[3]     ; 9.839  ; 9.846  ; 10.267 ; 10.265 ;
; ValueSelect[2] ; MuxOut[4]     ; 10.090 ; 10.028 ; 10.517 ; 10.446 ;
; ValueSelect[2] ; MuxOut[5]     ; 11.262 ; 10.486 ; 11.037 ; 11.581 ;
; ValueSelect[2] ; MuxOut[6]     ; 10.370 ; 10.264 ; 10.770 ; 10.674 ;
; ValueSelect[2] ; MuxOut[7]     ; 9.430  ; 9.401  ; 9.858  ; 9.820  ;
; ValueSelect[2] ; o_display1[0] ; 14.375 ; 14.399 ; 14.783 ; 14.807 ;
; ValueSelect[2] ; o_display1[1] ; 18.174 ; 18.037 ; 18.582 ; 18.459 ;
; ValueSelect[2] ; o_display1[2] ; 19.539 ; 19.632 ; 19.990 ; 20.040 ;
; ValueSelect[2] ; o_display1[3] ; 15.952 ; 16.110 ; 16.401 ; 16.518 ;
; ValueSelect[2] ; o_display1[4] ; 16.917 ; 16.914 ; 17.325 ; 17.365 ;
; ValueSelect[2] ; o_display1[5] ; 18.043 ; 17.832 ; 18.451 ; 18.240 ;
; ValueSelect[2] ; o_display1[6] ; 17.877 ; 18.034 ; 18.294 ; 18.442 ;
; ValueSelect[2] ; o_display2[0] ; 14.011 ; 13.924 ; 14.356 ; 14.260 ;
; ValueSelect[2] ; o_display2[1] ; 14.501 ; 14.465 ; 14.837 ; 14.810 ;
; ValueSelect[2] ; o_display2[2] ; 13.867 ; 13.668 ; 14.049 ; 14.263 ;
; ValueSelect[2] ; o_display2[3] ; 14.851 ; 14.846 ; 15.187 ; 15.191 ;
; ValueSelect[2] ; o_display2[4] ; 12.694 ; 13.074 ; 13.315 ; 13.211 ;
; ValueSelect[2] ; o_display2[5] ; 14.595 ; 14.672 ; 14.931 ; 15.017 ;
; ValueSelect[2] ; o_display2[6] ; 14.616 ; 14.621 ; 14.952 ; 14.966 ;
+----------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Progagation Delay                                      ;
+----------------+---------------+-------+-------+-------+-------+
; Input Port     ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+----------------+---------------+-------+-------+-------+-------+
; ValueSelect[0] ; MuxOut[0]     ; 5.566 ; 5.741 ; 6.288 ; 6.419 ;
; ValueSelect[0] ; MuxOut[1]     ; 5.602 ; 5.746 ; 6.325 ; 6.425 ;
; ValueSelect[0] ; MuxOut[2]     ; 5.610 ; 5.758 ; 6.279 ; 6.446 ;
; ValueSelect[0] ; MuxOut[3]     ; 5.617 ; 5.835 ; 6.252 ; 6.469 ;
; ValueSelect[0] ; MuxOut[4]     ; 5.362 ; 5.537 ; 6.009 ; 6.177 ;
; ValueSelect[0] ; MuxOut[5]     ; 5.541 ; 5.727 ; 6.176 ; 6.355 ;
; ValueSelect[0] ; MuxOut[6]     ; 5.518 ; 5.675 ; 6.153 ; 6.310 ;
; ValueSelect[0] ; MuxOut[7]     ; 5.237 ; 5.390 ; 5.884 ; 6.037 ;
; ValueSelect[0] ; o_display1[0] ; 6.194 ; 6.400 ; 6.902 ; 7.101 ;
; ValueSelect[0] ; o_display1[1] ; 8.440 ; 8.096 ; 9.075 ; 8.766 ;
; ValueSelect[0] ; o_display1[2] ; 9.023 ; 8.552 ; 9.658 ; 9.274 ;
; ValueSelect[0] ; o_display1[3] ; 6.992 ; 6.799 ; 7.654 ; 7.473 ;
; ValueSelect[0] ; o_display1[4] ; 7.557 ; 7.317 ; 8.203 ; 7.952 ;
; ValueSelect[0] ; o_display1[5] ; 8.364 ; 8.030 ; 9.026 ; 8.698 ;
; ValueSelect[0] ; o_display1[6] ; 8.141 ; 7.823 ; 8.793 ; 8.481 ;
; ValueSelect[0] ; o_display2[0] ; 6.787 ; 6.995 ; 7.434 ; 7.642 ;
; ValueSelect[0] ; o_display2[1] ; 7.322 ; 7.003 ; 7.957 ; 7.650 ;
; ValueSelect[0] ; o_display2[2] ; 6.998 ; 6.722 ; 7.633 ; 7.369 ;
; ValueSelect[0] ; o_display2[3] ; 7.421 ; 7.114 ; 8.068 ; 7.761 ;
; ValueSelect[0] ; o_display2[4] ; 6.449 ; 6.340 ; 7.096 ; 6.975 ;
; ValueSelect[0] ; o_display2[5] ; 7.502 ; 7.305 ; 8.149 ; 7.952 ;
; ValueSelect[0] ; o_display2[6] ; 7.574 ; 7.325 ; 8.209 ; 7.972 ;
; ValueSelect[1] ; MuxOut[0]     ; 5.643 ; 5.830 ; 6.328 ; 6.508 ;
; ValueSelect[1] ; MuxOut[1]     ; 5.672 ; 5.828 ; 6.355 ; 6.504 ;
; ValueSelect[1] ; MuxOut[2]     ; 5.499 ; 5.662 ; 6.169 ; 6.315 ;
; ValueSelect[1] ; MuxOut[3]     ; 5.469 ; 5.677 ; 6.123 ; 6.324 ;
; ValueSelect[1] ; MuxOut[4]     ; 5.816 ; 5.997 ; 6.513 ; 6.694 ;
; ValueSelect[1] ; MuxOut[5]     ; 6.016 ; 6.210 ; 6.706 ; 6.900 ;
; ValueSelect[1] ; MuxOut[6]     ; 5.380 ; 5.531 ; 6.035 ; 6.179 ;
; ValueSelect[1] ; MuxOut[7]     ; 5.072 ; 5.215 ; 5.736 ; 5.872 ;
; ValueSelect[1] ; o_display1[0] ; 6.199 ; 6.400 ; 6.853 ; 7.054 ;
; ValueSelect[1] ; o_display1[1] ; 8.292 ; 7.983 ; 8.946 ; 8.637 ;
; ValueSelect[1] ; o_display1[2] ; 8.875 ; 8.583 ; 9.529 ; 9.230 ;
; ValueSelect[1] ; o_display1[3] ; 6.871 ; 6.690 ; 7.525 ; 7.344 ;
; ValueSelect[1] ; o_display1[4] ; 7.420 ; 7.169 ; 8.074 ; 7.823 ;
; ValueSelect[1] ; o_display1[5] ; 8.243 ; 7.915 ; 8.897 ; 8.569 ;
; ValueSelect[1] ; o_display1[6] ; 8.010 ; 7.698 ; 8.664 ; 8.352 ;
; ValueSelect[1] ; o_display2[0] ; 6.951 ; 7.152 ; 7.606 ; 7.807 ;
; ValueSelect[1] ; o_display2[1] ; 7.441 ; 7.182 ; 8.096 ; 7.837 ;
; ValueSelect[1] ; o_display2[2] ; 7.151 ; 6.913 ; 7.806 ; 7.568 ;
; ValueSelect[1] ; o_display2[3] ; 7.578 ; 7.269 ; 8.233 ; 7.924 ;
; ValueSelect[1] ; o_display2[4] ; 6.607 ; 6.453 ; 7.262 ; 7.108 ;
; ValueSelect[1] ; o_display2[5] ; 7.683 ; 7.458 ; 8.347 ; 8.113 ;
; ValueSelect[1] ; o_display2[6] ; 7.704 ; 7.494 ; 8.359 ; 8.149 ;
; ValueSelect[2] ; MuxOut[0]     ; 5.003 ; 5.168 ; 5.649 ; 5.807 ;
; ValueSelect[2] ; MuxOut[1]     ; 5.042 ; 5.176 ; 5.689 ; 5.816 ;
; ValueSelect[2] ; MuxOut[2]     ; 5.315 ; 5.125 ; 5.653 ; 6.124 ;
; ValueSelect[2] ; MuxOut[3]     ; 4.968 ; 5.121 ; 5.616 ; 5.762 ;
; ValueSelect[2] ; MuxOut[4]     ; 5.098 ; 5.245 ; 5.745 ; 5.885 ;
; ValueSelect[2] ; MuxOut[5]     ; 5.512 ; 5.433 ; 5.919 ; 6.360 ;
; ValueSelect[2] ; MuxOut[6]     ; 5.132 ; 5.270 ; 5.792 ; 5.928 ;
; ValueSelect[2] ; MuxOut[7]     ; 4.773 ; 4.891 ; 5.421 ; 5.532 ;
; ValueSelect[2] ; o_display1[0] ; 5.631 ; 5.837 ; 6.277 ; 6.483 ;
; ValueSelect[2] ; o_display1[1] ; 7.791 ; 7.482 ; 8.439 ; 8.130 ;
; ValueSelect[2] ; o_display1[2] ; 8.374 ; 7.989 ; 9.022 ; 8.635 ;
; ValueSelect[2] ; o_display1[3] ; 6.370 ; 6.189 ; 7.018 ; 6.837 ;
; ValueSelect[2] ; o_display1[4] ; 6.919 ; 6.668 ; 7.567 ; 7.316 ;
; ValueSelect[2] ; o_display1[5] ; 7.742 ; 7.414 ; 8.390 ; 8.062 ;
; ValueSelect[2] ; o_display1[6] ; 7.509 ; 7.197 ; 8.157 ; 7.845 ;
; ValueSelect[2] ; o_display2[0] ; 6.523 ; 6.731 ; 7.170 ; 7.378 ;
; ValueSelect[2] ; o_display2[1] ; 7.125 ; 6.739 ; 7.700 ; 7.386 ;
; ValueSelect[2] ; o_display2[2] ; 6.789 ; 6.458 ; 7.376 ; 7.105 ;
; ValueSelect[2] ; o_display2[3] ; 7.157 ; 6.850 ; 7.804 ; 7.497 ;
; ValueSelect[2] ; o_display2[4] ; 6.185 ; 6.140 ; 6.832 ; 6.718 ;
; ValueSelect[2] ; o_display2[5] ; 7.238 ; 7.041 ; 7.885 ; 7.688 ;
; ValueSelect[2] ; o_display2[6] ; 7.310 ; 7.061 ; 7.952 ; 7.708 ;
+----------------+---------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MuxOut[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MuxOut[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[24] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[25] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[26] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[27] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[28] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[29] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[30] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionOut[31] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BranchOut          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ZeroOut            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MemWriteOut        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RegWriteOut        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display1[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display2[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display3[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display4[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display5[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display6[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display7[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_display8[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ValueSelect[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ValueSelect[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ValueSelect[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; swapButton              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GClock                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK2_50               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MuxOut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MuxOut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; BranchOut          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ZeroOut            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MemWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RegWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_display1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; o_display1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; o_display2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; o_display3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_display4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display5[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_display6[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display6[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display7[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display7[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display7[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display7[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_display7[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_display8[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MuxOut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; BranchOut          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ZeroOut            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MemWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RegWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_display1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; o_display1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; o_display2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; o_display3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_display4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_display6[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_display7[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MuxOut[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MuxOut[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MuxOut[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; InstructionOut[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; InstructionOut[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BranchOut          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ZeroOut            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MemWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RegWriteOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_display1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_display1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_display2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_display3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_display4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_display4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display5[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_display6[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display6[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display7[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_display7[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_display8[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                             ; CLOCK2_50                             ; 28       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; CLOCK2_50                             ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 28       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; CLOCK_50                              ; 1        ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; clockDiv:clkDiv_50_1|clock_1Hz        ; 32       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_1Hz             ; clockDiv:clkDiv_50_1|clock_1Hz        ; 6        ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; clockDiv:clkDiv_50_1|clock_1Khz_int   ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int   ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; clockDiv:clkDiv_50_1|clock_10Hz_int   ; 12       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; clockDiv:clkDiv_50_1|clock_100hz_int  ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int  ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; clockDiv:clkDiv_50_2|clock_1Hz        ; 6346     ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; clockDiv:clkDiv_50_2|clock_1Hz        ; 8        ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_1Hz             ; clockDiv:clkDiv_50_2|clock_1Hz        ; 4336     ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; clockDiv:clkDiv_50_2|clock_1Khz_int   ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int   ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; clockDiv:clkDiv_50_2|clock_10Hz_int   ; 12       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; clockDiv:clkDiv_50_2|clock_100hz_int  ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int  ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; clockDiv:clkDiv|clock_1Hz             ; 46647    ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; clockDiv:clkDiv|clock_1Hz             ; 64       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_1Hz             ; clockDiv:clkDiv|clock_1Hz             ; 29969    ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_1Khz_int        ; clockDiv:clkDiv|clock_1Khz_int        ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_100hz_int       ; clockDiv:clkDiv|clock_1Khz_int        ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_1Mhz_int        ; clockDiv:clkDiv|clock_1Mhz_int        ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_100Khz_int      ; clockDiv:clkDiv|clock_1Mhz_int        ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_10Hz_int        ; clockDiv:clkDiv|clock_10Hz_int        ; 12       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_1Khz_int        ; clockDiv:clkDiv|clock_10Khz_int       ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_10Khz_int       ; clockDiv:clkDiv|clock_10Khz_int       ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_10Hz_int        ; clockDiv:clkDiv|clock_100hz_int       ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_100hz_int       ; clockDiv:clkDiv|clock_100hz_int       ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_10Khz_int       ; clockDiv:clkDiv|clock_100Khz_int      ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_100Khz_int      ; clockDiv:clkDiv|clock_100Khz_int      ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_10Hz_int        ; GClock                                ; 1        ; 0        ; 0        ; 0        ;
; GClock                                ; GClock                                ; 28       ; 0        ; 0        ; 0        ;
; swapButton                            ; swapButton                            ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                             ; CLOCK2_50                             ; 28       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; CLOCK2_50                             ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 28       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; CLOCK_50                              ; 1        ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; clockDiv:clkDiv_50_1|clock_1Hz        ; 32       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_1Hz             ; clockDiv:clkDiv_50_1|clock_1Hz        ; 6        ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; clockDiv:clkDiv_50_1|clock_1Khz_int   ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; clockDiv:clkDiv_50_1|clock_1Khz_int   ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_1Mhz_int   ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; clockDiv:clkDiv_50_1|clock_10Hz_int   ; 12       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_1Khz_int   ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_10Khz_int  ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_10Hz_int   ; clockDiv:clkDiv_50_1|clock_100hz_int  ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_100hz_int  ; clockDiv:clkDiv_50_1|clock_100hz_int  ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_10Khz_int  ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_100Khz_int ; clockDiv:clkDiv_50_1|clock_100Khz_int ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; clockDiv:clkDiv_50_2|clock_1Hz        ; 6346     ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; clockDiv:clkDiv_50_2|clock_1Hz        ; 8        ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_1Hz             ; clockDiv:clkDiv_50_2|clock_1Hz        ; 4336     ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; clockDiv:clkDiv_50_2|clock_1Khz_int   ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; clockDiv:clkDiv_50_2|clock_1Khz_int   ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_1Mhz_int   ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; clockDiv:clkDiv_50_2|clock_10Hz_int   ; 12       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_1Khz_int   ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_10Khz_int  ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_10Hz_int   ; clockDiv:clkDiv_50_2|clock_100hz_int  ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_100hz_int  ; clockDiv:clkDiv_50_2|clock_100hz_int  ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_10Khz_int  ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_100Khz_int ; clockDiv:clkDiv_50_2|clock_100Khz_int ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_1|clock_1Hz        ; clockDiv:clkDiv|clock_1Hz             ; 46647    ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv_50_2|clock_1Hz        ; clockDiv:clkDiv|clock_1Hz             ; 64       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_1Hz             ; clockDiv:clkDiv|clock_1Hz             ; 29969    ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_1Khz_int        ; clockDiv:clkDiv|clock_1Khz_int        ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_100hz_int       ; clockDiv:clkDiv|clock_1Khz_int        ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_1Mhz_int        ; clockDiv:clkDiv|clock_1Mhz_int        ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_100Khz_int      ; clockDiv:clkDiv|clock_1Mhz_int        ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_10Hz_int        ; clockDiv:clkDiv|clock_10Hz_int        ; 12       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_1Khz_int        ; clockDiv:clkDiv|clock_10Khz_int       ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_10Khz_int       ; clockDiv:clkDiv|clock_10Khz_int       ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_10Hz_int        ; clockDiv:clkDiv|clock_100hz_int       ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_100hz_int       ; clockDiv:clkDiv|clock_100hz_int       ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_10Khz_int       ; clockDiv:clkDiv|clock_100Khz_int      ; 1        ; 1        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_100Khz_int      ; clockDiv:clkDiv|clock_100Khz_int      ; 11       ; 0        ; 0        ; 0        ;
; clockDiv:clkDiv|clock_10Hz_int        ; GClock                                ; 1        ; 0        ; 0        ; 0        ;
; GClock                                ; GClock                                ; 28       ; 0        ; 0        ; 0        ;
; swapButton                            ; swapButton                            ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 136   ; 136  ;
; Unconstrained Output Ports      ; 100   ; 100  ;
; Unconstrained Output Port Paths ; 2188  ; 2188 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Mar 22 13:44:39 2024
Info: Command: quartus_sta SingleCycleProcessor -c SingleCycleProcessor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SingleCycleProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_1|clock_1Hz clockDiv:clkDiv_50_1|clock_1Hz
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv|clock_1Hz clockDiv:clkDiv|clock_1Hz
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_2|clock_1Hz clockDiv:clkDiv_50_2|clock_1Hz
    Info (332105): create_clock -period 1.000 -name GClock GClock
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv|clock_10Hz_int clockDiv:clkDiv|clock_10Hz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv|clock_100hz_int clockDiv:clkDiv|clock_100hz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv|clock_1Khz_int clockDiv:clkDiv|clock_1Khz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv|clock_10Khz_int clockDiv:clkDiv|clock_10Khz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv|clock_100Khz_int clockDiv:clkDiv|clock_100Khz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv|clock_1Mhz_int clockDiv:clkDiv|clock_1Mhz_int
    Info (332105): create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_2|clock_10Hz_int clockDiv:clkDiv_50_2|clock_10Hz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_2|clock_100hz_int clockDiv:clkDiv_50_2|clock_100hz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_2|clock_1Khz_int clockDiv:clkDiv_50_2|clock_1Khz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_2|clock_10Khz_int clockDiv:clkDiv_50_2|clock_10Khz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_2|clock_100Khz_int clockDiv:clkDiv_50_2|clock_100Khz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_2|clock_1Mhz_int clockDiv:clkDiv_50_2|clock_1Mhz_int
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_1|clock_10Hz_int clockDiv:clkDiv_50_1|clock_10Hz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_1|clock_100hz_int clockDiv:clkDiv_50_1|clock_100hz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_1|clock_1Khz_int clockDiv:clkDiv_50_1|clock_1Khz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_1|clock_10Khz_int clockDiv:clkDiv_50_1|clock_10Khz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_1|clock_100Khz_int clockDiv:clkDiv_50_1|clock_100Khz_int
    Info (332105): create_clock -period 1.000 -name clockDiv:clkDiv_50_1|clock_1Mhz_int clockDiv:clkDiv_50_1|clock_1Mhz_int
    Info (332105): create_clock -period 1.000 -name swapButton swapButton
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.030
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.030      -621.122 clockDiv:clkDiv|clock_1Hz 
    Info (332119):    -7.811       -43.120 clockDiv:clkDiv_50_2|clock_1Hz 
    Info (332119):    -2.306       -73.838 clockDiv:clkDiv_50_1|clock_1Hz 
    Info (332119):    -0.966        -5.286 CLOCK2_50 
    Info (332119):    -0.948        -4.283 GClock 
    Info (332119):    -0.945        -4.395 CLOCK_50 
    Info (332119):    -0.597        -1.032 clockDiv:clkDiv_50_2|clock_1Khz_int 
    Info (332119):    -0.594        -1.059 clockDiv:clkDiv|clock_100hz_int 
    Info (332119):    -0.594        -1.043 clockDiv:clkDiv_50_1|clock_100hz_int 
    Info (332119):    -0.591        -1.093 clockDiv:clkDiv_50_1|clock_10Khz_int 
    Info (332119):    -0.588        -1.034 clockDiv:clkDiv_50_2|clock_100Khz_int 
    Info (332119):    -0.587        -1.038 clockDiv:clkDiv_50_2|clock_1Mhz_int 
    Info (332119):    -0.587        -1.034 clockDiv:clkDiv_50_1|clock_1Mhz_int 
    Info (332119):    -0.586        -1.092 clockDiv:clkDiv_50_2|clock_100hz_int 
    Info (332119):    -0.584        -1.034 clockDiv:clkDiv_50_1|clock_100Khz_int 
    Info (332119):    -0.575        -1.014 clockDiv:clkDiv_50_2|clock_10Khz_int 
    Info (332119):    -0.572        -1.013 clockDiv:clkDiv|clock_100Khz_int 
    Info (332119):    -0.555        -0.983 clockDiv:clkDiv_50_1|clock_1Khz_int 
    Info (332119):    -0.537        -0.829 clockDiv:clkDiv|clock_1Mhz_int 
    Info (332119):    -0.533        -0.835 clockDiv:clkDiv|clock_10Khz_int 
    Info (332119):    -0.520        -0.808 clockDiv:clkDiv|clock_1Khz_int 
    Info (332119):    -0.238        -0.642 clockDiv:clkDiv_50_2|clock_10Hz_int 
    Info (332119):    -0.237        -0.643 clockDiv:clkDiv_50_1|clock_10Hz_int 
    Info (332119):    -0.189        -0.468 clockDiv:clkDiv|clock_10Hz_int 
    Info (332119):     0.210         0.000 swapButton 
Info (332146): Worst-case hold slack is -0.478
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.478        -0.478 clockDiv:clkDiv_50_2|clock_1Mhz_int 
    Info (332119):    -0.432        -0.432 clockDiv:clkDiv_50_1|clock_100Khz_int 
    Info (332119):    -0.419        -0.419 clockDiv:clkDiv_50_2|clock_100Khz_int 
    Info (332119):    -0.396        -0.396 clockDiv:clkDiv_50_2|clock_1Khz_int 
    Info (332119):    -0.378        -0.378 clockDiv:clkDiv_50_1|clock_10Khz_int 
    Info (332119):    -0.374        -0.374 clockDiv:clkDiv_50_2|clock_10Khz_int 
    Info (332119):    -0.372        -0.372 clockDiv:clkDiv_50_1|clock_1Mhz_int 
    Info (332119):    -0.364        -0.364 clockDiv:clkDiv|clock_100hz_int 
    Info (332119):    -0.339        -0.339 clockDiv:clkDiv_50_2|clock_100hz_int 
    Info (332119):    -0.335        -0.335 clockDiv:clkDiv_50_1|clock_1Khz_int 
    Info (332119):    -0.327        -0.327 clockDiv:clkDiv|clock_100Khz_int 
    Info (332119):    -0.243        -0.243 clockDiv:clkDiv_50_1|clock_100hz_int 
    Info (332119):     0.089         0.000 clockDiv:clkDiv|clock_1Khz_int 
    Info (332119):     0.148         0.000 clockDiv:clkDiv|clock_1Mhz_int 
    Info (332119):     0.153         0.000 clockDiv:clkDiv|clock_10Khz_int 
    Info (332119):     0.158         0.000 clockDiv:clkDiv_50_1|clock_1Hz 
    Info (332119):     0.344         0.000 GClock 
    Info (332119):     0.402         0.000 clockDiv:clkDiv_50_1|clock_10Hz_int 
    Info (332119):     0.403         0.000 clockDiv:clkDiv_50_2|clock_10Hz_int 
    Info (332119):     0.405         0.000 clockDiv:clkDiv|clock_1Hz 
    Info (332119):     0.432         0.000 CLOCK_50 
    Info (332119):     0.435         0.000 CLOCK2_50 
    Info (332119):     0.440         0.000 clockDiv:clkDiv|clock_10Hz_int 
    Info (332119):     0.445         0.000 swapButton 
    Info (332119):     0.494         0.000 clockDiv:clkDiv_50_2|clock_1Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -11.995 CLOCK2_50 
    Info (332119):    -3.000       -11.995 CLOCK_50 
    Info (332119):    -3.000       -11.995 GClock 
    Info (332119):    -3.000        -4.285 swapButton 
    Info (332119):    -2.693       -88.869 clockDiv:clkDiv_50_1|clock_1Hz 
    Info (332119):    -2.693       -32.316 clockDiv:clkDiv_50_2|clock_1Hz 
    Info (332119):    -1.285       -89.950 clockDiv:clkDiv|clock_1Hz 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_1|clock_100Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_1|clock_100hz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_1|clock_10Hz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_1|clock_10Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_1|clock_1Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_1|clock_1Mhz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_2|clock_100Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_2|clock_100hz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_2|clock_10Hz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_2|clock_10Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_2|clock_1Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_2|clock_1Mhz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv|clock_100Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv|clock_100hz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv|clock_10Hz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv|clock_10Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv|clock_1Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv|clock_1Mhz_int 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.232
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.232      -567.873 clockDiv:clkDiv|clock_1Hz 
    Info (332119):    -7.107       -38.351 clockDiv:clkDiv_50_2|clock_1Hz 
    Info (332119):    -2.000       -64.000 clockDiv:clkDiv_50_1|clock_1Hz 
    Info (332119):    -0.788        -4.204 CLOCK2_50 
    Info (332119):    -0.744        -3.281 GClock 
    Info (332119):    -0.741        -3.313 CLOCK_50 
    Info (332119):    -0.448        -0.586 clockDiv:clkDiv_50_2|clock_1Khz_int 
    Info (332119):    -0.433        -0.601 clockDiv:clkDiv|clock_100hz_int 
    Info (332119):    -0.432        -0.583 clockDiv:clkDiv_50_1|clock_100hz_int 
    Info (332119):    -0.428        -0.632 clockDiv:clkDiv_50_1|clock_10Khz_int 
    Info (332119):    -0.428        -0.581 clockDiv:clkDiv_50_2|clock_100Khz_int 
    Info (332119):    -0.426        -0.580 clockDiv:clkDiv_50_1|clock_1Mhz_int 
    Info (332119):    -0.425        -0.580 clockDiv:clkDiv_50_2|clock_1Mhz_int 
    Info (332119):    -0.423        -0.631 clockDiv:clkDiv_50_2|clock_100hz_int 
    Info (332119):    -0.422        -0.576 clockDiv:clkDiv_50_1|clock_100Khz_int 
    Info (332119):    -0.420        -0.567 clockDiv:clkDiv_50_2|clock_10Khz_int 
    Info (332119):    -0.414        -0.555 clockDiv:clkDiv|clock_100Khz_int 
    Info (332119):    -0.401        -0.582 clockDiv:clkDiv_50_1|clock_1Khz_int 
    Info (332119):    -0.378        -0.444 clockDiv:clkDiv|clock_10Khz_int 
    Info (332119):    -0.378        -0.433 clockDiv:clkDiv|clock_1Mhz_int 
    Info (332119):    -0.370        -0.420 clockDiv:clkDiv|clock_1Khz_int 
    Info (332119):    -0.118        -0.278 clockDiv:clkDiv_50_2|clock_10Hz_int 
    Info (332119):    -0.115        -0.274 clockDiv:clkDiv_50_1|clock_10Hz_int 
    Info (332119):    -0.068        -0.106 clockDiv:clkDiv|clock_10Hz_int 
    Info (332119):     0.297         0.000 swapButton 
Info (332146): Worst-case hold slack is -0.350
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.350        -0.350 clockDiv:clkDiv_50_2|clock_1Mhz_int 
    Info (332119):    -0.304        -0.304 clockDiv:clkDiv_50_1|clock_100Khz_int 
    Info (332119):    -0.295        -0.295 clockDiv:clkDiv_50_2|clock_100Khz_int 
    Info (332119):    -0.272        -0.272 clockDiv:clkDiv_50_2|clock_1Khz_int 
    Info (332119):    -0.251        -0.251 clockDiv:clkDiv_50_1|clock_1Mhz_int 
    Info (332119):    -0.247        -0.247 clockDiv:clkDiv_50_2|clock_10Khz_int 
    Info (332119):    -0.246        -0.246 clockDiv:clkDiv_50_1|clock_10Khz_int 
    Info (332119):    -0.231        -0.231 clockDiv:clkDiv|clock_100hz_int 
    Info (332119):    -0.223        -0.223 clockDiv:clkDiv_50_1|clock_1Khz_int 
    Info (332119):    -0.202        -0.202 clockDiv:clkDiv_50_2|clock_100hz_int 
    Info (332119):    -0.201        -0.201 clockDiv:clkDiv|clock_100Khz_int 
    Info (332119):    -0.133        -0.133 clockDiv:clkDiv_50_1|clock_100hz_int 
    Info (332119):     0.091         0.000 clockDiv:clkDiv|clock_1Khz_int 
    Info (332119):     0.150         0.000 clockDiv:clkDiv|clock_1Mhz_int 
    Info (332119):     0.156         0.000 clockDiv:clkDiv|clock_10Khz_int 
    Info (332119):     0.157         0.000 clockDiv:clkDiv_50_1|clock_1Hz 
    Info (332119):     0.305         0.000 GClock 
    Info (332119):     0.353         0.000 clockDiv:clkDiv_50_2|clock_10Hz_int 
    Info (332119):     0.354         0.000 clockDiv:clkDiv_50_1|clock_10Hz_int 
    Info (332119):     0.356         0.000 clockDiv:clkDiv|clock_1Hz 
    Info (332119):     0.387         0.000 clockDiv:clkDiv|clock_10Hz_int 
    Info (332119):     0.389         0.000 CLOCK_50 
    Info (332119):     0.393         0.000 CLOCK2_50 
    Info (332119):     0.398         0.000 swapButton 
    Info (332119):     0.437         0.000 clockDiv:clkDiv_50_2|clock_1Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -11.995 CLOCK2_50 
    Info (332119):    -3.000       -11.995 CLOCK_50 
    Info (332119):    -3.000       -11.995 GClock 
    Info (332119):    -3.000        -4.285 swapButton 
    Info (332119):    -2.649       -87.417 clockDiv:clkDiv_50_1|clock_1Hz 
    Info (332119):    -2.649       -31.788 clockDiv:clkDiv_50_2|clock_1Hz 
    Info (332119):    -1.285       -89.950 clockDiv:clkDiv|clock_1Hz 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_1|clock_100Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_1|clock_100hz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_1|clock_10Hz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_1|clock_10Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_1|clock_1Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_1|clock_1Mhz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_2|clock_100Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_2|clock_100hz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_2|clock_10Hz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_2|clock_10Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_2|clock_1Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv_50_2|clock_1Mhz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv|clock_100Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv|clock_100hz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv|clock_10Hz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv|clock_10Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv|clock_1Khz_int 
    Info (332119):    -1.285        -5.140 clockDiv:clkDiv|clock_1Mhz_int 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.581
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.581      -277.303 clockDiv:clkDiv|clock_1Hz 
    Info (332119):    -3.421       -13.462 clockDiv:clkDiv_50_2|clock_1Hz 
    Info (332119):    -0.377       -12.064 clockDiv:clkDiv_50_1|clock_1Hz 
    Info (332119):     0.053         0.000 GClock 
    Info (332119):     0.056         0.000 CLOCK2_50 
    Info (332119):     0.057         0.000 CLOCK_50 
    Info (332119):     0.186         0.000 clockDiv:clkDiv|clock_10Khz_int 
    Info (332119):     0.193         0.000 clockDiv:clkDiv|clock_1Mhz_int 
    Info (332119):     0.215         0.000 clockDiv:clkDiv|clock_100hz_int 
    Info (332119):     0.216         0.000 clockDiv:clkDiv_50_1|clock_100hz_int 
    Info (332119):     0.218         0.000 clockDiv:clkDiv_50_1|clock_10Khz_int 
    Info (332119):     0.219         0.000 clockDiv:clkDiv|clock_1Khz_int 
    Info (332119):     0.221         0.000 clockDiv:clkDiv_50_2|clock_100Khz_int 
    Info (332119):     0.224         0.000 clockDiv:clkDiv_50_2|clock_100hz_int 
    Info (332119):     0.224         0.000 clockDiv:clkDiv_50_2|clock_10Khz_int 
    Info (332119):     0.224         0.000 clockDiv:clkDiv_50_2|clock_1Mhz_int 
    Info (332119):     0.226         0.000 clockDiv:clkDiv_50_1|clock_100Khz_int 
    Info (332119):     0.226         0.000 clockDiv:clkDiv_50_1|clock_1Mhz_int 
    Info (332119):     0.226         0.000 clockDiv:clkDiv_50_2|clock_1Khz_int 
    Info (332119):     0.227         0.000 clockDiv:clkDiv|clock_100Khz_int 
    Info (332119):     0.237         0.000 clockDiv:clkDiv_50_1|clock_1Khz_int 
    Info (332119):     0.391         0.000 clockDiv:clkDiv_50_2|clock_10Hz_int 
    Info (332119):     0.394         0.000 clockDiv:clkDiv_50_1|clock_10Hz_int 
    Info (332119):     0.430         0.000 clockDiv:clkDiv|clock_10Hz_int 
    Info (332119):     0.626         0.000 swapButton 
Info (332146): Worst-case hold slack is -0.383
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.383        -0.383 clockDiv:clkDiv_50_1|clock_100Khz_int 
    Info (332119):    -0.377        -0.377 clockDiv:clkDiv_50_2|clock_100hz_int 
    Info (332119):    -0.367        -0.367 clockDiv:clkDiv_50_2|clock_1Mhz_int 
    Info (332119):    -0.364        -0.364 clockDiv:clkDiv_50_2|clock_100Khz_int 
    Info (332119):    -0.359        -0.359 clockDiv:clkDiv_50_1|clock_10Khz_int 
    Info (332119):    -0.355        -0.355 clockDiv:clkDiv_50_2|clock_10Khz_int 
    Info (332119):    -0.330        -0.330 clockDiv:clkDiv_50_1|clock_1Khz_int 
    Info (332119):    -0.322        -0.322 clockDiv:clkDiv|clock_100hz_int 
    Info (332119):    -0.321        -0.321 clockDiv:clkDiv_50_2|clock_1Khz_int 
    Info (332119):    -0.317        -0.317 clockDiv:clkDiv|clock_100Khz_int 
    Info (332119):    -0.316        -0.316 clockDiv:clkDiv_50_1|clock_1Mhz_int 
    Info (332119):    -0.248        -0.248 clockDiv:clkDiv_50_1|clock_100hz_int 
    Info (332119):    -0.035        -0.035 GClock 
    Info (332119):     0.003         0.000 clockDiv:clkDiv|clock_1Khz_int 
    Info (332119):     0.030         0.000 clockDiv:clkDiv|clock_1Mhz_int 
    Info (332119):     0.038         0.000 clockDiv:clkDiv_50_1|clock_1Hz 
    Info (332119):     0.044         0.000 clockDiv:clkDiv|clock_10Khz_int 
    Info (332119):     0.165         0.000 CLOCK2_50 
    Info (332119):     0.181         0.000 CLOCK_50 
    Info (332119):     0.181         0.000 clockDiv:clkDiv_50_1|clock_10Hz_int 
    Info (332119):     0.181         0.000 clockDiv:clkDiv_50_2|clock_10Hz_int 
    Info (332119):     0.184         0.000 clockDiv:clkDiv|clock_1Hz 
    Info (332119):     0.195         0.000 clockDiv:clkDiv_50_2|clock_1Hz 
    Info (332119):     0.201         0.000 clockDiv:clkDiv|clock_10Hz_int 
    Info (332119):     0.208         0.000 swapButton 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -10.434 GClock 
    Info (332119):    -3.000       -10.397 CLOCK2_50 
    Info (332119):    -3.000       -10.385 CLOCK_50 
    Info (332119):    -3.000        -4.087 swapButton 
    Info (332119):    -1.000       -70.000 clockDiv:clkDiv|clock_1Hz 
    Info (332119):    -1.000       -33.000 clockDiv:clkDiv_50_1|clock_1Hz 
    Info (332119):    -1.000       -12.000 clockDiv:clkDiv_50_2|clock_1Hz 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv_50_1|clock_100Khz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv_50_1|clock_100hz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv_50_1|clock_10Hz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv_50_1|clock_10Khz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv_50_1|clock_1Khz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv_50_1|clock_1Mhz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv_50_2|clock_100Khz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv_50_2|clock_100hz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv_50_2|clock_10Hz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv_50_2|clock_10Khz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv_50_2|clock_1Khz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv_50_2|clock_1Mhz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv|clock_100Khz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv|clock_100hz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv|clock_10Hz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv|clock_10Khz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv|clock_1Khz_int 
    Info (332119):    -1.000        -4.000 clockDiv:clkDiv|clock_1Mhz_int 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4689 megabytes
    Info: Processing ended: Fri Mar 22 13:44:49 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


