{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740083070795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740083070810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 21 03:24:30 2025 " "Processing started: Fri Feb 21 03:24:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740083070810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083070810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCycle -c singleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleCycle -c singleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083070810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740083071677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740083071677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083096526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083096526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/alu.sv 6 6 " "Found 6 design units, including 6 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083096539 ""} { "Info" "ISGN_ENTITY_NAME" "2 selOperand " "Found entity 2: selOperand" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083096539 ""} { "Info" "ISGN_ENTITY_NAME" "3 controlSel " "Found entity 3: controlSel" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083096539 ""} { "Info" "ISGN_ENTITY_NAME" "4 shiftLeft " "Found entity 4: shiftLeft" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083096539 ""} { "Info" "ISGN_ENTITY_NAME" "5 shiftRight " "Found entity 5: shiftRight" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083096539 ""} { "Info" "ISGN_ENTITY_NAME" "6 selOutputAlu " "Found entity 6: selOutputAlu" {  } { { "../src/alu.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/alu.sv" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083096539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083096539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/genimm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/genimm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 genImm " "Found entity 1: genImm" {  } { { "../src/genImm.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/genImm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083096547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083096547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/ctmt/milestone2/src/registerset.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/ntkhi/desktop/ctmt/milestone2/src/registerset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerSet " "Found entity 1: registerSet" {  } { { "../src/registerSet.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/registerSet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083096555 ""} { "Info" "ISGN_ENTITY_NAME" "2 register32bit " "Found entity 2: register32bit" {  } { { "../src/registerSet.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/registerSet.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083096555 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder32bit " "Found entity 3: decoder32bit" {  } { { "../src/registerSet.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/registerSet.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083096555 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux32 " "Found entity 4: mux32" {  } { { "../src/registerSet.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/registerSet.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740083096555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083096555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740083096621 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(52) " "Verilog HDL Case Statement information at control.sv(52): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083096716 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(76) " "Verilog HDL Case Statement information at control.sv(76): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083096716 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(100) " "Verilog HDL Case Statement information at control.sv(100): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083096716 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(116) " "Verilog HDL Case Statement information at control.sv(116): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083096717 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opASel control.sv(116) " "Verilog HDL Always Construct warning at control.sv(116): inferring latch(es) for variable \"opASel\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740083096717 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "brUnsign control.sv(116) " "Verilog HDL Always Construct warning at control.sv(116): inferring latch(es) for variable \"brUnsign\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740083096717 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(132) " "Verilog HDL Case Statement information at control.sv(132): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 132 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083096717 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opBSel control.sv(132) " "Verilog HDL Always Construct warning at control.sv(132): inferring latch(es) for variable \"opBSel\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740083096717 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "brUnsign control.sv(132) " "Verilog HDL Always Construct warning at control.sv(132): inferring latch(es) for variable \"brUnsign\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740083096717 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(174) " "Verilog HDL Case Statement information at control.sv(174): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 174 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083096718 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(190) " "Verilog HDL Case Statement information at control.sv(190): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 190 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083096718 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(206) " "Verilog HDL Case Statement information at control.sv(206): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083096718 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(222) " "Verilog HDL Case Statement information at control.sv(222): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 222 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083096718 "|control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(249) " "Verilog HDL Case Statement information at control.sv(249): all case item expressions in this case statement are onehot" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 249 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740083096719 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brUnsign control.sv(132) " "Inferred latch for \"brUnsign\" at control.sv(132)" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083096720 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opBSel control.sv(132) " "Inferred latch for \"opBSel\" at control.sv(132)" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083096720 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brUnsign control.sv(116) " "Inferred latch for \"brUnsign\" at control.sv(116)" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083096720 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opASel control.sv(116) " "Inferred latch for \"opASel\" at control.sv(116)" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083096720 "|control"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "brUnsign control.sv(116) " "Can't resolve multiple constant drivers for net \"brUnsign\" at control.sv(116)" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083096735 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "control.sv(132) " "Constant driver at control.sv(132)" {  } { { "../src/control.sv" "" { Text "C:/Users/ntkhi/Desktop/CTMT/Milestone2/src/control.sv" 132 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083096735 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740083096736 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740083096909 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 21 03:24:56 2025 " "Processing ended: Fri Feb 21 03:24:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740083096909 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740083096909 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740083096909 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083096909 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740083097657 ""}
