Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jul 24 17:34:56 2023
| Host         : KUNJ running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/top_function_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu065_CIV-ffvc1517-1H-e
| Speed File   : -1H
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*                  | 2978 |     0 |          0 |    358080 |  0.83 |
|   LUT as Logic             | 2918 |     0 |          0 |    358080 |  0.81 |
|   LUT as Memory            |   60 |     0 |          0 |     77280 |  0.08 |
|     LUT as Distributed RAM |   60 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| CLB Registers              | 2932 |     0 |          0 |    716160 |  0.41 |
|   Register as Flip Flop    | 2932 |     0 |          0 |    716160 |  0.41 |
|   Register as Latch        |    0 |     0 |          0 |    716160 |  0.00 |
| CARRY8                     |  204 |     0 |          0 |     44760 |  0.46 |
| F7 Muxes                   |    0 |     0 |          0 |    179040 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     89520 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     44760 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 69    |          Yes |         Set |            - |
| 2863  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  4.5 |     0 |          0 |      1260 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |          0 |      1260 |  0.00 |
|   RAMB18          |    9 |     0 |          0 |      2520 |  0.36 |
|     RAMB18E2 only |    9 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       600 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       520 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |       600 |  0.00 |
|   BUFGCE             |    0 |     0 |          0 |       240 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       240 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |          0 |        10 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMAC            |    0 |     0 |          0 |         3 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| GTYE3_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTYE3_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |        20 |  0.00 |
| ILKN            |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        20 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        20 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         2 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2863 |            Register |
| LUT6     | 1054 |                 CLB |
| LUT5     |  880 |                 CLB |
| LUT4     |  843 |                 CLB |
| LUT3     |  326 |                 CLB |
| CARRY8   |  204 |                 CLB |
| LUT2     |   96 |                 CLB |
| LUT1     |   82 |                 CLB |
| FDSE     |   69 |            Register |
| RAMS32   |   60 |                 CLB |
| RAMB18E2 |    9 |            BLOCKRAM |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


