<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="20" Path="C:/Users/Note/prova_1/prova_1.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="25321cbfaf4744878150d9b4cab9507c"/>
    <Option Name="Part" Val="xc7a35tcpg236-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="8"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="2"/>
    <Option Name="WTModelSimExportSim" Val="2"/>
    <Option Name="WTQuestaExportSim" Val="2"/>
    <Option Name="WTIesExportSim" Val="2"/>
    <Option Name="WTVcsExportSim" Val="2"/>
    <Option Name="WTRivieraExportSim" Val="2"/>
    <Option Name="WTActivehdlExportSim" Val="2"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/relogio-20190422T160136Z-001/addsubfsm_v6.dcp">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sources_1/imports/relogio-20190422T160136Z-001/addsubfsm_v6.dcp"/>
          <Attr Name="ImportTime" Val="1557454238"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/relogio-20190422T160136Z-001/multiplierfsm_v2.dcp">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sources_1/imports/relogio-20190422T160136Z-001/multiplierfsm_v2.dcp"/>
          <Attr Name="ImportTime" Val="1557454238"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/relogio-20190422T160136Z-001/divNR.dcp">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sources_1/imports/relogio-20190422T160136Z-001/divNR.dcp"/>
          <Attr Name="ImportTime" Val="1557454238"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/relogio-20190422T160136Z-001/fpupack.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sources_1/imports/relogio-20190422T160136Z-001/fpupack.vhd"/>
          <Attr Name="ImportTime" Val="1557454238"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/relogio-20190422T160136Z-001/addsubfsm_v6.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sources_1/imports/relogio-20190422T160136Z-001/addsubfsm_v6.vhd"/>
          <Attr Name="ImportTime" Val="1557454238"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/relogio-20190422T160136Z-001/divNR.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sources_1/imports/relogio-20190422T160136Z-001/divNR.vhd"/>
          <Attr Name="ImportTime" Val="1557454238"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/relogio-20190422T160136Z-001/entities.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sources_1/imports/relogio-20190422T160136Z-001/entities.vhd"/>
          <Attr Name="ImportTime" Val="1557454238"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/relogio-20190422T160136Z-001/fixMul.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sources_1/imports/relogio-20190422T160136Z-001/fixMul.vhd"/>
          <Attr Name="ImportTime" Val="1557454238"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/fusao_dados.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sources_1/new/fusao_dados.vhd"/>
          <Attr Name="ImportTime" Val="1557454240"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/relogio-20190422T160136Z-001/multiplierfsm_v2.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sources_1/imports/relogio-20190422T160136Z-001/multiplierfsm_v2.vhd"/>
          <Attr Name="ImportTime" Val="1557454238"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/reg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sources_1/new/reg.vhd"/>
          <Attr Name="ImportTime" Val="1557454240"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/top_module.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sources_1/new/top_module.vhd"/>
          <Attr Name="ImportTime" Val="1557454240"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/questao_2/bin_xir.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/questao_2/bin_xul.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top_module"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/Prática de Eletrônica Digital 2/Basys3_Master.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Dropbox/UnB/4° Semestre/Prática de Eletrônica Digital 2/Basys3_Master.xdc"/>
          <Attr Name="ImportTime" Val="1408379954"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/new/timing_constraints.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/Prática de Eletrônica Digital 2/Basys3_Master.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <File Path="$PSRCDIR/sim_1/new/tb_top_module.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/new/tb_fusao_dados.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sim_1/new/tb_fusao_dados.vhd"/>
          <Attr Name="ImportTime" Val="1557454238"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/questao_2/bin_sigma_z.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sim_1/imports/questao_2/bin_sigma_z.txt"/>
          <Attr Name="ImportTime" Val="1557454238"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/questao_2/bin_xir.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sim_1/imports/questao_2/bin_xir.txt"/>
          <Attr Name="ImportTime" Val="1557454238"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/questao_2/bin_sigma_k.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sim_1/imports/questao_2/bin_sigma_k.txt"/>
          <Attr Name="ImportTime" Val="1557454238"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/questao_2/bin_xul.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sim_1/imports/questao_2/bin_xul.txt"/>
          <Attr Name="ImportTime" Val="1557454238"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/new/tb_2_fusao.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Ismael/Projeto_de_Circuitos_Reconfiguraveis_Hercules/Prova_1/Prova_1.srcs/sim_1/new/tb_2_fusao.vhd"/>
          <Attr Name="ImportTime" Val="1557454238"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/tb_top_module_behav.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="tb_top_module"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/tb_top_module_behav.wcfg"/>
        <Option Name="xsim.simulate.runtime" Val="20000ns"/>
      </Config>
    </FileSet>
    <FileSet Name="rom_xir" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rom_xir">
      <File Path="$PSRCDIR/sources_1/ip/rom_xir/rom_xir.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="rom_xir"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rom_xul" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rom_xul">
      <File Path="$PSRCDIR/sources_1/ip/rom_xul/rom_xul.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="rom_xul"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="rom_xir_synth_1" Type="Ft3:Synth" SrcSet="rom_xir" Part="xc7a35tcpg236-1" ConstrsSet="rom_xir" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/rom_xir_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="rom_xul_synth_1" Type="Ft3:Synth" SrcSet="rom_xul" Part="xc7a35tcpg236-1" ConstrsSet="rom_xul" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/rom_xul_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="rom_xir_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="rom_xir" Description="Default settings for Implementation." SynthRun="rom_xir_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="rom_xul_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="rom_xul" Description="Default settings for Implementation." SynthRun="rom_xul_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
