<profile>

<section name = "Vitis HLS Report for 'run_Pipeline_2'" level="0">
<item name = "Date">Mon Sep 19 17:09:32 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">detector_solid</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 4.556 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 0.200 us, 0.200 us, 10, 10, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">8, 8, 1, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">8, -, 1024, 384, 0</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 270, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, 1, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_0_U">run_Pipeline_2_data_0_RAM_AUTO_0R0W, 1, 128, 48, 0, 128, 32, 1, 4096</column>
<column name="data_1_U">run_Pipeline_2_data_0_RAM_AUTO_0R0W, 1, 128, 48, 0, 128, 32, 1, 4096</column>
<column name="data_2_U">run_Pipeline_2_data_0_RAM_AUTO_0R0W, 1, 128, 48, 0, 128, 32, 1, 4096</column>
<column name="data_3_U">run_Pipeline_2_data_0_RAM_AUTO_0R0W, 1, 128, 48, 0, 128, 32, 1, 4096</column>
<column name="data_4_U">run_Pipeline_2_data_0_RAM_AUTO_0R0W, 1, 128, 48, 0, 128, 32, 1, 4096</column>
<column name="data_5_U">run_Pipeline_2_data_0_RAM_AUTO_0R0W, 1, 128, 48, 0, 128, 32, 1, 4096</column>
<column name="data_6_U">run_Pipeline_2_data_0_RAM_AUTO_0R0W, 1, 128, 48, 0, 128, 32, 1, 4096</column>
<column name="data_7_U">run_Pipeline_2_data_0_RAM_AUTO_0R0W, 1, 128, 48, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_38_fu_219_p2">+, 0, 0, 13, 4, 1</column>
<column name="exitcond544_fu_213_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="loop_index_fu_76">9, 2, 4, 8</column>
<column name="shiftreg_fu_72">9, 2, 256, 512</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="loop_index_fu_76">4, 0, 4, 0</column>
<column name="shiftreg_fu_72">256, 0, 256, 0</column>
<column name="zext_ln354_reg_286">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, run_Pipeline_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, run_Pipeline_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, run_Pipeline_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, run_Pipeline_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, run_Pipeline_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, run_Pipeline_2, return value</column>
<column name="gmem_load">in, 256, ap_none, gmem_load, scalar</column>
<column name="zext_ln587">in, 7, ap_none, zext_ln587, scalar</column>
</table>
</item>
</section>
</profile>
