<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>5.380</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>5.380</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>5.380</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>4.620</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>4.620</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>4.620</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>4.620</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>341</FF>
    <LATCH>0</LATCH>
    <LUT>304</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>120</BRAM>
    <CLB>0</CLB>
    <DSP>80</DSP>
    <FF>35200</FF>
    <LUT>17600</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="color_convert_2" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="8">regslice_both_stream_in_V_data_V_U regslice_both_stream_in_V_keep_V_U regslice_both_stream_in_V_last_V_U regslice_both_stream_in_V_strb_V_U regslice_both_stream_out_V_data_V_U regslice_both_stream_out_V_keep_V_U regslice_both_stream_out_V_last_V_U regslice_both_stream_out_V_strb_V_U</SubModules>
    <Resources FF="341" LUT="304" LogicLUT="304"/>
    <LocalResources FF="153" LUT="86" LogicLUT="86"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_in_V_data_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="68" LUT="129" LogicLUT="129"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_in_V_keep_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="12" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_in_V_last_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_in_V_strb_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="12" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_out_V_data_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="60" LUT="47" LogicLUT="47"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_out_V_keep_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="12" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_out_V_last_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_out_V_strb_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="12" LUT="8" LogicLUT="8"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="5.391" DATAPATH_LOGIC_DELAY="2.850" DATAPATH_NET_DELAY="2.541" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln104_2_reg_689_reg[15]/D" LOGIC_LEVELS="7" MAX_FANOUT="10" SLACK="4.620" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/B_V_data_1_payload_B_reg[8]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/B_V_data_1_payload_B_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="93"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/add_ln103_3_reg_679[1]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689[9]_i_15" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="449"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689_reg[9]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689_reg[13]_i_15" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689[13]_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689_reg[13]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/sub_ln104_2_reg_689_reg[15]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="358"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.299" DATAPATH_LOGIC_DELAY="2.758" DATAPATH_NET_DELAY="2.541" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln104_2_reg_689_reg[16]/D" LOGIC_LEVELS="7" MAX_FANOUT="10" SLACK="4.712" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/B_V_data_1_payload_B_reg[8]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/B_V_data_1_payload_B_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="93"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/add_ln103_3_reg_679[1]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689[9]_i_15" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="449"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689_reg[9]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689_reg[13]_i_15" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689[13]_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689_reg[13]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/sub_ln104_2_reg_689_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="358"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.278" DATAPATH_LOGIC_DELAY="2.737" DATAPATH_NET_DELAY="2.541" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln104_2_reg_689_reg[14]/D" LOGIC_LEVELS="7" MAX_FANOUT="10" SLACK="4.733" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/B_V_data_1_payload_B_reg[8]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/B_V_data_1_payload_B_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="93"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/add_ln103_3_reg_679[1]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689[9]_i_15" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="449"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689_reg[9]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689_reg[13]_i_15" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689[13]_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689_reg[13]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln104_2_reg_689_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/sub_ln104_2_reg_689_reg[14]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="358"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.268" DATAPATH_LOGIC_DELAY="2.734" DATAPATH_NET_DELAY="2.534" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln103_reg_674_reg[14]/D" LOGIC_LEVELS="7" MAX_FANOUT="11" SLACK="4.743" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/B_V_data_1_payload_B_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/B_V_data_1_payload_B_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="93"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/add_ln102_reg_659[2]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln103_reg_674[9]_i_13" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="437"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln103_reg_674_reg[9]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln103_reg_674_reg[13]_i_7" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln103_reg_674[13]_i_3" PRIMITIVE_TYPE="LUT.others.LUT1" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln103_reg_674_reg[13]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln103_reg_674_reg[14]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/sub_ln103_reg_674_reg[14]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="357"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.142" DATAPATH_LOGIC_DELAY="2.608" DATAPATH_NET_DELAY="2.534" ENDPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln103_reg_674_reg[11]/D" LOGIC_LEVELS="6" MAX_FANOUT="11" SLACK="4.869" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/B_V_data_1_payload_B_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/B_V_data_1_payload_B_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="93"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/add_ln102_reg_659[2]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln103_reg_674[9]_i_13" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="437"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln103_reg_674_reg[9]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln103_reg_674[9]_i_3" PRIMITIVE_TYPE="LUT.others.LUT1" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln103_reg_674_reg[9]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_V_data_V_U/sub_ln103_reg_674_reg[13]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="50"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/sub_ln103_reg_674_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="357"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/color_convert_2_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/color_convert_2_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/color_convert_2_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/color_convert_2_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/color_convert_2_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/color_convert_2_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
