
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//namei_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013a8 <.init>:
  4013a8:	stp	x29, x30, [sp, #-16]!
  4013ac:	mov	x29, sp
  4013b0:	bl	401800 <ferror@plt+0x60>
  4013b4:	ldp	x29, x30, [sp], #16
  4013b8:	ret

Disassembly of section .plt:

00000000004013c0 <memcpy@plt-0x20>:
  4013c0:	stp	x16, x30, [sp, #-16]!
  4013c4:	adrp	x16, 414000 <ferror@plt+0x12860>
  4013c8:	ldr	x17, [x16, #4088]
  4013cc:	add	x16, x16, #0xff8
  4013d0:	br	x17
  4013d4:	nop
  4013d8:	nop
  4013dc:	nop

00000000004013e0 <memcpy@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4013e4:	ldr	x17, [x16]
  4013e8:	add	x16, x16, #0x0
  4013ec:	br	x17

00000000004013f0 <_exit@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4013f4:	ldr	x17, [x16, #8]
  4013f8:	add	x16, x16, #0x8
  4013fc:	br	x17

0000000000401400 <strtoul@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13860>
  401404:	ldr	x17, [x16, #16]
  401408:	add	x16, x16, #0x10
  40140c:	br	x17

0000000000401410 <strlen@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13860>
  401414:	ldr	x17, [x16, #24]
  401418:	add	x16, x16, #0x18
  40141c:	br	x17

0000000000401420 <fputs@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13860>
  401424:	ldr	x17, [x16, #32]
  401428:	add	x16, x16, #0x20
  40142c:	br	x17

0000000000401430 <mbstowcs@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13860>
  401434:	ldr	x17, [x16, #40]
  401438:	add	x16, x16, #0x28
  40143c:	br	x17

0000000000401440 <exit@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13860>
  401444:	ldr	x17, [x16, #48]
  401448:	add	x16, x16, #0x30
  40144c:	br	x17

0000000000401450 <dup@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13860>
  401454:	ldr	x17, [x16, #56]
  401458:	add	x16, x16, #0x38
  40145c:	br	x17

0000000000401460 <strtoimax@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13860>
  401464:	ldr	x17, [x16, #64]
  401468:	add	x16, x16, #0x40
  40146c:	br	x17

0000000000401470 <strtod@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13860>
  401474:	ldr	x17, [x16, #72]
  401478:	add	x16, x16, #0x48
  40147c:	br	x17

0000000000401480 <readlink@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13860>
  401484:	ldr	x17, [x16, #80]
  401488:	add	x16, x16, #0x50
  40148c:	br	x17

0000000000401490 <__cxa_atexit@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13860>
  401494:	ldr	x17, [x16, #88]
  401498:	add	x16, x16, #0x58
  40149c:	br	x17

00000000004014a0 <fputc@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4014a4:	ldr	x17, [x16, #96]
  4014a8:	add	x16, x16, #0x60
  4014ac:	br	x17

00000000004014b0 <asprintf@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4014b4:	ldr	x17, [x16, #104]
  4014b8:	add	x16, x16, #0x68
  4014bc:	br	x17

00000000004014c0 <snprintf@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4014c4:	ldr	x17, [x16, #112]
  4014c8:	add	x16, x16, #0x70
  4014cc:	br	x17

00000000004014d0 <localeconv@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4014d4:	ldr	x17, [x16, #120]
  4014d8:	add	x16, x16, #0x78
  4014dc:	br	x17

00000000004014e0 <fileno@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4014e4:	ldr	x17, [x16, #128]
  4014e8:	add	x16, x16, #0x80
  4014ec:	br	x17

00000000004014f0 <malloc@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4014f4:	ldr	x17, [x16, #136]
  4014f8:	add	x16, x16, #0x88
  4014fc:	br	x17

0000000000401500 <wcswidth@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13860>
  401504:	ldr	x17, [x16, #144]
  401508:	add	x16, x16, #0x90
  40150c:	br	x17

0000000000401510 <strncmp@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13860>
  401514:	ldr	x17, [x16, #152]
  401518:	add	x16, x16, #0x98
  40151c:	br	x17

0000000000401520 <bindtextdomain@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13860>
  401524:	ldr	x17, [x16, #160]
  401528:	add	x16, x16, #0xa0
  40152c:	br	x17

0000000000401530 <__libc_start_main@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13860>
  401534:	ldr	x17, [x16, #168]
  401538:	add	x16, x16, #0xa8
  40153c:	br	x17

0000000000401540 <fgetc@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13860>
  401544:	ldr	x17, [x16, #176]
  401548:	add	x16, x16, #0xb0
  40154c:	br	x17

0000000000401550 <calloc@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13860>
  401554:	ldr	x17, [x16, #184]
  401558:	add	x16, x16, #0xb8
  40155c:	br	x17

0000000000401560 <strdup@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13860>
  401564:	ldr	x17, [x16, #192]
  401568:	add	x16, x16, #0xc0
  40156c:	br	x17

0000000000401570 <strerror@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13860>
  401574:	ldr	x17, [x16, #200]
  401578:	add	x16, x16, #0xc8
  40157c:	br	x17

0000000000401580 <close@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13860>
  401584:	ldr	x17, [x16, #208]
  401588:	add	x16, x16, #0xd0
  40158c:	br	x17

0000000000401590 <strrchr@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13860>
  401594:	ldr	x17, [x16, #216]
  401598:	add	x16, x16, #0xd8
  40159c:	br	x17

00000000004015a0 <__gmon_start__@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4015a4:	ldr	x17, [x16, #224]
  4015a8:	add	x16, x16, #0xe0
  4015ac:	br	x17

00000000004015b0 <strtoumax@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4015b4:	ldr	x17, [x16, #232]
  4015b8:	add	x16, x16, #0xe8
  4015bc:	br	x17

00000000004015c0 <abort@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4015c4:	ldr	x17, [x16, #240]
  4015c8:	add	x16, x16, #0xf0
  4015cc:	br	x17

00000000004015d0 <textdomain@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4015d4:	ldr	x17, [x16, #248]
  4015d8:	add	x16, x16, #0xf8
  4015dc:	br	x17

00000000004015e0 <getopt_long@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4015e4:	ldr	x17, [x16, #256]
  4015e8:	add	x16, x16, #0x100
  4015ec:	br	x17

00000000004015f0 <strcmp@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4015f4:	ldr	x17, [x16, #264]
  4015f8:	add	x16, x16, #0x108
  4015fc:	br	x17

0000000000401600 <getpwuid@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13860>
  401604:	ldr	x17, [x16, #272]
  401608:	add	x16, x16, #0x110
  40160c:	br	x17

0000000000401610 <warn@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13860>
  401614:	ldr	x17, [x16, #280]
  401618:	add	x16, x16, #0x118
  40161c:	br	x17

0000000000401620 <__ctype_b_loc@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13860>
  401624:	ldr	x17, [x16, #288]
  401628:	add	x16, x16, #0x120
  40162c:	br	x17

0000000000401630 <strtol@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13860>
  401634:	ldr	x17, [x16, #296]
  401638:	add	x16, x16, #0x128
  40163c:	br	x17

0000000000401640 <free@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13860>
  401644:	ldr	x17, [x16, #304]
  401648:	add	x16, x16, #0x130
  40164c:	br	x17

0000000000401650 <vasprintf@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13860>
  401654:	ldr	x17, [x16, #312]
  401658:	add	x16, x16, #0x138
  40165c:	br	x17

0000000000401660 <strndup@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13860>
  401664:	ldr	x17, [x16, #320]
  401668:	add	x16, x16, #0x140
  40166c:	br	x17

0000000000401670 <strspn@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13860>
  401674:	ldr	x17, [x16, #328]
  401678:	add	x16, x16, #0x148
  40167c:	br	x17

0000000000401680 <strchr@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13860>
  401684:	ldr	x17, [x16, #336]
  401688:	add	x16, x16, #0x150
  40168c:	br	x17

0000000000401690 <fwrite@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13860>
  401694:	ldr	x17, [x16, #344]
  401698:	add	x16, x16, #0x158
  40169c:	br	x17

00000000004016a0 <fflush@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4016a4:	ldr	x17, [x16, #352]
  4016a8:	add	x16, x16, #0x160
  4016ac:	br	x17

00000000004016b0 <__lxstat@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4016b4:	ldr	x17, [x16, #360]
  4016b8:	add	x16, x16, #0x168
  4016bc:	br	x17

00000000004016c0 <warnx@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4016c4:	ldr	x17, [x16, #368]
  4016c8:	add	x16, x16, #0x170
  4016cc:	br	x17

00000000004016d0 <memchr@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4016d4:	ldr	x17, [x16, #376]
  4016d8:	add	x16, x16, #0x178
  4016dc:	br	x17

00000000004016e0 <dcgettext@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4016e4:	ldr	x17, [x16, #384]
  4016e8:	add	x16, x16, #0x180
  4016ec:	br	x17

00000000004016f0 <errx@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4016f4:	ldr	x17, [x16, #392]
  4016f8:	add	x16, x16, #0x188
  4016fc:	br	x17

0000000000401700 <strcspn@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x13860>
  401704:	ldr	x17, [x16, #400]
  401708:	add	x16, x16, #0x190
  40170c:	br	x17

0000000000401710 <printf@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x13860>
  401714:	ldr	x17, [x16, #408]
  401718:	add	x16, x16, #0x198
  40171c:	br	x17

0000000000401720 <__assert_fail@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x13860>
  401724:	ldr	x17, [x16, #416]
  401728:	add	x16, x16, #0x1a0
  40172c:	br	x17

0000000000401730 <__errno_location@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x13860>
  401734:	ldr	x17, [x16, #424]
  401738:	add	x16, x16, #0x1a8
  40173c:	br	x17

0000000000401740 <putchar@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x13860>
  401744:	ldr	x17, [x16, #432]
  401748:	add	x16, x16, #0x1b0
  40174c:	br	x17

0000000000401750 <__xstat@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x13860>
  401754:	ldr	x17, [x16, #440]
  401758:	add	x16, x16, #0x1b8
  40175c:	br	x17

0000000000401760 <getgrgid@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x13860>
  401764:	ldr	x17, [x16, #448]
  401768:	add	x16, x16, #0x1c0
  40176c:	br	x17

0000000000401770 <fprintf@plt>:
  401770:	adrp	x16, 415000 <ferror@plt+0x13860>
  401774:	ldr	x17, [x16, #456]
  401778:	add	x16, x16, #0x1c8
  40177c:	br	x17

0000000000401780 <err@plt>:
  401780:	adrp	x16, 415000 <ferror@plt+0x13860>
  401784:	ldr	x17, [x16, #464]
  401788:	add	x16, x16, #0x1d0
  40178c:	br	x17

0000000000401790 <setlocale@plt>:
  401790:	adrp	x16, 415000 <ferror@plt+0x13860>
  401794:	ldr	x17, [x16, #472]
  401798:	add	x16, x16, #0x1d8
  40179c:	br	x17

00000000004017a0 <ferror@plt>:
  4017a0:	adrp	x16, 415000 <ferror@plt+0x13860>
  4017a4:	ldr	x17, [x16, #480]
  4017a8:	add	x16, x16, #0x1e0
  4017ac:	br	x17

Disassembly of section .text:

00000000004017b0 <.text>:
  4017b0:	mov	x29, #0x0                   	// #0
  4017b4:	mov	x30, #0x0                   	// #0
  4017b8:	mov	x5, x0
  4017bc:	ldr	x1, [sp]
  4017c0:	add	x2, sp, #0x8
  4017c4:	mov	x6, sp
  4017c8:	movz	x0, #0x0, lsl #48
  4017cc:	movk	x0, #0x0, lsl #32
  4017d0:	movk	x0, #0x40, lsl #16
  4017d4:	movk	x0, #0x1900
  4017d8:	movz	x3, #0x0, lsl #48
  4017dc:	movk	x3, #0x0, lsl #32
  4017e0:	movk	x3, #0x40, lsl #16
  4017e4:	movk	x3, #0x42a8
  4017e8:	movz	x4, #0x0, lsl #48
  4017ec:	movk	x4, #0x0, lsl #32
  4017f0:	movk	x4, #0x40, lsl #16
  4017f4:	movk	x4, #0x4328
  4017f8:	bl	401530 <__libc_start_main@plt>
  4017fc:	bl	4015c0 <abort@plt>
  401800:	adrp	x0, 414000 <ferror@plt+0x12860>
  401804:	ldr	x0, [x0, #4064]
  401808:	cbz	x0, 401810 <ferror@plt+0x70>
  40180c:	b	4015a0 <__gmon_start__@plt>
  401810:	ret
  401814:	adrp	x0, 415000 <ferror@plt+0x13860>
  401818:	add	x0, x0, #0x200
  40181c:	adrp	x1, 415000 <ferror@plt+0x13860>
  401820:	add	x1, x1, #0x200
  401824:	cmp	x0, x1
  401828:	b.eq	40185c <ferror@plt+0xbc>  // b.none
  40182c:	stp	x29, x30, [sp, #-32]!
  401830:	mov	x29, sp
  401834:	adrp	x0, 404000 <ferror@plt+0x2860>
  401838:	ldr	x0, [x0, #888]
  40183c:	str	x0, [sp, #24]
  401840:	mov	x1, x0
  401844:	cbz	x1, 401854 <ferror@plt+0xb4>
  401848:	adrp	x0, 415000 <ferror@plt+0x13860>
  40184c:	add	x0, x0, #0x200
  401850:	blr	x1
  401854:	ldp	x29, x30, [sp], #32
  401858:	ret
  40185c:	ret
  401860:	adrp	x0, 415000 <ferror@plt+0x13860>
  401864:	add	x0, x0, #0x200
  401868:	adrp	x1, 415000 <ferror@plt+0x13860>
  40186c:	add	x1, x1, #0x200
  401870:	sub	x0, x0, x1
  401874:	lsr	x1, x0, #63
  401878:	add	x0, x1, x0, asr #3
  40187c:	cmp	xzr, x0, asr #1
  401880:	b.eq	4018b8 <ferror@plt+0x118>  // b.none
  401884:	stp	x29, x30, [sp, #-32]!
  401888:	mov	x29, sp
  40188c:	asr	x1, x0, #1
  401890:	adrp	x0, 404000 <ferror@plt+0x2860>
  401894:	ldr	x0, [x0, #896]
  401898:	str	x0, [sp, #24]
  40189c:	mov	x2, x0
  4018a0:	cbz	x2, 4018b0 <ferror@plt+0x110>
  4018a4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4018a8:	add	x0, x0, #0x200
  4018ac:	blr	x2
  4018b0:	ldp	x29, x30, [sp], #32
  4018b4:	ret
  4018b8:	ret
  4018bc:	adrp	x0, 415000 <ferror@plt+0x13860>
  4018c0:	ldrb	w0, [x0, #544]
  4018c4:	cbnz	w0, 4018e8 <ferror@plt+0x148>
  4018c8:	stp	x29, x30, [sp, #-16]!
  4018cc:	mov	x29, sp
  4018d0:	bl	401814 <ferror@plt+0x74>
  4018d4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4018d8:	mov	w1, #0x1                   	// #1
  4018dc:	strb	w1, [x0, #544]
  4018e0:	ldp	x29, x30, [sp], #16
  4018e4:	ret
  4018e8:	ret
  4018ec:	stp	x29, x30, [sp, #-16]!
  4018f0:	mov	x29, sp
  4018f4:	bl	401860 <ferror@plt+0xc0>
  4018f8:	ldp	x29, x30, [sp], #16
  4018fc:	ret
  401900:	sub	sp, sp, #0xe0
  401904:	stp	x20, x19, [sp, #208]
  401908:	mov	x19, x1
  40190c:	adrp	x1, 404000 <ferror@plt+0x2860>
  401910:	mov	w20, w0
  401914:	add	x1, x1, #0x617
  401918:	mov	w0, #0x6                   	// #6
  40191c:	stp	x29, x30, [sp, #128]
  401920:	stp	x28, x27, [sp, #144]
  401924:	stp	x26, x25, [sp, #160]
  401928:	stp	x24, x23, [sp, #176]
  40192c:	stp	x22, x21, [sp, #192]
  401930:	add	x29, sp, #0x80
  401934:	bl	401790 <setlocale@plt>
  401938:	adrp	x21, 404000 <ferror@plt+0x2860>
  40193c:	add	x21, x21, #0x4d0
  401940:	adrp	x1, 404000 <ferror@plt+0x2860>
  401944:	add	x1, x1, #0x4db
  401948:	mov	x0, x21
  40194c:	bl	401520 <bindtextdomain@plt>
  401950:	mov	x0, x21
  401954:	bl	4015d0 <textdomain@plt>
  401958:	bl	401bbc <ferror@plt+0x41c>
  40195c:	adrp	x21, 404000 <ferror@plt+0x2860>
  401960:	adrp	x22, 404000 <ferror@plt+0x2860>
  401964:	adrp	x23, 404000 <ferror@plt+0x2860>
  401968:	add	x21, x21, #0x4ed
  40196c:	add	x22, x22, #0x3b0
  401970:	add	x23, x23, #0x388
  401974:	adrp	x26, 415000 <ferror@plt+0x13860>
  401978:	b	40198c <ferror@plt+0x1ec>
  40197c:	mov	w8, #0x8                   	// #8
  401980:	ldr	w9, [x26, #552]
  401984:	orr	w8, w9, w8
  401988:	str	w8, [x26, #552]
  40198c:	mov	w0, w20
  401990:	mov	x1, x19
  401994:	mov	x2, x21
  401998:	mov	x3, x22
  40199c:	mov	x4, xzr
  4019a0:	bl	4015e0 <getopt_long@plt>
  4019a4:	sub	w8, w0, #0x56
  4019a8:	cmp	w8, #0x22
  4019ac:	b.hi	4019e4 <ferror@plt+0x244>  // b.pmore
  4019b0:	adr	x9, 40197c <ferror@plt+0x1dc>
  4019b4:	ldrb	w10, [x23, x8]
  4019b8:	add	x9, x9, x10, lsl #2
  4019bc:	mov	w8, #0x34                  	// #52
  4019c0:	br	x9
  4019c4:	mov	w8, #0x4                   	// #4
  4019c8:	b	401980 <ferror@plt+0x1e0>
  4019cc:	mov	w8, #0x2                   	// #2
  4019d0:	b	401980 <ferror@plt+0x1e0>
  4019d4:	mov	w8, #0x20                  	// #32
  4019d8:	b	401980 <ferror@plt+0x1e0>
  4019dc:	mov	w8, #0x10                  	// #16
  4019e0:	b	401980 <ferror@plt+0x1e0>
  4019e4:	cmn	w0, #0x1
  4019e8:	b.ne	401b5c <ferror@plt+0x3bc>  // b.any
  4019ec:	adrp	x27, 415000 <ferror@plt+0x13860>
  4019f0:	ldr	w8, [x27, #520]
  4019f4:	cmp	w8, w20
  4019f8:	b.eq	401b44 <ferror@plt+0x3a4>  // b.none
  4019fc:	bl	404074 <ferror@plt+0x28d4>
  401a00:	adrp	x28, 415000 <ferror@plt+0x13860>
  401a04:	str	x0, [x28, #560]
  401a08:	cbz	x0, 401b94 <ferror@plt+0x3f4>
  401a0c:	bl	404074 <ferror@plt+0x28d4>
  401a10:	adrp	x22, 415000 <ferror@plt+0x13860>
  401a14:	str	x0, [x22, #568]
  401a18:	cbz	x0, 401ba0 <ferror@plt+0x400>
  401a1c:	ldr	w8, [x27, #520]
  401a20:	cmp	w8, w20
  401a24:	b.ge	401ad8 <ferror@plt+0x338>  // b.tcont
  401a28:	mov	w21, wzr
  401a2c:	b	401a48 <ferror@plt+0x2a8>
  401a30:	mov	w21, #0x1                   	// #1
  401a34:	ldr	w8, [x27, #520]
  401a38:	add	w8, w8, #0x1
  401a3c:	cmp	w8, w20
  401a40:	str	w8, [x27, #520]
  401a44:	b.ge	401adc <ferror@plt+0x33c>  // b.tcont
  401a48:	ldr	x23, [x19, w8, sxtw #3]
  401a4c:	mov	x1, sp
  401a50:	mov	x0, x23
  401a54:	bl	404340 <ferror@plt+0x2ba0>
  401a58:	cmp	w0, #0x0
  401a5c:	mov	x0, xzr
  401a60:	mov	x1, x23
  401a64:	mov	w2, wzr
  401a68:	mov	x3, xzr
  401a6c:	csinc	w21, w21, wzr, eq  // eq = none
  401a70:	bl	401d20 <ferror@plt+0x580>
  401a74:	cbz	x0, 401a34 <ferror@plt+0x294>
  401a78:	ldrb	w8, [x26, #552]
  401a7c:	mov	x24, x0
  401a80:	tbnz	w8, #1, 401a94 <ferror@plt+0x2f4>
  401a84:	mov	x0, x24
  401a88:	bl	401e5c <ferror@plt+0x6bc>
  401a8c:	mov	w25, w0
  401a90:	b	401a98 <ferror@plt+0x2f8>
  401a94:	mov	w25, wzr
  401a98:	mov	x0, x24
  401a9c:	mov	x1, x23
  401aa0:	bl	401f28 <ferror@plt+0x788>
  401aa4:	cbnz	w0, 401a30 <ferror@plt+0x290>
  401aa8:	mov	x0, x24
  401aac:	bl	4021a4 <ferror@plt+0xa04>
  401ab0:	cmn	w25, #0x1
  401ab4:	b.ne	401a34 <ferror@plt+0x294>  // b.any
  401ab8:	adrp	x1, 404000 <ferror@plt+0x2860>
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	mov	x0, xzr
  401ac4:	add	x1, x1, #0x592
  401ac8:	bl	4016e0 <dcgettext@plt>
  401acc:	mov	x1, x23
  401ad0:	bl	4016c0 <warnx@plt>
  401ad4:	b	401a30 <ferror@plt+0x290>
  401ad8:	mov	w21, wzr
  401adc:	ldr	x0, [x28, #560]
  401ae0:	bl	404090 <ferror@plt+0x28f0>
  401ae4:	ldr	x0, [x22, #568]
  401ae8:	bl	404090 <ferror@plt+0x28f0>
  401aec:	mov	w0, w21
  401af0:	ldp	x20, x19, [sp, #208]
  401af4:	ldp	x22, x21, [sp, #192]
  401af8:	ldp	x24, x23, [sp, #176]
  401afc:	ldp	x26, x25, [sp, #160]
  401b00:	ldp	x28, x27, [sp, #144]
  401b04:	ldp	x29, x30, [sp, #128]
  401b08:	add	sp, sp, #0xe0
  401b0c:	ret
  401b10:	adrp	x1, 404000 <ferror@plt+0x2860>
  401b14:	add	x1, x1, #0x4f6
  401b18:	mov	w2, #0x5                   	// #5
  401b1c:	mov	x0, xzr
  401b20:	bl	4016e0 <dcgettext@plt>
  401b24:	adrp	x8, 415000 <ferror@plt+0x13860>
  401b28:	ldr	x1, [x8, #536]
  401b2c:	adrp	x2, 404000 <ferror@plt+0x2860>
  401b30:	add	x2, x2, #0x502
  401b34:	bl	401710 <printf@plt>
  401b38:	mov	w0, wzr
  401b3c:	bl	401440 <exit@plt>
  401b40:	bl	401bd8 <ferror@plt+0x438>
  401b44:	adrp	x1, 404000 <ferror@plt+0x2860>
  401b48:	add	x1, x1, #0x53b
  401b4c:	mov	w2, #0x5                   	// #5
  401b50:	mov	x0, xzr
  401b54:	bl	4016e0 <dcgettext@plt>
  401b58:	bl	4016c0 <warnx@plt>
  401b5c:	adrp	x8, 415000 <ferror@plt+0x13860>
  401b60:	ldr	x19, [x8, #512]
  401b64:	adrp	x1, 404000 <ferror@plt+0x2860>
  401b68:	add	x1, x1, #0x514
  401b6c:	mov	w2, #0x5                   	// #5
  401b70:	mov	x0, xzr
  401b74:	bl	4016e0 <dcgettext@plt>
  401b78:	adrp	x8, 415000 <ferror@plt+0x13860>
  401b7c:	ldr	x2, [x8, #536]
  401b80:	mov	x1, x0
  401b84:	mov	x0, x19
  401b88:	bl	401770 <fprintf@plt>
  401b8c:	mov	w0, #0x1                   	// #1
  401b90:	bl	401440 <exit@plt>
  401b94:	adrp	x1, 404000 <ferror@plt+0x2860>
  401b98:	add	x1, x1, #0x558
  401b9c:	b	401ba8 <ferror@plt+0x408>
  401ba0:	adrp	x1, 404000 <ferror@plt+0x2860>
  401ba4:	add	x1, x1, #0x575
  401ba8:	mov	w2, #0x5                   	// #5
  401bac:	bl	4016e0 <dcgettext@plt>
  401bb0:	mov	x1, x0
  401bb4:	mov	w0, #0x1                   	// #1
  401bb8:	bl	401780 <err@plt>
  401bbc:	stp	x29, x30, [sp, #-16]!
  401bc0:	adrp	x0, 402000 <ferror@plt+0x860>
  401bc4:	add	x0, x0, #0x1e8
  401bc8:	mov	x29, sp
  401bcc:	bl	404330 <ferror@plt+0x2b90>
  401bd0:	ldp	x29, x30, [sp], #16
  401bd4:	ret
  401bd8:	stp	x29, x30, [sp, #-32]!
  401bdc:	adrp	x8, 415000 <ferror@plt+0x13860>
  401be0:	ldr	x8, [x8, #536]
  401be4:	stp	x20, x19, [sp, #16]
  401be8:	adrp	x10, 415000 <ferror@plt+0x13860>
  401bec:	ldr	x19, [x10, #528]
  401bf0:	ldrb	w9, [x8]
  401bf4:	adrp	x10, 404000 <ferror@plt+0x2860>
  401bf8:	adrp	x1, 404000 <ferror@plt+0x2860>
  401bfc:	add	x10, x10, #0x5ec
  401c00:	cmp	w9, #0x0
  401c04:	add	x1, x1, #0x5f2
  401c08:	mov	w2, #0x5                   	// #5
  401c0c:	mov	x0, xzr
  401c10:	mov	x29, sp
  401c14:	csel	x20, x10, x8, eq  // eq = none
  401c18:	bl	4016e0 <dcgettext@plt>
  401c1c:	mov	x1, x19
  401c20:	bl	401420 <fputs@plt>
  401c24:	adrp	x1, 404000 <ferror@plt+0x2860>
  401c28:	add	x1, x1, #0x5fb
  401c2c:	mov	w2, #0x5                   	// #5
  401c30:	mov	x0, xzr
  401c34:	bl	4016e0 <dcgettext@plt>
  401c38:	mov	x1, x0
  401c3c:	mov	x0, x19
  401c40:	mov	x2, x20
  401c44:	bl	401770 <fprintf@plt>
  401c48:	mov	w0, #0xa                   	// #10
  401c4c:	mov	x1, x19
  401c50:	bl	4014a0 <fputc@plt>
  401c54:	adrp	x1, 404000 <ferror@plt+0x2860>
  401c58:	add	x1, x1, #0x618
  401c5c:	mov	w2, #0x5                   	// #5
  401c60:	mov	x0, xzr
  401c64:	bl	4016e0 <dcgettext@plt>
  401c68:	mov	x1, x19
  401c6c:	bl	401420 <fputs@plt>
  401c70:	adrp	x1, 404000 <ferror@plt+0x2860>
  401c74:	add	x1, x1, #0x64c
  401c78:	mov	w2, #0x5                   	// #5
  401c7c:	mov	x0, xzr
  401c80:	bl	4016e0 <dcgettext@plt>
  401c84:	mov	x1, x19
  401c88:	bl	401420 <fputs@plt>
  401c8c:	adrp	x1, 404000 <ferror@plt+0x2860>
  401c90:	add	x1, x1, #0x657
  401c94:	mov	w2, #0x5                   	// #5
  401c98:	mov	x0, xzr
  401c9c:	bl	4016e0 <dcgettext@plt>
  401ca0:	mov	x1, x19
  401ca4:	bl	401420 <fputs@plt>
  401ca8:	adrp	x1, 404000 <ferror@plt+0x2860>
  401cac:	add	x1, x1, #0x7c1
  401cb0:	mov	w2, #0x5                   	// #5
  401cb4:	mov	x0, xzr
  401cb8:	bl	4016e0 <dcgettext@plt>
  401cbc:	adrp	x1, 404000 <ferror@plt+0x2860>
  401cc0:	mov	x19, x0
  401cc4:	add	x1, x1, #0x7e2
  401cc8:	mov	w2, #0x5                   	// #5
  401ccc:	mov	x0, xzr
  401cd0:	bl	4016e0 <dcgettext@plt>
  401cd4:	mov	x4, x0
  401cd8:	adrp	x0, 404000 <ferror@plt+0x2860>
  401cdc:	adrp	x1, 404000 <ferror@plt+0x2860>
  401ce0:	adrp	x3, 404000 <ferror@plt+0x2860>
  401ce4:	add	x0, x0, #0x7a4
  401ce8:	add	x1, x1, #0x7b5
  401cec:	add	x3, x3, #0x7d3
  401cf0:	mov	x2, x19
  401cf4:	bl	401710 <printf@plt>
  401cf8:	adrp	x1, 404000 <ferror@plt+0x2860>
  401cfc:	add	x1, x1, #0x7f2
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	mov	x0, xzr
  401d08:	bl	4016e0 <dcgettext@plt>
  401d0c:	adrp	x1, 404000 <ferror@plt+0x2860>
  401d10:	add	x1, x1, #0x80d
  401d14:	bl	401710 <printf@plt>
  401d18:	mov	w0, wzr
  401d1c:	bl	401440 <exit@plt>
  401d20:	stp	x29, x30, [sp, #-80]!
  401d24:	stp	x26, x25, [sp, #16]
  401d28:	stp	x24, x23, [sp, #32]
  401d2c:	stp	x22, x21, [sp, #48]
  401d30:	stp	x20, x19, [sp, #64]
  401d34:	mov	x29, sp
  401d38:	cbz	x1, 401d58 <ferror@plt+0x5b8>
  401d3c:	mov	x19, x3
  401d40:	mov	w23, w2
  401d44:	mov	x21, x0
  401d48:	cbz	x0, 401d60 <ferror@plt+0x5c0>
  401d4c:	ldr	w8, [x21, #160]
  401d50:	add	w20, w8, #0x1
  401d54:	b	401d64 <ferror@plt+0x5c4>
  401d58:	mov	x23, xzr
  401d5c:	b	401e40 <ferror@plt+0x6a0>
  401d60:	mov	w20, wzr
  401d64:	mov	x0, x1
  401d68:	bl	4022d0 <ferror@plt+0xb30>
  401d6c:	sxtw	x8, w23
  401d70:	add	x24, x0, x8
  401d74:	ldrb	w9, [x24]
  401d78:	mov	x22, x0
  401d7c:	cmp	w9, #0x2f
  401d80:	b.ne	401dbc <ferror@plt+0x61c>  // b.any
  401d84:	add	x8, x8, x22
  401d88:	sub	x24, x8, #0x1
  401d8c:	ldrb	w8, [x24, #1]!
  401d90:	cmp	w8, #0x2f
  401d94:	b.eq	401d8c <ferror@plt+0x5ec>  // b.none
  401d98:	adrp	x1, 404000 <ferror@plt+0x2860>
  401d9c:	add	x1, x1, #0x816
  401da0:	mov	x0, x21
  401da4:	mov	x2, x1
  401da8:	mov	w3, w20
  401dac:	bl	40231c <ferror@plt+0xb7c>
  401db0:	mov	x23, x0
  401db4:	mov	x21, x0
  401db8:	b	401dc0 <ferror@plt+0x620>
  401dbc:	mov	x23, xzr
  401dc0:	mov	w26, #0x2f                  	// #47
  401dc4:	b	401dd0 <ferror@plt+0x630>
  401dc8:	mov	x24, x25
  401dcc:	cbz	x25, 401e30 <ferror@plt+0x690>
  401dd0:	ldrb	w8, [x24]
  401dd4:	cbz	w8, 401e0c <ferror@plt+0x66c>
  401dd8:	mov	w1, #0x2f                  	// #47
  401ddc:	mov	x0, x24
  401de0:	bl	401680 <strchr@plt>
  401de4:	mov	x25, x0
  401de8:	cbz	x0, 401df0 <ferror@plt+0x650>
  401dec:	strb	wzr, [x25]
  401df0:	mov	x0, x21
  401df4:	mov	x1, x22
  401df8:	mov	x2, x24
  401dfc:	mov	w3, w20
  401e00:	bl	40231c <ferror@plt+0xb7c>
  401e04:	mov	x21, x0
  401e08:	b	401e10 <ferror@plt+0x670>
  401e0c:	mov	x25, xzr
  401e10:	cmp	x23, #0x0
  401e14:	csel	x23, x21, x23, eq  // eq = none
  401e18:	cbz	x25, 401dc8 <ferror@plt+0x628>
  401e1c:	strb	w26, [x25]
  401e20:	ldrb	w8, [x25, #1]!
  401e24:	cmp	w8, #0x2f
  401e28:	b.eq	401e20 <ferror@plt+0x680>  // b.none
  401e2c:	b	401dc8 <ferror@plt+0x628>
  401e30:	cbz	x19, 401e38 <ferror@plt+0x698>
  401e34:	str	x21, [x19]
  401e38:	mov	x0, x22
  401e3c:	bl	401640 <free@plt>
  401e40:	mov	x0, x23
  401e44:	ldp	x20, x19, [sp, #64]
  401e48:	ldp	x22, x21, [sp, #48]
  401e4c:	ldp	x24, x23, [sp, #32]
  401e50:	ldp	x26, x25, [sp, #16]
  401e54:	ldp	x29, x30, [sp], #80
  401e58:	ret
  401e5c:	stp	x29, x30, [sp, #-48]!
  401e60:	str	x21, [sp, #16]
  401e64:	stp	x20, x19, [sp, #32]
  401e68:	mov	x29, sp
  401e6c:	cbz	x0, 401f18 <ferror@plt+0x778>
  401e70:	mov	x19, x0
  401e74:	mov	w8, wzr
  401e78:	ldr	w9, [x19, #168]
  401e7c:	cbnz	w9, 401eb4 <ferror@plt+0x714>
  401e80:	ldr	w9, [x19, #16]
  401e84:	and	w9, w9, #0xf000
  401e88:	cmp	w9, #0xa, lsl #12
  401e8c:	b.ne	401eb4 <ferror@plt+0x714>  // b.any
  401e90:	ldr	x20, [x19, #152]
  401e94:	cmp	w8, #0x14
  401e98:	add	w21, w8, #0x1
  401e9c:	b.lt	401ed0 <ferror@plt+0x730>  // b.tstop
  401ea0:	mov	x0, x20
  401ea4:	bl	4021a4 <ferror@plt+0xa04>
  401ea8:	str	xzr, [x19, #152]
  401eac:	mov	w9, #0x1                   	// #1
  401eb0:	b	401f04 <ferror@plt+0x764>
  401eb4:	mov	w9, #0x4                   	// #4
  401eb8:	orr	w9, w9, #0x4
  401ebc:	cmp	w9, #0x4
  401ec0:	b.ne	401f0c <ferror@plt+0x76c>  // b.any
  401ec4:	ldr	x19, [x19, #152]
  401ec8:	cbnz	x19, 401e78 <ferror@plt+0x6d8>
  401ecc:	b	401f14 <ferror@plt+0x774>
  401ed0:	ldr	x1, [x19, #136]
  401ed4:	ldr	w2, [x19, #144]
  401ed8:	add	x3, x29, #0x18
  401edc:	mov	x0, x19
  401ee0:	bl	401d20 <ferror@plt+0x580>
  401ee4:	str	x0, [x19, #152]
  401ee8:	ldr	x8, [x29, #24]
  401eec:	cbz	x8, 401efc <ferror@plt+0x75c>
  401ef0:	mov	w9, wzr
  401ef4:	str	x20, [x8, #152]
  401ef8:	b	401f04 <ferror@plt+0x764>
  401efc:	mov	w9, wzr
  401f00:	str	x20, [x19, #152]
  401f04:	mov	w8, w21
  401f08:	b	401eb8 <ferror@plt+0x718>
  401f0c:	mov	w0, #0xffffffff            	// #-1
  401f10:	b	401f18 <ferror@plt+0x778>
  401f14:	mov	w0, wzr
  401f18:	ldp	x20, x19, [sp, #32]
  401f1c:	ldr	x21, [sp, #16]
  401f20:	ldp	x29, x30, [sp], #48
  401f24:	ret
  401f28:	sub	sp, sp, #0x70
  401f2c:	stp	x20, x19, [sp, #96]
  401f30:	mov	x19, x0
  401f34:	stp	x29, x30, [sp, #16]
  401f38:	stp	x28, x27, [sp, #32]
  401f3c:	stp	x26, x25, [sp, #48]
  401f40:	stp	x24, x23, [sp, #64]
  401f44:	stp	x22, x21, [sp, #80]
  401f48:	add	x29, sp, #0x10
  401f4c:	cbz	x1, 401f5c <ferror@plt+0x7bc>
  401f50:	adrp	x0, 404000 <ferror@plt+0x2860>
  401f54:	add	x0, x0, #0x8aa
  401f58:	bl	401710 <printf@plt>
  401f5c:	cbz	x19, 4020f8 <ferror@plt+0x958>
  401f60:	adrp	x20, 404000 <ferror@plt+0x2860>
  401f64:	adrp	x21, 404000 <ferror@plt+0x2860>
  401f68:	adrp	x22, 404000 <ferror@plt+0x2860>
  401f6c:	adrp	x23, 404000 <ferror@plt+0x2860>
  401f70:	adrp	x24, 404000 <ferror@plt+0x2860>
  401f74:	adrp	x26, 415000 <ferror@plt+0x13860>
  401f78:	adrp	x27, 415000 <ferror@plt+0x13860>
  401f7c:	add	x20, x20, #0x8bf
  401f80:	add	x21, x21, #0x8c8
  401f84:	add	x22, x22, #0x8ba
  401f88:	add	x23, x23, #0x8c2
  401f8c:	add	x24, x24, #0x895
  401f90:	mov	w28, #0x44                  	// #68
  401f94:	b	401fa8 <ferror@plt+0x808>
  401f98:	mov	x0, x22
  401f9c:	bl	401710 <printf@plt>
  401fa0:	ldr	x19, [x19, #152]
  401fa4:	cbz	x19, 4020f8 <ferror@plt+0x958>
  401fa8:	ldr	w8, [x19, #168]
  401fac:	cbnz	w8, 402100 <ferror@plt+0x960>
  401fb0:	ldr	w0, [x19, #16]
  401fb4:	add	x1, sp, #0x4
  401fb8:	bl	4032e8 <ferror@plt+0x1b48>
  401fbc:	ldr	w8, [x19, #164]
  401fc0:	cbz	w8, 401fc8 <ferror@plt+0x828>
  401fc4:	strb	w28, [sp, #4]
  401fc8:	ldrb	w8, [x26, #552]
  401fcc:	tbnz	w8, #5, 402014 <ferror@plt+0x874>
  401fd0:	ldr	w8, [x19, #160]
  401fd4:	ldr	x3, [x27, #528]
  401fd8:	cmp	w8, #0x1
  401fdc:	b.lt	402008 <ferror@plt+0x868>  // b.tstop
  401fe0:	mov	w25, wzr
  401fe4:	mov	w1, #0x2                   	// #2
  401fe8:	mov	w2, #0x1                   	// #1
  401fec:	mov	x0, x20
  401ff0:	bl	401690 <fwrite@plt>
  401ff4:	ldr	w8, [x19, #160]
  401ff8:	ldr	x3, [x27, #528]
  401ffc:	add	w25, w25, #0x1
  402000:	cmp	w25, w8
  402004:	b.lt	401fe4 <ferror@plt+0x844>  // b.tstop
  402008:	mov	w0, #0x20                  	// #32
  40200c:	mov	x1, x3
  402010:	bl	4014a0 <fputc@plt>
  402014:	ldrb	w8, [x26, #552]
  402018:	tbnz	w8, #2, 402030 <ferror@plt+0x890>
  40201c:	ldrsb	w0, [sp, #4]
  402020:	bl	401740 <putchar@plt>
  402024:	ldrb	w8, [x26, #552]
  402028:	tbnz	w8, #4, 402044 <ferror@plt+0x8a4>
  40202c:	b	40208c <ferror@plt+0x8ec>
  402030:	add	x1, sp, #0x4
  402034:	mov	x0, x24
  402038:	bl	401710 <printf@plt>
  40203c:	ldrb	w8, [x26, #552]
  402040:	tbz	w8, #4, 40208c <ferror@plt+0x8ec>
  402044:	adrp	x8, 415000 <ferror@plt+0x13860>
  402048:	ldr	x0, [x8, #560]
  40204c:	ldr	w1, [x19, #24]
  402050:	ldr	w25, [x0, #8]
  402054:	bl	404050 <ferror@plt+0x28b0>
  402058:	ldr	x2, [x0, #8]
  40205c:	mov	x0, x23
  402060:	mov	w1, w25
  402064:	bl	401710 <printf@plt>
  402068:	adrp	x8, 415000 <ferror@plt+0x13860>
  40206c:	ldr	x0, [x8, #568]
  402070:	ldr	w1, [x19, #28]
  402074:	ldr	w25, [x0, #8]
  402078:	bl	404050 <ferror@plt+0x28b0>
  40207c:	ldr	x2, [x0, #8]
  402080:	mov	x0, x23
  402084:	mov	w1, w25
  402088:	bl	401710 <printf@plt>
  40208c:	ldrb	w8, [x26, #552]
  402090:	tbz	w8, #5, 4020c8 <ferror@plt+0x928>
  402094:	ldr	w8, [x19, #160]
  402098:	cmp	w8, #0x1
  40209c:	b.lt	4020c8 <ferror@plt+0x928>  // b.tstop
  4020a0:	mov	w25, wzr
  4020a4:	ldr	x3, [x27, #528]
  4020a8:	mov	w1, #0x2                   	// #2
  4020ac:	mov	w2, #0x1                   	// #1
  4020b0:	mov	x0, x20
  4020b4:	bl	401690 <fwrite@plt>
  4020b8:	ldr	w8, [x19, #160]
  4020bc:	add	w25, w25, #0x1
  4020c0:	cmp	w25, w8
  4020c4:	b.lt	4020a4 <ferror@plt+0x904>  // b.tstop
  4020c8:	ldr	w8, [x19, #16]
  4020cc:	ldr	x1, [x19, #128]
  4020d0:	and	w8, w8, #0xf000
  4020d4:	cmp	w8, #0xa, lsl #12
  4020d8:	b.ne	401f98 <ferror@plt+0x7f8>  // b.any
  4020dc:	ldr	x8, [x19, #136]
  4020e0:	ldrsw	x9, [x19, #144]
  4020e4:	mov	x0, x21
  4020e8:	add	x2, x8, x9
  4020ec:	bl	401710 <printf@plt>
  4020f0:	ldr	x19, [x19, #152]
  4020f4:	cbnz	x19, 401fa8 <ferror@plt+0x808>
  4020f8:	mov	w0, wzr
  4020fc:	b	402184 <ferror@plt+0x9e4>
  402100:	ldr	w8, [x26, #552]
  402104:	mov	w9, #0xa                   	// #10
  402108:	tst	w8, #0x4
  40210c:	csinc	w9, w9, wzr, ne  // ne = any
  402110:	tbz	w8, #4, 402138 <ferror@plt+0x998>
  402114:	adrp	x10, 415000 <ferror@plt+0x13860>
  402118:	ldr	x10, [x10, #560]
  40211c:	adrp	x11, 415000 <ferror@plt+0x13860>
  402120:	ldr	x11, [x11, #568]
  402124:	ldr	w10, [x10, #8]
  402128:	ldr	w11, [x11, #8]
  40212c:	add	w9, w9, w10
  402130:	add	w9, w9, w11
  402134:	add	w9, w9, #0x2
  402138:	ldr	w10, [x19, #160]
  40213c:	mov	w11, #0x1                   	// #1
  402140:	bic	w8, w11, w8, lsr #5
  402144:	add	w8, w9, w8
  402148:	adrp	x0, 404000 <ferror@plt+0x2860>
  40214c:	adrp	x2, 404000 <ferror@plt+0x2860>
  402150:	add	w1, w8, w10, lsl #1
  402154:	add	x0, x0, #0x8b1
  402158:	add	x2, x2, #0x617
  40215c:	bl	401710 <printf@plt>
  402160:	ldr	w0, [x19, #168]
  402164:	ldr	x20, [x19, #128]
  402168:	bl	401570 <strerror@plt>
  40216c:	mov	x2, x0
  402170:	adrp	x0, 404000 <ferror@plt+0x2860>
  402174:	add	x0, x0, #0x8b6
  402178:	mov	x1, x20
  40217c:	bl	401710 <printf@plt>
  402180:	mov	w0, #0xffffffff            	// #-1
  402184:	ldp	x20, x19, [sp, #96]
  402188:	ldp	x22, x21, [sp, #80]
  40218c:	ldp	x24, x23, [sp, #64]
  402190:	ldp	x26, x25, [sp, #48]
  402194:	ldp	x28, x27, [sp, #32]
  402198:	ldp	x29, x30, [sp, #16]
  40219c:	add	sp, sp, #0x70
  4021a0:	ret
  4021a4:	stp	x29, x30, [sp, #-32]!
  4021a8:	stp	x20, x19, [sp, #16]
  4021ac:	mov	x29, sp
  4021b0:	cbz	x0, 4021dc <ferror@plt+0xa3c>
  4021b4:	mov	x19, x0
  4021b8:	ldr	x0, [x19, #128]
  4021bc:	ldr	x20, [x19, #152]
  4021c0:	bl	401640 <free@plt>
  4021c4:	ldr	x0, [x19, #136]
  4021c8:	bl	401640 <free@plt>
  4021cc:	mov	x0, x19
  4021d0:	bl	401640 <free@plt>
  4021d4:	mov	x19, x20
  4021d8:	cbnz	x20, 4021b8 <ferror@plt+0xa18>
  4021dc:	ldp	x20, x19, [sp, #16]
  4021e0:	ldp	x29, x30, [sp], #32
  4021e4:	ret
  4021e8:	stp	x29, x30, [sp, #-32]!
  4021ec:	adrp	x8, 415000 <ferror@plt+0x13860>
  4021f0:	ldr	x0, [x8, #528]
  4021f4:	str	x19, [sp, #16]
  4021f8:	mov	x29, sp
  4021fc:	bl	402264 <ferror@plt+0xac4>
  402200:	cbz	w0, 402214 <ferror@plt+0xa74>
  402204:	bl	401730 <__errno_location@plt>
  402208:	ldr	w8, [x0]
  40220c:	cmp	w8, #0x20
  402210:	b.ne	402230 <ferror@plt+0xa90>  // b.any
  402214:	adrp	x8, 415000 <ferror@plt+0x13860>
  402218:	ldr	x0, [x8, #512]
  40221c:	bl	402264 <ferror@plt+0xac4>
  402220:	cbnz	w0, 402250 <ferror@plt+0xab0>
  402224:	ldr	x19, [sp, #16]
  402228:	ldp	x29, x30, [sp], #32
  40222c:	ret
  402230:	adrp	x1, 404000 <ferror@plt+0x2860>
  402234:	add	x1, x1, #0x5b1
  402238:	mov	w2, #0x5                   	// #5
  40223c:	mov	x0, xzr
  402240:	mov	w19, w8
  402244:	bl	4016e0 <dcgettext@plt>
  402248:	cbnz	w19, 402258 <ferror@plt+0xab8>
  40224c:	bl	4016c0 <warnx@plt>
  402250:	mov	w0, #0x1                   	// #1
  402254:	bl	4013f0 <_exit@plt>
  402258:	bl	401610 <warn@plt>
  40225c:	mov	w0, #0x1                   	// #1
  402260:	bl	4013f0 <_exit@plt>
  402264:	stp	x29, x30, [sp, #-32]!
  402268:	stp	x20, x19, [sp, #16]
  40226c:	mov	x29, sp
  402270:	mov	x20, x0
  402274:	bl	401730 <__errno_location@plt>
  402278:	mov	x19, x0
  40227c:	str	wzr, [x0]
  402280:	mov	x0, x20
  402284:	bl	4017a0 <ferror@plt>
  402288:	cbnz	w0, 402298 <ferror@plt+0xaf8>
  40228c:	mov	x0, x20
  402290:	bl	4016a0 <fflush@plt>
  402294:	cbz	w0, 4022b0 <ferror@plt+0xb10>
  402298:	ldr	w8, [x19]
  40229c:	cmp	w8, #0x9
  4022a0:	csetm	w0, ne  // ne = any
  4022a4:	ldp	x20, x19, [sp, #16]
  4022a8:	ldp	x29, x30, [sp], #32
  4022ac:	ret
  4022b0:	mov	x0, x20
  4022b4:	bl	4014e0 <fileno@plt>
  4022b8:	tbnz	w0, #31, 402298 <ferror@plt+0xaf8>
  4022bc:	bl	401450 <dup@plt>
  4022c0:	tbnz	w0, #31, 402298 <ferror@plt+0xaf8>
  4022c4:	bl	401580 <close@plt>
  4022c8:	cbnz	w0, 402298 <ferror@plt+0xaf8>
  4022cc:	b	4022a4 <ferror@plt+0xb04>
  4022d0:	stp	x29, x30, [sp, #-16]!
  4022d4:	mov	x29, sp
  4022d8:	cbz	x0, 4022ec <ferror@plt+0xb4c>
  4022dc:	bl	401560 <strdup@plt>
  4022e0:	cbz	x0, 40230c <ferror@plt+0xb6c>
  4022e4:	ldp	x29, x30, [sp], #16
  4022e8:	ret
  4022ec:	adrp	x0, 404000 <ferror@plt+0x2860>
  4022f0:	adrp	x1, 404000 <ferror@plt+0x2860>
  4022f4:	adrp	x3, 404000 <ferror@plt+0x2860>
  4022f8:	add	x0, x0, #0x818
  4022fc:	add	x1, x1, #0x81c
  402300:	add	x3, x3, #0x82f
  402304:	mov	w2, #0x4a                  	// #74
  402308:	bl	401720 <__assert_fail@plt>
  40230c:	adrp	x1, 404000 <ferror@plt+0x2860>
  402310:	add	x1, x1, #0x84b
  402314:	mov	w0, #0x1                   	// #1
  402318:	bl	401780 <err@plt>
  40231c:	sub	sp, sp, #0xc0
  402320:	stp	x29, x30, [sp, #128]
  402324:	str	x23, [sp, #144]
  402328:	stp	x22, x21, [sp, #160]
  40232c:	stp	x20, x19, [sp, #176]
  402330:	add	x29, sp, #0x80
  402334:	cbz	x2, 402388 <ferror@plt+0xbe8>
  402338:	mov	w23, w3
  40233c:	mov	x22, x2
  402340:	mov	x21, x1
  402344:	mov	x20, x0
  402348:	bl	40246c <ferror@plt+0xccc>
  40234c:	mov	x19, x0
  402350:	cbz	x20, 402358 <ferror@plt+0xbb8>
  402354:	str	x19, [x20, #152]
  402358:	mov	x0, x22
  40235c:	str	w23, [x19, #160]
  402360:	bl	4022d0 <ferror@plt+0xb30>
  402364:	str	x0, [x19, #128]
  402368:	mov	x0, x21
  40236c:	mov	x1, x19
  402370:	bl	404350 <ferror@plt+0x2bb0>
  402374:	cbz	w0, 402390 <ferror@plt+0xbf0>
  402378:	bl	401730 <__errno_location@plt>
  40237c:	ldr	w8, [x0]
  402380:	str	w8, [x19, #168]
  402384:	b	402450 <ferror@plt+0xcb0>
  402388:	mov	x19, xzr
  40238c:	b	402450 <ferror@plt+0xcb0>
  402390:	ldr	w8, [x19, #16]
  402394:	and	w8, w8, #0xf000
  402398:	cmp	w8, #0xa, lsl #12
  40239c:	b.ne	4023ac <ferror@plt+0xc0c>  // b.any
  4023a0:	mov	x0, x19
  4023a4:	mov	x1, x21
  4023a8:	bl	4024a0 <ferror@plt+0xd00>
  4023ac:	adrp	x22, 415000 <ferror@plt+0x13860>
  4023b0:	ldrb	w8, [x22, #552]
  4023b4:	tbz	w8, #4, 4023d8 <ferror@plt+0xc38>
  4023b8:	adrp	x8, 415000 <ferror@plt+0x13860>
  4023bc:	ldr	x0, [x8, #560]
  4023c0:	ldr	w1, [x19, #24]
  4023c4:	bl	4040dc <ferror@plt+0x293c>
  4023c8:	adrp	x8, 415000 <ferror@plt+0x13860>
  4023cc:	ldr	x0, [x8, #568]
  4023d0:	ldr	w1, [x19, #28]
  4023d4:	bl	40425c <ferror@plt+0x2abc>
  4023d8:	ldrb	w8, [x22, #552]
  4023dc:	tbz	w8, #3, 402450 <ferror@plt+0xcb0>
  4023e0:	ldr	w8, [x19, #16]
  4023e4:	and	w8, w8, #0xf000
  4023e8:	cmp	w8, #0x4, lsl #12
  4023ec:	b.ne	402450 <ferror@plt+0xcb0>  // b.any
  4023f0:	cbz	x20, 402414 <ferror@plt+0xc74>
  4023f4:	ldr	w8, [x20, #16]
  4023f8:	and	w8, w8, #0xf000
  4023fc:	cmp	w8, #0xa, lsl #12
  402400:	b.eq	402414 <ferror@plt+0xc74>  // b.none
  402404:	cmp	w8, #0x4, lsl #12
  402408:	b.eq	402424 <ferror@plt+0xc84>  // b.none
  40240c:	mov	x20, xzr
  402410:	b	402424 <ferror@plt+0xc84>
  402414:	mov	x1, sp
  402418:	mov	x0, x21
  40241c:	bl	4025c4 <ferror@plt+0xe24>
  402420:	mov	x20, x0
  402424:	cbz	x20, 402450 <ferror@plt+0xcb0>
  402428:	ldr	x8, [x20]
  40242c:	ldr	x9, [x19]
  402430:	cmp	x8, x9
  402434:	b.ne	402448 <ferror@plt+0xca8>  // b.any
  402438:	ldr	x8, [x20, #8]
  40243c:	ldr	x9, [x19, #8]
  402440:	cmp	x8, x9
  402444:	b.ne	402450 <ferror@plt+0xcb0>  // b.any
  402448:	mov	w8, #0x1                   	// #1
  40244c:	str	w8, [x19, #164]
  402450:	mov	x0, x19
  402454:	ldp	x20, x19, [sp, #176]
  402458:	ldp	x22, x21, [sp, #160]
  40245c:	ldr	x23, [sp, #144]
  402460:	ldp	x29, x30, [sp, #128]
  402464:	add	sp, sp, #0xc0
  402468:	ret
  40246c:	stp	x29, x30, [sp, #-16]!
  402470:	mov	w0, #0x1                   	// #1
  402474:	mov	w1, #0xb0                  	// #176
  402478:	mov	x29, sp
  40247c:	bl	401550 <calloc@plt>
  402480:	cbz	x0, 40248c <ferror@plt+0xcec>
  402484:	ldp	x29, x30, [sp], #16
  402488:	ret
  40248c:	adrp	x1, 404000 <ferror@plt+0x2860>
  402490:	add	x1, x1, #0x863
  402494:	mov	w0, #0x1                   	// #1
  402498:	mov	w2, #0xb0                  	// #176
  40249c:	bl	401780 <err@plt>
  4024a0:	stp	x29, x30, [sp, #-80]!
  4024a4:	str	x28, [sp, #16]
  4024a8:	stp	x24, x23, [sp, #32]
  4024ac:	stp	x22, x21, [sp, #48]
  4024b0:	stp	x20, x19, [sp, #64]
  4024b4:	mov	x29, sp
  4024b8:	sub	sp, sp, #0x1, lsl #12
  4024bc:	mov	x21, x1
  4024c0:	mov	x19, x0
  4024c4:	mov	x1, sp
  4024c8:	mov	w2, #0x1000                	// #4096
  4024cc:	mov	x0, x21
  4024d0:	bl	401480 <readlink@plt>
  4024d4:	cmp	x0, #0x0
  4024d8:	b.le	4025a0 <ferror@plt+0xe00>
  4024dc:	ldrb	w23, [sp]
  4024e0:	mov	x20, x0
  4024e4:	cmp	w23, #0x2f
  4024e8:	b.eq	402514 <ferror@plt+0xd74>  // b.none
  4024ec:	mov	w1, #0x2f                  	// #47
  4024f0:	mov	x0, x21
  4024f4:	bl	401590 <strrchr@plt>
  4024f8:	cbz	x0, 402514 <ferror@plt+0xd74>
  4024fc:	sub	w8, w0, w21
  402500:	str	w8, [x19, #144]
  402504:	add	w8, w8, #0x1
  402508:	add	x20, x20, w8, sxtw
  40250c:	mov	w24, #0x1                   	// #1
  402510:	b	402518 <ferror@plt+0xd78>
  402514:	mov	w24, wzr
  402518:	add	x0, x20, #0x1
  40251c:	bl	402664 <ferror@plt+0xec4>
  402520:	mov	x22, x0
  402524:	cmp	w23, #0x2f
  402528:	str	x0, [x19, #136]
  40252c:	b.eq	40256c <ferror@plt+0xdcc>  // b.none
  402530:	cbz	w24, 40256c <ferror@plt+0xdcc>
  402534:	ldrsw	x23, [x19, #144]
  402538:	mov	x0, x22
  40253c:	mov	x1, x21
  402540:	mov	x2, x23
  402544:	bl	4013e0 <memcpy@plt>
  402548:	mov	w8, #0x2f                  	// #47
  40254c:	strb	w8, [x22, x23]
  402550:	ldr	x8, [x19, #136]
  402554:	add	x9, x23, #0x1
  402558:	str	w9, [x19, #144]
  40255c:	sub	x2, x20, x9
  402560:	add	x0, x8, x9
  402564:	mov	x1, sp
  402568:	b	402578 <ferror@plt+0xdd8>
  40256c:	mov	x1, sp
  402570:	mov	x0, x22
  402574:	mov	x2, x20
  402578:	bl	4013e0 <memcpy@plt>
  40257c:	ldr	x8, [x19, #136]
  402580:	strb	wzr, [x8, x20]
  402584:	add	sp, sp, #0x1, lsl #12
  402588:	ldp	x20, x19, [sp, #64]
  40258c:	ldp	x22, x21, [sp, #48]
  402590:	ldp	x24, x23, [sp, #32]
  402594:	ldr	x28, [sp, #16]
  402598:	ldp	x29, x30, [sp], #80
  40259c:	ret
  4025a0:	adrp	x1, 404000 <ferror@plt+0x2860>
  4025a4:	add	x1, x1, #0x87d
  4025a8:	mov	w2, #0x5                   	// #5
  4025ac:	mov	x0, xzr
  4025b0:	bl	4016e0 <dcgettext@plt>
  4025b4:	mov	x1, x0
  4025b8:	mov	w0, #0x1                   	// #1
  4025bc:	mov	x2, x21
  4025c0:	bl	401780 <err@plt>
  4025c4:	stp	x29, x30, [sp, #-48]!
  4025c8:	stp	x22, x21, [sp, #16]
  4025cc:	stp	x20, x19, [sp, #32]
  4025d0:	mov	x29, sp
  4025d4:	cbz	x0, 402628 <ferror@plt+0xe88>
  4025d8:	mov	x19, x1
  4025dc:	mov	x21, x0
  4025e0:	bl	401410 <strlen@plt>
  4025e4:	mov	x22, x0
  4025e8:	add	x0, x0, #0x4
  4025ec:	bl	402664 <ferror@plt+0xec4>
  4025f0:	mov	x1, x21
  4025f4:	mov	x2, x22
  4025f8:	mov	x20, x0
  4025fc:	bl	4013e0 <memcpy@plt>
  402600:	mov	w8, #0x2e2f                	// #11823
  402604:	movk	w8, #0x2e, lsl #16
  402608:	mov	x0, x20
  40260c:	mov	x1, x19
  402610:	str	w8, [x20, x22]
  402614:	bl	404340 <ferror@plt+0x2ba0>
  402618:	cbnz	w0, 402640 <ferror@plt+0xea0>
  40261c:	mov	x0, x20
  402620:	bl	401640 <free@plt>
  402624:	b	40262c <ferror@plt+0xe8c>
  402628:	mov	x19, xzr
  40262c:	mov	x0, x19
  402630:	ldp	x20, x19, [sp, #32]
  402634:	ldp	x22, x21, [sp, #16]
  402638:	ldp	x29, x30, [sp], #48
  40263c:	ret
  402640:	adrp	x1, 404000 <ferror@plt+0x2860>
  402644:	add	x1, x1, #0x898
  402648:	mov	w2, #0x5                   	// #5
  40264c:	mov	x0, xzr
  402650:	bl	4016e0 <dcgettext@plt>
  402654:	mov	x1, x0
  402658:	mov	w0, #0x1                   	// #1
  40265c:	mov	x2, x20
  402660:	bl	401780 <err@plt>
  402664:	stp	x29, x30, [sp, #-32]!
  402668:	str	x19, [sp, #16]
  40266c:	mov	x29, sp
  402670:	mov	x19, x0
  402674:	bl	4014f0 <malloc@plt>
  402678:	cbz	x19, 402680 <ferror@plt+0xee0>
  40267c:	cbz	x0, 40268c <ferror@plt+0xeec>
  402680:	ldr	x19, [sp, #16]
  402684:	ldp	x29, x30, [sp], #32
  402688:	ret
  40268c:	adrp	x1, 404000 <ferror@plt+0x2860>
  402690:	add	x1, x1, #0x863
  402694:	mov	w0, #0x1                   	// #1
  402698:	mov	x2, x19
  40269c:	bl	401780 <err@plt>
  4026a0:	adrp	x8, 415000 <ferror@plt+0x13860>
  4026a4:	str	w0, [x8, #504]
  4026a8:	ret
  4026ac:	sub	sp, sp, #0x80
  4026b0:	stp	x29, x30, [sp, #32]
  4026b4:	stp	x28, x27, [sp, #48]
  4026b8:	stp	x26, x25, [sp, #64]
  4026bc:	stp	x24, x23, [sp, #80]
  4026c0:	stp	x22, x21, [sp, #96]
  4026c4:	stp	x20, x19, [sp, #112]
  4026c8:	add	x29, sp, #0x20
  4026cc:	str	xzr, [x1]
  4026d0:	cbz	x0, 40270c <ferror@plt+0xf6c>
  4026d4:	ldrb	w8, [x0]
  4026d8:	mov	x21, x0
  4026dc:	cbz	w8, 40270c <ferror@plt+0xf6c>
  4026e0:	mov	x20, x2
  4026e4:	mov	x19, x1
  4026e8:	bl	401620 <__ctype_b_loc@plt>
  4026ec:	ldr	x8, [x0]
  4026f0:	mov	x23, x0
  4026f4:	mov	x9, x21
  4026f8:	ldrb	w10, [x9], #1
  4026fc:	ldrh	w11, [x8, x10, lsl #1]
  402700:	tbnz	w11, #13, 4026f8 <ferror@plt+0xf58>
  402704:	cmp	w10, #0x2d
  402708:	b.ne	402724 <ferror@plt+0xf84>  // b.any
  40270c:	mov	w21, #0xffffffea            	// #-22
  402710:	tbz	w21, #31, 402950 <ferror@plt+0x11b0>
  402714:	neg	w19, w21
  402718:	bl	401730 <__errno_location@plt>
  40271c:	str	w19, [x0]
  402720:	b	402950 <ferror@plt+0x11b0>
  402724:	bl	401730 <__errno_location@plt>
  402728:	mov	x25, x0
  40272c:	str	wzr, [x0]
  402730:	sub	x1, x29, #0x8
  402734:	mov	x0, x21
  402738:	mov	w2, wzr
  40273c:	stur	xzr, [x29, #-8]
  402740:	bl	4015b0 <strtoumax@plt>
  402744:	ldur	x24, [x29, #-8]
  402748:	str	x0, [sp, #16]
  40274c:	cmp	x24, x21
  402750:	b.eq	402768 <ferror@plt+0xfc8>  // b.none
  402754:	add	x8, x0, #0x1
  402758:	cmp	x8, #0x1
  40275c:	b.hi	402780 <ferror@plt+0xfe0>  // b.pmore
  402760:	ldr	w8, [x25]
  402764:	cbz	w8, 402780 <ferror@plt+0xfe0>
  402768:	ldr	w8, [x25]
  40276c:	mov	w9, #0xffffffea            	// #-22
  402770:	cmp	w8, #0x0
  402774:	csneg	w21, w9, w8, eq  // eq = none
  402778:	tbz	w21, #31, 402950 <ferror@plt+0x11b0>
  40277c:	b	402714 <ferror@plt+0xf74>
  402780:	cbz	x24, 402940 <ferror@plt+0x11a0>
  402784:	ldrb	w8, [x24]
  402788:	cbz	w8, 402940 <ferror@plt+0x11a0>
  40278c:	mov	w28, wzr
  402790:	mov	w21, wzr
  402794:	mov	x22, xzr
  402798:	b	4027b0 <ferror@plt+0x1010>
  40279c:	mov	x27, xzr
  4027a0:	cbz	x22, 402838 <ferror@plt+0x1098>
  4027a4:	mov	w21, #0xffffffea            	// #-22
  4027a8:	mov	w8, wzr
  4027ac:	tbz	wzr, #0, 40294c <ferror@plt+0x11ac>
  4027b0:	ldrb	w8, [x24, #1]
  4027b4:	cmp	w8, #0x61
  4027b8:	b.le	4027f8 <ferror@plt+0x1058>
  4027bc:	cmp	w8, #0x62
  4027c0:	b.eq	402800 <ferror@plt+0x1060>  // b.none
  4027c4:	cmp	w8, #0x69
  4027c8:	b.ne	40280c <ferror@plt+0x106c>  // b.any
  4027cc:	ldrb	w9, [x24, #2]
  4027d0:	orr	w9, w9, #0x20
  4027d4:	cmp	w9, #0x62
  4027d8:	b.ne	4027e4 <ferror@plt+0x1044>  // b.any
  4027dc:	ldrb	w9, [x24, #3]
  4027e0:	cbz	w9, 402974 <ferror@plt+0x11d4>
  4027e4:	cmp	w8, #0x42
  4027e8:	b.eq	402800 <ferror@plt+0x1060>  // b.none
  4027ec:	cmp	w8, #0x62
  4027f0:	b.ne	402808 <ferror@plt+0x1068>  // b.any
  4027f4:	b	402800 <ferror@plt+0x1060>
  4027f8:	cmp	w8, #0x42
  4027fc:	b.ne	402808 <ferror@plt+0x1068>  // b.any
  402800:	ldrb	w9, [x24, #2]
  402804:	cbz	w9, 40297c <ferror@plt+0x11dc>
  402808:	cbz	w8, 402974 <ferror@plt+0x11d4>
  40280c:	bl	4014d0 <localeconv@plt>
  402810:	cbz	x0, 402820 <ferror@plt+0x1080>
  402814:	ldr	x26, [x0]
  402818:	cbnz	x26, 402828 <ferror@plt+0x1088>
  40281c:	b	40279c <ferror@plt+0xffc>
  402820:	mov	x26, xzr
  402824:	cbz	x26, 40279c <ferror@plt+0xffc>
  402828:	mov	x0, x26
  40282c:	bl	401410 <strlen@plt>
  402830:	mov	x27, x0
  402834:	cbnz	x22, 4027a4 <ferror@plt+0x1004>
  402838:	mov	w8, wzr
  40283c:	cbz	x26, 4028b8 <ferror@plt+0x1118>
  402840:	ldrb	w9, [x24]
  402844:	cbz	w9, 4028c4 <ferror@plt+0x1124>
  402848:	mov	x0, x26
  40284c:	mov	x1, x24
  402850:	mov	x2, x27
  402854:	bl	401510 <strncmp@plt>
  402858:	cbnz	w0, 4027a4 <ferror@plt+0x1004>
  40285c:	add	x24, x24, x27
  402860:	ldrb	w8, [x24]
  402864:	cmp	w8, #0x30
  402868:	b.ne	40287c <ferror@plt+0x10dc>  // b.any
  40286c:	ldrb	w8, [x24, #1]!
  402870:	add	w28, w28, #0x1
  402874:	cmp	w8, #0x30
  402878:	b.eq	40286c <ferror@plt+0x10cc>  // b.none
  40287c:	ldr	x9, [x23]
  402880:	sxtb	x8, w8
  402884:	ldrh	w8, [x9, x8, lsl #1]
  402888:	tbnz	w8, #11, 4028d0 <ferror@plt+0x1130>
  40288c:	mov	x22, xzr
  402890:	stur	x24, [x29, #-8]
  402894:	cbz	x22, 4028a8 <ferror@plt+0x1108>
  402898:	ldur	x8, [x29, #-8]
  40289c:	cbz	x8, 402928 <ferror@plt+0x1188>
  4028a0:	ldrb	w8, [x8]
  4028a4:	cbz	w8, 402934 <ferror@plt+0x1194>
  4028a8:	ldur	x24, [x29, #-8]
  4028ac:	mov	w8, #0x1                   	// #1
  4028b0:	tbnz	w8, #0, 4027b0 <ferror@plt+0x1010>
  4028b4:	b	40294c <ferror@plt+0x11ac>
  4028b8:	mov	w21, #0xffffffea            	// #-22
  4028bc:	tbnz	w8, #0, 4027b0 <ferror@plt+0x1010>
  4028c0:	b	40294c <ferror@plt+0x11ac>
  4028c4:	mov	w21, #0xffffffea            	// #-22
  4028c8:	tbnz	w8, #0, 4027b0 <ferror@plt+0x1010>
  4028cc:	b	40294c <ferror@plt+0x11ac>
  4028d0:	sub	x1, x29, #0x8
  4028d4:	mov	x0, x24
  4028d8:	mov	w2, wzr
  4028dc:	str	wzr, [x25]
  4028e0:	stur	xzr, [x29, #-8]
  4028e4:	bl	4015b0 <strtoumax@plt>
  4028e8:	ldur	x8, [x29, #-8]
  4028ec:	mov	x22, x0
  4028f0:	cmp	x8, x24
  4028f4:	b.eq	40290c <ferror@plt+0x116c>  // b.none
  4028f8:	add	x8, x22, #0x1
  4028fc:	cmp	x8, #0x1
  402900:	b.hi	402894 <ferror@plt+0x10f4>  // b.pmore
  402904:	ldr	w8, [x25]
  402908:	cbz	w8, 402894 <ferror@plt+0x10f4>
  40290c:	ldr	w9, [x25]
  402910:	mov	w10, #0xffffffea            	// #-22
  402914:	mov	w8, wzr
  402918:	cmp	w9, #0x0
  40291c:	csneg	w21, w10, w9, eq  // eq = none
  402920:	tbnz	w8, #0, 4027b0 <ferror@plt+0x1010>
  402924:	b	40294c <ferror@plt+0x11ac>
  402928:	mov	w21, #0xffffffea            	// #-22
  40292c:	tbnz	w8, #0, 4027b0 <ferror@plt+0x1010>
  402930:	b	40294c <ferror@plt+0x11ac>
  402934:	mov	w21, #0xffffffea            	// #-22
  402938:	tbnz	w8, #0, 4027b0 <ferror@plt+0x1010>
  40293c:	b	40294c <ferror@plt+0x11ac>
  402940:	mov	w21, wzr
  402944:	ldr	x8, [sp, #16]
  402948:	str	x8, [x19]
  40294c:	tbnz	w21, #31, 402714 <ferror@plt+0xf74>
  402950:	mov	w0, w21
  402954:	ldp	x20, x19, [sp, #112]
  402958:	ldp	x22, x21, [sp, #96]
  40295c:	ldp	x24, x23, [sp, #80]
  402960:	ldp	x26, x25, [sp, #64]
  402964:	ldp	x28, x27, [sp, #48]
  402968:	ldp	x29, x30, [sp, #32]
  40296c:	add	sp, sp, #0x80
  402970:	ret
  402974:	mov	w23, #0x400                 	// #1024
  402978:	b	402980 <ferror@plt+0x11e0>
  40297c:	mov	w23, #0x3e8                 	// #1000
  402980:	ldrsb	w24, [x24]
  402984:	adrp	x21, 404000 <ferror@plt+0x2860>
  402988:	add	x21, x21, #0x8df
  40298c:	mov	w2, #0x9                   	// #9
  402990:	mov	x0, x21
  402994:	mov	w1, w24
  402998:	bl	4016d0 <memchr@plt>
  40299c:	cbnz	x0, 4029bc <ferror@plt+0x121c>
  4029a0:	adrp	x21, 404000 <ferror@plt+0x2860>
  4029a4:	add	x21, x21, #0x8e8
  4029a8:	mov	w2, #0x9                   	// #9
  4029ac:	mov	x0, x21
  4029b0:	mov	w1, w24
  4029b4:	bl	4016d0 <memchr@plt>
  4029b8:	cbz	x0, 40270c <ferror@plt+0xf6c>
  4029bc:	sub	w8, w0, w21
  4029c0:	add	w24, w8, #0x1
  4029c4:	add	x0, sp, #0x10
  4029c8:	mov	w1, w23
  4029cc:	mov	w2, w24
  4029d0:	bl	402a90 <ferror@plt+0x12f0>
  4029d4:	mov	w21, w0
  4029d8:	cbz	x20, 4029e0 <ferror@plt+0x1240>
  4029dc:	str	w24, [x20]
  4029e0:	cbz	x22, 402944 <ferror@plt+0x11a4>
  4029e4:	cbz	w24, 402944 <ferror@plt+0x11a4>
  4029e8:	mov	w8, #0x1                   	// #1
  4029ec:	add	x0, sp, #0x8
  4029f0:	mov	w1, w23
  4029f4:	mov	w2, w24
  4029f8:	str	x8, [sp, #8]
  4029fc:	bl	402a90 <ferror@plt+0x12f0>
  402a00:	mov	w8, #0xa                   	// #10
  402a04:	cmp	x22, #0xb
  402a08:	b.cc	402a1c <ferror@plt+0x127c>  // b.lo, b.ul, b.last
  402a0c:	add	x8, x8, x8, lsl #2
  402a10:	lsl	x8, x8, #1
  402a14:	cmp	x8, x22
  402a18:	b.cc	402a0c <ferror@plt+0x126c>  // b.lo, b.ul, b.last
  402a1c:	cmp	w28, #0x1
  402a20:	b.lt	402a34 <ferror@plt+0x1294>  // b.tstop
  402a24:	add	x8, x8, x8, lsl #2
  402a28:	subs	w28, w28, #0x1
  402a2c:	lsl	x8, x8, #1
  402a30:	b.ne	402a24 <ferror@plt+0x1284>  // b.any
  402a34:	ldp	x10, x9, [sp, #8]
  402a38:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  402a3c:	mov	w13, #0x1                   	// #1
  402a40:	movk	x11, #0xcccd
  402a44:	mov	w12, #0xa                   	// #10
  402a48:	b	402a5c <ferror@plt+0x12bc>
  402a4c:	cmp	x22, #0x9
  402a50:	mov	x22, x14
  402a54:	mov	x13, x15
  402a58:	b.ls	402a88 <ferror@plt+0x12e8>  // b.plast
  402a5c:	umulh	x14, x22, x11
  402a60:	lsr	x14, x14, #3
  402a64:	add	x15, x13, x13, lsl #2
  402a68:	msub	x16, x14, x12, x22
  402a6c:	lsl	x15, x15, #1
  402a70:	cbz	x16, 402a4c <ferror@plt+0x12ac>
  402a74:	udiv	x13, x8, x13
  402a78:	udiv	x13, x13, x16
  402a7c:	udiv	x13, x10, x13
  402a80:	add	x9, x9, x13
  402a84:	b	402a4c <ferror@plt+0x12ac>
  402a88:	str	x9, [sp, #16]
  402a8c:	b	402944 <ferror@plt+0x11a4>
  402a90:	cbz	w2, 402ab8 <ferror@plt+0x1318>
  402a94:	sxtw	x8, w1
  402a98:	ldr	x9, [x0]
  402a9c:	umulh	x10, x8, x9
  402aa0:	cmp	xzr, x10
  402aa4:	b.ne	402ac0 <ferror@plt+0x1320>  // b.any
  402aa8:	sub	w2, w2, #0x1
  402aac:	mul	x9, x9, x8
  402ab0:	str	x9, [x0]
  402ab4:	cbnz	w2, 402a98 <ferror@plt+0x12f8>
  402ab8:	mov	w0, wzr
  402abc:	ret
  402ac0:	mov	w0, #0xffffffde            	// #-34
  402ac4:	ret
  402ac8:	stp	x29, x30, [sp, #-16]!
  402acc:	mov	x2, xzr
  402ad0:	mov	x29, sp
  402ad4:	bl	4026ac <ferror@plt+0xf0c>
  402ad8:	ldp	x29, x30, [sp], #16
  402adc:	ret
  402ae0:	stp	x29, x30, [sp, #-48]!
  402ae4:	stp	x22, x21, [sp, #16]
  402ae8:	stp	x20, x19, [sp, #32]
  402aec:	mov	x20, x1
  402af0:	mov	x19, x0
  402af4:	mov	x21, x0
  402af8:	mov	x29, sp
  402afc:	cbz	x0, 402b2c <ferror@plt+0x138c>
  402b00:	ldrb	w22, [x19]
  402b04:	mov	x21, x19
  402b08:	cbz	w22, 402b2c <ferror@plt+0x138c>
  402b0c:	mov	x21, x19
  402b10:	bl	401620 <__ctype_b_loc@plt>
  402b14:	ldr	x8, [x0]
  402b18:	and	x9, x22, #0xff
  402b1c:	ldrh	w8, [x8, x9, lsl #1]
  402b20:	tbz	w8, #11, 402b2c <ferror@plt+0x138c>
  402b24:	ldrb	w22, [x21, #1]!
  402b28:	cbnz	w22, 402b10 <ferror@plt+0x1370>
  402b2c:	cbz	x20, 402b34 <ferror@plt+0x1394>
  402b30:	str	x21, [x20]
  402b34:	cmp	x21, x19
  402b38:	b.ls	402b4c <ferror@plt+0x13ac>  // b.plast
  402b3c:	ldrb	w8, [x21]
  402b40:	cmp	w8, #0x0
  402b44:	cset	w0, eq  // eq = none
  402b48:	b	402b50 <ferror@plt+0x13b0>
  402b4c:	mov	w0, wzr
  402b50:	ldp	x20, x19, [sp, #32]
  402b54:	ldp	x22, x21, [sp, #16]
  402b58:	ldp	x29, x30, [sp], #48
  402b5c:	ret
  402b60:	stp	x29, x30, [sp, #-48]!
  402b64:	stp	x22, x21, [sp, #16]
  402b68:	stp	x20, x19, [sp, #32]
  402b6c:	mov	x20, x1
  402b70:	mov	x19, x0
  402b74:	mov	x21, x0
  402b78:	mov	x29, sp
  402b7c:	cbz	x0, 402bac <ferror@plt+0x140c>
  402b80:	ldrb	w22, [x19]
  402b84:	mov	x21, x19
  402b88:	cbz	w22, 402bac <ferror@plt+0x140c>
  402b8c:	mov	x21, x19
  402b90:	bl	401620 <__ctype_b_loc@plt>
  402b94:	ldr	x8, [x0]
  402b98:	and	x9, x22, #0xff
  402b9c:	ldrh	w8, [x8, x9, lsl #1]
  402ba0:	tbz	w8, #12, 402bac <ferror@plt+0x140c>
  402ba4:	ldrb	w22, [x21, #1]!
  402ba8:	cbnz	w22, 402b90 <ferror@plt+0x13f0>
  402bac:	cbz	x20, 402bb4 <ferror@plt+0x1414>
  402bb0:	str	x21, [x20]
  402bb4:	cmp	x21, x19
  402bb8:	b.ls	402bcc <ferror@plt+0x142c>  // b.plast
  402bbc:	ldrb	w8, [x21]
  402bc0:	cmp	w8, #0x0
  402bc4:	cset	w0, eq  // eq = none
  402bc8:	b	402bd0 <ferror@plt+0x1430>
  402bcc:	mov	w0, wzr
  402bd0:	ldp	x20, x19, [sp, #32]
  402bd4:	ldp	x22, x21, [sp, #16]
  402bd8:	ldp	x29, x30, [sp], #48
  402bdc:	ret
  402be0:	sub	sp, sp, #0x100
  402be4:	stp	x29, x30, [sp, #208]
  402be8:	add	x29, sp, #0xd0
  402bec:	mov	x8, #0xffffffffffffffd0    	// #-48
  402bf0:	mov	x9, sp
  402bf4:	sub	x10, x29, #0x50
  402bf8:	stp	x22, x21, [sp, #224]
  402bfc:	stp	x20, x19, [sp, #240]
  402c00:	mov	x20, x1
  402c04:	mov	x19, x0
  402c08:	movk	x8, #0xff80, lsl #32
  402c0c:	add	x11, x29, #0x30
  402c10:	add	x9, x9, #0x80
  402c14:	add	x22, x10, #0x30
  402c18:	stp	x2, x3, [x29, #-80]
  402c1c:	stp	x4, x5, [x29, #-64]
  402c20:	stp	x6, x7, [x29, #-48]
  402c24:	stp	q1, q2, [sp, #16]
  402c28:	stp	q3, q4, [sp, #48]
  402c2c:	str	q0, [sp]
  402c30:	stp	q5, q6, [sp, #80]
  402c34:	str	q7, [sp, #112]
  402c38:	stp	x9, x8, [x29, #-16]
  402c3c:	stp	x11, x22, [x29, #-32]
  402c40:	ldursw	x8, [x29, #-8]
  402c44:	tbz	w8, #31, 402c58 <ferror@plt+0x14b8>
  402c48:	add	w9, w8, #0x8
  402c4c:	cmp	w9, #0x0
  402c50:	stur	w9, [x29, #-8]
  402c54:	b.le	402cb8 <ferror@plt+0x1518>
  402c58:	ldur	x8, [x29, #-32]
  402c5c:	add	x9, x8, #0x8
  402c60:	stur	x9, [x29, #-32]
  402c64:	ldr	x1, [x8]
  402c68:	cbz	x1, 402cd4 <ferror@plt+0x1534>
  402c6c:	ldursw	x8, [x29, #-8]
  402c70:	tbz	w8, #31, 402c84 <ferror@plt+0x14e4>
  402c74:	add	w9, w8, #0x8
  402c78:	cmp	w9, #0x0
  402c7c:	stur	w9, [x29, #-8]
  402c80:	b.le	402cc8 <ferror@plt+0x1528>
  402c84:	ldur	x8, [x29, #-32]
  402c88:	add	x9, x8, #0x8
  402c8c:	stur	x9, [x29, #-32]
  402c90:	ldr	x21, [x8]
  402c94:	cbz	x21, 402cd4 <ferror@plt+0x1534>
  402c98:	mov	x0, x19
  402c9c:	bl	4015f0 <strcmp@plt>
  402ca0:	cbz	w0, 402cf0 <ferror@plt+0x1550>
  402ca4:	mov	x0, x19
  402ca8:	mov	x1, x21
  402cac:	bl	4015f0 <strcmp@plt>
  402cb0:	cbnz	w0, 402c40 <ferror@plt+0x14a0>
  402cb4:	b	402cf4 <ferror@plt+0x1554>
  402cb8:	add	x8, x22, x8
  402cbc:	ldr	x1, [x8]
  402cc0:	cbnz	x1, 402c6c <ferror@plt+0x14cc>
  402cc4:	b	402cd4 <ferror@plt+0x1534>
  402cc8:	add	x8, x22, x8
  402ccc:	ldr	x21, [x8]
  402cd0:	cbnz	x21, 402c98 <ferror@plt+0x14f8>
  402cd4:	adrp	x8, 415000 <ferror@plt+0x13860>
  402cd8:	ldr	w0, [x8, #504]
  402cdc:	adrp	x1, 404000 <ferror@plt+0x2860>
  402ce0:	add	x1, x1, #0x8f1
  402ce4:	mov	x2, x20
  402ce8:	mov	x3, x19
  402cec:	bl	4016f0 <errx@plt>
  402cf0:	mov	w0, #0x1                   	// #1
  402cf4:	ldp	x20, x19, [sp, #240]
  402cf8:	ldp	x22, x21, [sp, #224]
  402cfc:	ldp	x29, x30, [sp, #208]
  402d00:	add	sp, sp, #0x100
  402d04:	ret
  402d08:	cbz	x1, 402d2c <ferror@plt+0x158c>
  402d0c:	sxtb	w8, w2
  402d10:	ldrsb	w9, [x0]
  402d14:	cbz	w9, 402d2c <ferror@plt+0x158c>
  402d18:	cmp	w8, w9
  402d1c:	b.eq	402d30 <ferror@plt+0x1590>  // b.none
  402d20:	sub	x1, x1, #0x1
  402d24:	add	x0, x0, #0x1
  402d28:	cbnz	x1, 402d10 <ferror@plt+0x1570>
  402d2c:	mov	x0, xzr
  402d30:	ret
  402d34:	stp	x29, x30, [sp, #-32]!
  402d38:	stp	x20, x19, [sp, #16]
  402d3c:	mov	x29, sp
  402d40:	mov	x20, x1
  402d44:	mov	x19, x0
  402d48:	bl	402d88 <ferror@plt+0x15e8>
  402d4c:	cmp	w0, w0, sxth
  402d50:	b.ne	402d60 <ferror@plt+0x15c0>  // b.any
  402d54:	ldp	x20, x19, [sp, #16]
  402d58:	ldp	x29, x30, [sp], #32
  402d5c:	ret
  402d60:	bl	401730 <__errno_location@plt>
  402d64:	mov	w8, #0x22                  	// #34
  402d68:	str	w8, [x0]
  402d6c:	adrp	x8, 415000 <ferror@plt+0x13860>
  402d70:	ldr	w0, [x8, #504]
  402d74:	adrp	x1, 404000 <ferror@plt+0x2860>
  402d78:	add	x1, x1, #0x8f1
  402d7c:	mov	x2, x20
  402d80:	mov	x3, x19
  402d84:	bl	401780 <err@plt>
  402d88:	stp	x29, x30, [sp, #-32]!
  402d8c:	stp	x20, x19, [sp, #16]
  402d90:	mov	x29, sp
  402d94:	mov	x20, x1
  402d98:	mov	x19, x0
  402d9c:	bl	402e60 <ferror@plt+0x16c0>
  402da0:	cmp	x0, w0, sxtw
  402da4:	b.ne	402db4 <ferror@plt+0x1614>  // b.any
  402da8:	ldp	x20, x19, [sp, #16]
  402dac:	ldp	x29, x30, [sp], #32
  402db0:	ret
  402db4:	bl	401730 <__errno_location@plt>
  402db8:	mov	w8, #0x22                  	// #34
  402dbc:	str	w8, [x0]
  402dc0:	adrp	x8, 415000 <ferror@plt+0x13860>
  402dc4:	ldr	w0, [x8, #504]
  402dc8:	adrp	x1, 404000 <ferror@plt+0x2860>
  402dcc:	add	x1, x1, #0x8f1
  402dd0:	mov	x2, x20
  402dd4:	mov	x3, x19
  402dd8:	bl	401780 <err@plt>
  402ddc:	stp	x29, x30, [sp, #-16]!
  402de0:	mov	w2, #0xa                   	// #10
  402de4:	mov	x29, sp
  402de8:	bl	402df4 <ferror@plt+0x1654>
  402dec:	ldp	x29, x30, [sp], #16
  402df0:	ret
  402df4:	stp	x29, x30, [sp, #-32]!
  402df8:	stp	x20, x19, [sp, #16]
  402dfc:	mov	x29, sp
  402e00:	mov	x20, x1
  402e04:	mov	x19, x0
  402e08:	bl	402f18 <ferror@plt+0x1778>
  402e0c:	cmp	w0, #0x10, lsl #12
  402e10:	b.cs	402e20 <ferror@plt+0x1680>  // b.hs, b.nlast
  402e14:	ldp	x20, x19, [sp, #16]
  402e18:	ldp	x29, x30, [sp], #32
  402e1c:	ret
  402e20:	bl	401730 <__errno_location@plt>
  402e24:	mov	w8, #0x22                  	// #34
  402e28:	str	w8, [x0]
  402e2c:	adrp	x8, 415000 <ferror@plt+0x13860>
  402e30:	ldr	w0, [x8, #504]
  402e34:	adrp	x1, 404000 <ferror@plt+0x2860>
  402e38:	add	x1, x1, #0x8f1
  402e3c:	mov	x2, x20
  402e40:	mov	x3, x19
  402e44:	bl	401780 <err@plt>
  402e48:	stp	x29, x30, [sp, #-16]!
  402e4c:	mov	w2, #0x10                  	// #16
  402e50:	mov	x29, sp
  402e54:	bl	402df4 <ferror@plt+0x1654>
  402e58:	ldp	x29, x30, [sp], #16
  402e5c:	ret
  402e60:	stp	x29, x30, [sp, #-48]!
  402e64:	mov	x29, sp
  402e68:	str	x21, [sp, #16]
  402e6c:	stp	x20, x19, [sp, #32]
  402e70:	mov	x20, x1
  402e74:	mov	x19, x0
  402e78:	str	xzr, [x29, #24]
  402e7c:	bl	401730 <__errno_location@plt>
  402e80:	mov	x21, x0
  402e84:	str	wzr, [x0]
  402e88:	cbz	x19, 402ed4 <ferror@plt+0x1734>
  402e8c:	ldrb	w8, [x19]
  402e90:	cbz	w8, 402ed4 <ferror@plt+0x1734>
  402e94:	add	x1, x29, #0x18
  402e98:	mov	w2, #0xa                   	// #10
  402e9c:	mov	x0, x19
  402ea0:	bl	401460 <strtoimax@plt>
  402ea4:	ldr	w8, [x21]
  402ea8:	cbnz	w8, 402ed4 <ferror@plt+0x1734>
  402eac:	ldr	x8, [x29, #24]
  402eb0:	cmp	x8, x19
  402eb4:	b.eq	402ed4 <ferror@plt+0x1734>  // b.none
  402eb8:	cbz	x8, 402ec4 <ferror@plt+0x1724>
  402ebc:	ldrb	w8, [x8]
  402ec0:	cbnz	w8, 402ed4 <ferror@plt+0x1734>
  402ec4:	ldp	x20, x19, [sp, #32]
  402ec8:	ldr	x21, [sp, #16]
  402ecc:	ldp	x29, x30, [sp], #48
  402ed0:	ret
  402ed4:	ldr	w8, [x21]
  402ed8:	adrp	x9, 415000 <ferror@plt+0x13860>
  402edc:	ldr	w0, [x9, #504]
  402ee0:	adrp	x1, 404000 <ferror@plt+0x2860>
  402ee4:	add	x1, x1, #0x8f1
  402ee8:	mov	x2, x20
  402eec:	mov	x3, x19
  402ef0:	cmp	w8, #0x22
  402ef4:	b.ne	402efc <ferror@plt+0x175c>  // b.any
  402ef8:	bl	401780 <err@plt>
  402efc:	bl	4016f0 <errx@plt>
  402f00:	stp	x29, x30, [sp, #-16]!
  402f04:	mov	w2, #0xa                   	// #10
  402f08:	mov	x29, sp
  402f0c:	bl	402f18 <ferror@plt+0x1778>
  402f10:	ldp	x29, x30, [sp], #16
  402f14:	ret
  402f18:	stp	x29, x30, [sp, #-32]!
  402f1c:	stp	x20, x19, [sp, #16]
  402f20:	mov	x29, sp
  402f24:	mov	x20, x1
  402f28:	mov	x19, x0
  402f2c:	bl	402f9c <ferror@plt+0x17fc>
  402f30:	lsr	x8, x0, #32
  402f34:	cbnz	x8, 402f44 <ferror@plt+0x17a4>
  402f38:	ldp	x20, x19, [sp, #16]
  402f3c:	ldp	x29, x30, [sp], #32
  402f40:	ret
  402f44:	bl	401730 <__errno_location@plt>
  402f48:	mov	w8, #0x22                  	// #34
  402f4c:	str	w8, [x0]
  402f50:	adrp	x8, 415000 <ferror@plt+0x13860>
  402f54:	ldr	w0, [x8, #504]
  402f58:	adrp	x1, 404000 <ferror@plt+0x2860>
  402f5c:	add	x1, x1, #0x8f1
  402f60:	mov	x2, x20
  402f64:	mov	x3, x19
  402f68:	bl	401780 <err@plt>
  402f6c:	stp	x29, x30, [sp, #-16]!
  402f70:	mov	w2, #0x10                  	// #16
  402f74:	mov	x29, sp
  402f78:	bl	402f18 <ferror@plt+0x1778>
  402f7c:	ldp	x29, x30, [sp], #16
  402f80:	ret
  402f84:	stp	x29, x30, [sp, #-16]!
  402f88:	mov	w2, #0xa                   	// #10
  402f8c:	mov	x29, sp
  402f90:	bl	402f9c <ferror@plt+0x17fc>
  402f94:	ldp	x29, x30, [sp], #16
  402f98:	ret
  402f9c:	sub	sp, sp, #0x40
  402fa0:	stp	x29, x30, [sp, #16]
  402fa4:	stp	x22, x21, [sp, #32]
  402fa8:	stp	x20, x19, [sp, #48]
  402fac:	add	x29, sp, #0x10
  402fb0:	mov	w22, w2
  402fb4:	mov	x20, x1
  402fb8:	mov	x19, x0
  402fbc:	str	xzr, [sp, #8]
  402fc0:	bl	401730 <__errno_location@plt>
  402fc4:	mov	x21, x0
  402fc8:	str	wzr, [x0]
  402fcc:	cbz	x19, 40301c <ferror@plt+0x187c>
  402fd0:	ldrb	w8, [x19]
  402fd4:	cbz	w8, 40301c <ferror@plt+0x187c>
  402fd8:	add	x1, sp, #0x8
  402fdc:	mov	x0, x19
  402fe0:	mov	w2, w22
  402fe4:	bl	4015b0 <strtoumax@plt>
  402fe8:	ldr	w8, [x21]
  402fec:	cbnz	w8, 40301c <ferror@plt+0x187c>
  402ff0:	ldr	x8, [sp, #8]
  402ff4:	cmp	x8, x19
  402ff8:	b.eq	40301c <ferror@plt+0x187c>  // b.none
  402ffc:	cbz	x8, 403008 <ferror@plt+0x1868>
  403000:	ldrb	w8, [x8]
  403004:	cbnz	w8, 40301c <ferror@plt+0x187c>
  403008:	ldp	x20, x19, [sp, #48]
  40300c:	ldp	x22, x21, [sp, #32]
  403010:	ldp	x29, x30, [sp, #16]
  403014:	add	sp, sp, #0x40
  403018:	ret
  40301c:	ldr	w8, [x21]
  403020:	adrp	x9, 415000 <ferror@plt+0x13860>
  403024:	ldr	w0, [x9, #504]
  403028:	adrp	x1, 404000 <ferror@plt+0x2860>
  40302c:	add	x1, x1, #0x8f1
  403030:	mov	x2, x20
  403034:	mov	x3, x19
  403038:	cmp	w8, #0x22
  40303c:	b.ne	403044 <ferror@plt+0x18a4>  // b.any
  403040:	bl	401780 <err@plt>
  403044:	bl	4016f0 <errx@plt>
  403048:	stp	x29, x30, [sp, #-16]!
  40304c:	mov	w2, #0x10                  	// #16
  403050:	mov	x29, sp
  403054:	bl	402f9c <ferror@plt+0x17fc>
  403058:	ldp	x29, x30, [sp], #16
  40305c:	ret
  403060:	stp	x29, x30, [sp, #-48]!
  403064:	mov	x29, sp
  403068:	str	x21, [sp, #16]
  40306c:	stp	x20, x19, [sp, #32]
  403070:	mov	x20, x1
  403074:	mov	x19, x0
  403078:	str	xzr, [x29, #24]
  40307c:	bl	401730 <__errno_location@plt>
  403080:	mov	x21, x0
  403084:	str	wzr, [x0]
  403088:	cbz	x19, 4030d0 <ferror@plt+0x1930>
  40308c:	ldrb	w8, [x19]
  403090:	cbz	w8, 4030d0 <ferror@plt+0x1930>
  403094:	add	x1, x29, #0x18
  403098:	mov	x0, x19
  40309c:	bl	401470 <strtod@plt>
  4030a0:	ldr	w8, [x21]
  4030a4:	cbnz	w8, 4030d0 <ferror@plt+0x1930>
  4030a8:	ldr	x8, [x29, #24]
  4030ac:	cmp	x8, x19
  4030b0:	b.eq	4030d0 <ferror@plt+0x1930>  // b.none
  4030b4:	cbz	x8, 4030c0 <ferror@plt+0x1920>
  4030b8:	ldrb	w8, [x8]
  4030bc:	cbnz	w8, 4030d0 <ferror@plt+0x1930>
  4030c0:	ldp	x20, x19, [sp, #32]
  4030c4:	ldr	x21, [sp, #16]
  4030c8:	ldp	x29, x30, [sp], #48
  4030cc:	ret
  4030d0:	ldr	w8, [x21]
  4030d4:	adrp	x9, 415000 <ferror@plt+0x13860>
  4030d8:	ldr	w0, [x9, #504]
  4030dc:	adrp	x1, 404000 <ferror@plt+0x2860>
  4030e0:	add	x1, x1, #0x8f1
  4030e4:	mov	x2, x20
  4030e8:	mov	x3, x19
  4030ec:	cmp	w8, #0x22
  4030f0:	b.ne	4030f8 <ferror@plt+0x1958>  // b.any
  4030f4:	bl	401780 <err@plt>
  4030f8:	bl	4016f0 <errx@plt>
  4030fc:	stp	x29, x30, [sp, #-48]!
  403100:	mov	x29, sp
  403104:	str	x21, [sp, #16]
  403108:	stp	x20, x19, [sp, #32]
  40310c:	mov	x20, x1
  403110:	mov	x19, x0
  403114:	str	xzr, [x29, #24]
  403118:	bl	401730 <__errno_location@plt>
  40311c:	mov	x21, x0
  403120:	str	wzr, [x0]
  403124:	cbz	x19, 403170 <ferror@plt+0x19d0>
  403128:	ldrb	w8, [x19]
  40312c:	cbz	w8, 403170 <ferror@plt+0x19d0>
  403130:	add	x1, x29, #0x18
  403134:	mov	w2, #0xa                   	// #10
  403138:	mov	x0, x19
  40313c:	bl	401630 <strtol@plt>
  403140:	ldr	w8, [x21]
  403144:	cbnz	w8, 403170 <ferror@plt+0x19d0>
  403148:	ldr	x8, [x29, #24]
  40314c:	cmp	x8, x19
  403150:	b.eq	403170 <ferror@plt+0x19d0>  // b.none
  403154:	cbz	x8, 403160 <ferror@plt+0x19c0>
  403158:	ldrb	w8, [x8]
  40315c:	cbnz	w8, 403170 <ferror@plt+0x19d0>
  403160:	ldp	x20, x19, [sp, #32]
  403164:	ldr	x21, [sp, #16]
  403168:	ldp	x29, x30, [sp], #48
  40316c:	ret
  403170:	ldr	w8, [x21]
  403174:	adrp	x9, 415000 <ferror@plt+0x13860>
  403178:	ldr	w0, [x9, #504]
  40317c:	adrp	x1, 404000 <ferror@plt+0x2860>
  403180:	add	x1, x1, #0x8f1
  403184:	mov	x2, x20
  403188:	mov	x3, x19
  40318c:	cmp	w8, #0x22
  403190:	b.ne	403198 <ferror@plt+0x19f8>  // b.any
  403194:	bl	401780 <err@plt>
  403198:	bl	4016f0 <errx@plt>
  40319c:	stp	x29, x30, [sp, #-48]!
  4031a0:	mov	x29, sp
  4031a4:	str	x21, [sp, #16]
  4031a8:	stp	x20, x19, [sp, #32]
  4031ac:	mov	x20, x1
  4031b0:	mov	x19, x0
  4031b4:	str	xzr, [x29, #24]
  4031b8:	bl	401730 <__errno_location@plt>
  4031bc:	mov	x21, x0
  4031c0:	str	wzr, [x0]
  4031c4:	cbz	x19, 403210 <ferror@plt+0x1a70>
  4031c8:	ldrb	w8, [x19]
  4031cc:	cbz	w8, 403210 <ferror@plt+0x1a70>
  4031d0:	add	x1, x29, #0x18
  4031d4:	mov	w2, #0xa                   	// #10
  4031d8:	mov	x0, x19
  4031dc:	bl	401400 <strtoul@plt>
  4031e0:	ldr	w8, [x21]
  4031e4:	cbnz	w8, 403210 <ferror@plt+0x1a70>
  4031e8:	ldr	x8, [x29, #24]
  4031ec:	cmp	x8, x19
  4031f0:	b.eq	403210 <ferror@plt+0x1a70>  // b.none
  4031f4:	cbz	x8, 403200 <ferror@plt+0x1a60>
  4031f8:	ldrb	w8, [x8]
  4031fc:	cbnz	w8, 403210 <ferror@plt+0x1a70>
  403200:	ldp	x20, x19, [sp, #32]
  403204:	ldr	x21, [sp, #16]
  403208:	ldp	x29, x30, [sp], #48
  40320c:	ret
  403210:	ldr	w8, [x21]
  403214:	adrp	x9, 415000 <ferror@plt+0x13860>
  403218:	ldr	w0, [x9, #504]
  40321c:	adrp	x1, 404000 <ferror@plt+0x2860>
  403220:	add	x1, x1, #0x8f1
  403224:	mov	x2, x20
  403228:	mov	x3, x19
  40322c:	cmp	w8, #0x22
  403230:	b.ne	403238 <ferror@plt+0x1a98>  // b.any
  403234:	bl	401780 <err@plt>
  403238:	bl	4016f0 <errx@plt>
  40323c:	sub	sp, sp, #0x30
  403240:	stp	x20, x19, [sp, #32]
  403244:	mov	x20, x1
  403248:	add	x1, sp, #0x8
  40324c:	stp	x29, x30, [sp, #16]
  403250:	add	x29, sp, #0x10
  403254:	mov	x19, x0
  403258:	bl	402ac8 <ferror@plt+0x1328>
  40325c:	cbnz	w0, 403274 <ferror@plt+0x1ad4>
  403260:	ldr	x0, [sp, #8]
  403264:	ldp	x20, x19, [sp, #32]
  403268:	ldp	x29, x30, [sp, #16]
  40326c:	add	sp, sp, #0x30
  403270:	ret
  403274:	bl	401730 <__errno_location@plt>
  403278:	adrp	x9, 415000 <ferror@plt+0x13860>
  40327c:	ldr	w8, [x0]
  403280:	ldr	w0, [x9, #504]
  403284:	adrp	x1, 404000 <ferror@plt+0x2860>
  403288:	add	x1, x1, #0x8f1
  40328c:	mov	x2, x20
  403290:	mov	x3, x19
  403294:	cbnz	w8, 40329c <ferror@plt+0x1afc>
  403298:	bl	4016f0 <errx@plt>
  40329c:	bl	401780 <err@plt>
  4032a0:	stp	x29, x30, [sp, #-32]!
  4032a4:	str	x19, [sp, #16]
  4032a8:	mov	x19, x1
  4032ac:	mov	x1, x2
  4032b0:	mov	x29, sp
  4032b4:	bl	403060 <ferror@plt+0x18c0>
  4032b8:	fcvtzs	x8, d0
  4032bc:	mov	x9, #0x848000000000        	// #145685290680320
  4032c0:	movk	x9, #0x412e, lsl #48
  4032c4:	scvtf	d1, x8
  4032c8:	fmov	d2, x9
  4032cc:	fsub	d0, d0, d1
  4032d0:	fmul	d0, d0, d2
  4032d4:	fcvtzs	x9, d0
  4032d8:	stp	x8, x9, [x19]
  4032dc:	ldr	x19, [sp, #16]
  4032e0:	ldp	x29, x30, [sp], #32
  4032e4:	ret
  4032e8:	and	w8, w0, #0xf000
  4032ec:	sub	w8, w8, #0x1, lsl #12
  4032f0:	lsr	w9, w8, #12
  4032f4:	cmp	w9, #0xb
  4032f8:	mov	w8, wzr
  4032fc:	b.hi	403350 <ferror@plt+0x1bb0>  // b.pmore
  403300:	adrp	x10, 404000 <ferror@plt+0x2860>
  403304:	add	x10, x10, #0x8d3
  403308:	adr	x11, 40331c <ferror@plt+0x1b7c>
  40330c:	ldrb	w12, [x10, x9]
  403310:	add	x11, x11, x12, lsl #2
  403314:	mov	w9, #0x64                  	// #100
  403318:	br	x11
  40331c:	mov	w9, #0x70                  	// #112
  403320:	b	403348 <ferror@plt+0x1ba8>
  403324:	mov	w9, #0x63                  	// #99
  403328:	b	403348 <ferror@plt+0x1ba8>
  40332c:	mov	w9, #0x62                  	// #98
  403330:	b	403348 <ferror@plt+0x1ba8>
  403334:	mov	w9, #0x6c                  	// #108
  403338:	b	403348 <ferror@plt+0x1ba8>
  40333c:	mov	w9, #0x73                  	// #115
  403340:	b	403348 <ferror@plt+0x1ba8>
  403344:	mov	w9, #0x2d                  	// #45
  403348:	mov	w8, #0x1                   	// #1
  40334c:	strb	w9, [x1]
  403350:	tst	w0, #0x100
  403354:	mov	w9, #0x72                  	// #114
  403358:	mov	w10, #0x2d                  	// #45
  40335c:	add	x11, x1, x8
  403360:	mov	w12, #0x77                  	// #119
  403364:	csel	w17, w10, w9, eq  // eq = none
  403368:	tst	w0, #0x80
  40336c:	mov	w14, #0x53                  	// #83
  403370:	mov	w15, #0x73                  	// #115
  403374:	mov	w16, #0x78                  	// #120
  403378:	strb	w17, [x11]
  40337c:	csel	w17, w10, w12, eq  // eq = none
  403380:	tst	w0, #0x40
  403384:	orr	x13, x8, #0x2
  403388:	strb	w17, [x11, #1]
  40338c:	csel	w11, w15, w14, ne  // ne = any
  403390:	csel	w17, w16, w10, ne  // ne = any
  403394:	tst	w0, #0x800
  403398:	csel	w11, w17, w11, eq  // eq = none
  40339c:	add	x13, x13, x1
  4033a0:	tst	w0, #0x20
  4033a4:	strb	w11, [x13]
  4033a8:	csel	w11, w10, w9, eq  // eq = none
  4033ac:	tst	w0, #0x10
  4033b0:	strb	w11, [x13, #1]
  4033b4:	csel	w11, w10, w12, eq  // eq = none
  4033b8:	tst	w0, #0x8
  4033bc:	csel	w14, w15, w14, ne  // ne = any
  4033c0:	csel	w15, w16, w10, ne  // ne = any
  4033c4:	tst	w0, #0x400
  4033c8:	orr	x8, x8, #0x6
  4033cc:	csel	w14, w15, w14, eq  // eq = none
  4033d0:	tst	w0, #0x4
  4033d4:	add	x8, x8, x1
  4033d8:	csel	w9, w10, w9, eq  // eq = none
  4033dc:	tst	w0, #0x2
  4033e0:	mov	w17, #0x54                  	// #84
  4033e4:	strb	w11, [x13, #2]
  4033e8:	mov	w11, #0x74                  	// #116
  4033ec:	strb	w14, [x13, #3]
  4033f0:	strb	w9, [x8]
  4033f4:	csel	w9, w10, w12, eq  // eq = none
  4033f8:	tst	w0, #0x1
  4033fc:	strb	w9, [x8, #1]
  403400:	csel	w9, w11, w17, ne  // ne = any
  403404:	csel	w10, w16, w10, ne  // ne = any
  403408:	tst	w0, #0x200
  40340c:	csel	w9, w10, w9, eq  // eq = none
  403410:	mov	x0, x1
  403414:	strb	w9, [x8, #2]
  403418:	strb	wzr, [x8, #3]
  40341c:	ret
  403420:	sub	sp, sp, #0x60
  403424:	stp	x22, x21, [sp, #64]
  403428:	stp	x20, x19, [sp, #80]
  40342c:	mov	x21, x1
  403430:	mov	w20, w0
  403434:	add	x22, sp, #0x8
  403438:	stp	x29, x30, [sp, #48]
  40343c:	add	x29, sp, #0x30
  403440:	tbz	w0, #1, 403450 <ferror@plt+0x1cb0>
  403444:	orr	x22, x22, #0x1
  403448:	mov	w8, #0x20                  	// #32
  40344c:	strb	w8, [sp, #8]
  403450:	mov	x0, x21
  403454:	bl	4035f0 <ferror@plt+0x1e50>
  403458:	cbz	w0, 40347c <ferror@plt+0x1cdc>
  40345c:	mov	w8, #0x6667                	// #26215
  403460:	movk	w8, #0x6666, lsl #16
  403464:	smull	x8, w0, w8
  403468:	lsr	x9, x8, #63
  40346c:	asr	x8, x8, #34
  403470:	add	w8, w8, w9
  403474:	sxtw	x9, w8
  403478:	b	403480 <ferror@plt+0x1ce0>
  40347c:	mov	x9, xzr
  403480:	adrp	x8, 404000 <ferror@plt+0x2860>
  403484:	add	x8, x8, #0x8fa
  403488:	ldrb	w11, [x8, x9]
  40348c:	mov	x10, #0xffffffffffffffff    	// #-1
  403490:	lsl	x8, x10, x0
  403494:	bic	x8, x21, x8
  403498:	cmp	w0, #0x0
  40349c:	mov	x10, x22
  4034a0:	lsr	x19, x21, x0
  4034a4:	csel	x8, x8, xzr, ne  // ne = any
  4034a8:	strb	w11, [x10], #1
  4034ac:	tbz	w20, #0, 4034c0 <ferror@plt+0x1d20>
  4034b0:	cbz	x9, 4034c0 <ferror@plt+0x1d20>
  4034b4:	mov	w9, #0x4269                	// #17001
  4034b8:	add	x10, x22, #0x3
  4034bc:	sturh	w9, [x22, #1]
  4034c0:	strb	wzr, [x10]
  4034c4:	cbz	x8, 40350c <ferror@plt+0x1d6c>
  4034c8:	sub	w9, w0, #0xa
  4034cc:	lsr	x8, x8, x9
  4034d0:	tbnz	w20, #2, 403518 <ferror@plt+0x1d78>
  4034d4:	mov	x10, #0xf5c3                	// #62915
  4034d8:	movk	x10, #0x5c28, lsl #16
  4034dc:	add	x9, x8, #0x32
  4034e0:	movk	x10, #0xc28f, lsl #32
  4034e4:	movk	x10, #0x28f5, lsl #48
  4034e8:	sub	x8, x8, #0x3b6
  4034ec:	lsr	x9, x9, #2
  4034f0:	cmp	x8, #0x64
  4034f4:	umulh	x8, x9, x10
  4034f8:	lsr	x8, x8, #2
  4034fc:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  403500:	cinc	w19, w19, cc  // cc = lo, ul, last
  403504:	cbnz	x20, 403548 <ferror@plt+0x1da8>
  403508:	b	4035b8 <ferror@plt+0x1e18>
  40350c:	mov	x20, xzr
  403510:	cbnz	x20, 403548 <ferror@plt+0x1da8>
  403514:	b	4035b8 <ferror@plt+0x1e18>
  403518:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  40351c:	add	x8, x8, #0x5
  403520:	movk	x9, #0xcccd
  403524:	umulh	x10, x8, x9
  403528:	lsr	x20, x10, #3
  40352c:	mul	x9, x20, x9
  403530:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403534:	ror	x9, x9, #1
  403538:	movk	x10, #0x1999, lsl #48
  40353c:	cmp	x9, x10
  403540:	b.ls	403598 <ferror@plt+0x1df8>  // b.plast
  403544:	cbz	x20, 4035b8 <ferror@plt+0x1e18>
  403548:	bl	4014d0 <localeconv@plt>
  40354c:	cbz	x0, 40355c <ferror@plt+0x1dbc>
  403550:	ldr	x4, [x0]
  403554:	cbnz	x4, 403564 <ferror@plt+0x1dc4>
  403558:	b	40356c <ferror@plt+0x1dcc>
  40355c:	mov	x4, xzr
  403560:	cbz	x4, 40356c <ferror@plt+0x1dcc>
  403564:	ldrb	w8, [x4]
  403568:	cbnz	w8, 403574 <ferror@plt+0x1dd4>
  40356c:	adrp	x4, 404000 <ferror@plt+0x2860>
  403570:	add	x4, x4, #0x902
  403574:	adrp	x2, 404000 <ferror@plt+0x2860>
  403578:	add	x2, x2, #0x904
  40357c:	add	x0, sp, #0x10
  403580:	add	x6, sp, #0x8
  403584:	mov	w1, #0x20                  	// #32
  403588:	mov	w3, w19
  40358c:	mov	x5, x20
  403590:	bl	4014c0 <snprintf@plt>
  403594:	b	4035d4 <ferror@plt+0x1e34>
  403598:	mov	x9, #0xf5c3                	// #62915
  40359c:	movk	x9, #0x5c28, lsl #16
  4035a0:	movk	x9, #0xc28f, lsl #32
  4035a4:	lsr	x8, x8, #2
  4035a8:	movk	x9, #0x28f5, lsl #48
  4035ac:	umulh	x8, x8, x9
  4035b0:	lsr	x20, x8, #2
  4035b4:	cbnz	x20, 403548 <ferror@plt+0x1da8>
  4035b8:	adrp	x2, 404000 <ferror@plt+0x2860>
  4035bc:	add	x2, x2, #0x90e
  4035c0:	add	x0, sp, #0x10
  4035c4:	add	x4, sp, #0x8
  4035c8:	mov	w1, #0x20                  	// #32
  4035cc:	mov	w3, w19
  4035d0:	bl	4014c0 <snprintf@plt>
  4035d4:	add	x0, sp, #0x10
  4035d8:	bl	401560 <strdup@plt>
  4035dc:	ldp	x20, x19, [sp, #80]
  4035e0:	ldp	x22, x21, [sp, #64]
  4035e4:	ldp	x29, x30, [sp, #48]
  4035e8:	add	sp, sp, #0x60
  4035ec:	ret
  4035f0:	mov	w8, #0xa                   	// #10
  4035f4:	lsr	x9, x0, x8
  4035f8:	cbz	x9, 40360c <ferror@plt+0x1e6c>
  4035fc:	cmp	x8, #0x33
  403600:	add	x8, x8, #0xa
  403604:	b.cc	4035f4 <ferror@plt+0x1e54>  // b.lo, b.ul, b.last
  403608:	mov	w8, #0x46                  	// #70
  40360c:	sub	w0, w8, #0xa
  403610:	ret
  403614:	stp	x29, x30, [sp, #-80]!
  403618:	stp	x26, x25, [sp, #16]
  40361c:	stp	x24, x23, [sp, #32]
  403620:	stp	x22, x21, [sp, #48]
  403624:	stp	x20, x19, [sp, #64]
  403628:	mov	x29, sp
  40362c:	cbz	x0, 403710 <ferror@plt+0x1f70>
  403630:	mov	x20, x3
  403634:	mov	w19, #0xffffffff            	// #-1
  403638:	cbz	x3, 40372c <ferror@plt+0x1f8c>
  40363c:	mov	x21, x2
  403640:	cbz	x2, 40372c <ferror@plt+0x1f8c>
  403644:	mov	x22, x1
  403648:	cbz	x1, 40372c <ferror@plt+0x1f8c>
  40364c:	ldrb	w8, [x0]
  403650:	cbz	w8, 40372c <ferror@plt+0x1f8c>
  403654:	ldrb	w8, [x0]
  403658:	cbz	w8, 403718 <ferror@plt+0x1f78>
  40365c:	mov	x24, xzr
  403660:	mov	x23, xzr
  403664:	add	x25, x0, #0x1
  403668:	b	403674 <ferror@plt+0x1ed4>
  40366c:	ldrb	w8, [x25], #1
  403670:	cbz	w8, 403728 <ferror@plt+0x1f88>
  403674:	cmp	x24, x21
  403678:	b.cs	4036e8 <ferror@plt+0x1f48>  // b.hs, b.nlast
  40367c:	ldrb	w10, [x25]
  403680:	sub	x9, x25, #0x1
  403684:	cmp	x23, #0x0
  403688:	and	w8, w8, #0xff
  40368c:	csel	x23, x9, x23, eq  // eq = none
  403690:	cmp	w8, #0x2c
  403694:	csel	x8, x9, xzr, eq  // eq = none
  403698:	cmp	w10, #0x0
  40369c:	csel	x26, x25, x8, eq  // eq = none
  4036a0:	mov	w8, #0x4                   	// #4
  4036a4:	cbz	x23, 4036f0 <ferror@plt+0x1f50>
  4036a8:	cbz	x26, 4036f0 <ferror@plt+0x1f50>
  4036ac:	subs	x1, x26, x23
  4036b0:	b.ls	403700 <ferror@plt+0x1f60>  // b.plast
  4036b4:	mov	x0, x23
  4036b8:	blr	x20
  4036bc:	cmn	w0, #0x1
  4036c0:	b.eq	403700 <ferror@plt+0x1f60>  // b.none
  4036c4:	str	w0, [x22, x24, lsl #2]
  4036c8:	ldrb	w8, [x26]
  4036cc:	mov	x23, xzr
  4036d0:	add	x24, x24, #0x1
  4036d4:	cmp	w8, #0x0
  4036d8:	cset	w8, eq  // eq = none
  4036dc:	lsl	w8, w8, #1
  4036e0:	cbnz	w8, 4036f4 <ferror@plt+0x1f54>
  4036e4:	b	40366c <ferror@plt+0x1ecc>
  4036e8:	mov	w19, #0xfffffffe            	// #-2
  4036ec:	mov	w8, #0x1                   	// #1
  4036f0:	cbz	w8, 40366c <ferror@plt+0x1ecc>
  4036f4:	cmp	w8, #0x4
  4036f8:	b.eq	40366c <ferror@plt+0x1ecc>  // b.none
  4036fc:	b	403720 <ferror@plt+0x1f80>
  403700:	mov	w19, #0xffffffff            	// #-1
  403704:	mov	w8, #0x1                   	// #1
  403708:	cbnz	w8, 4036f4 <ferror@plt+0x1f54>
  40370c:	b	40366c <ferror@plt+0x1ecc>
  403710:	mov	w19, #0xffffffff            	// #-1
  403714:	b	40372c <ferror@plt+0x1f8c>
  403718:	mov	x24, xzr
  40371c:	b	403728 <ferror@plt+0x1f88>
  403720:	cmp	w8, #0x2
  403724:	b.ne	40372c <ferror@plt+0x1f8c>  // b.any
  403728:	mov	w19, w24
  40372c:	mov	w0, w19
  403730:	ldp	x20, x19, [sp, #64]
  403734:	ldp	x22, x21, [sp, #48]
  403738:	ldp	x24, x23, [sp, #32]
  40373c:	ldp	x26, x25, [sp, #16]
  403740:	ldp	x29, x30, [sp], #80
  403744:	ret
  403748:	stp	x29, x30, [sp, #-32]!
  40374c:	str	x19, [sp, #16]
  403750:	mov	x29, sp
  403754:	cbz	x0, 403778 <ferror@plt+0x1fd8>
  403758:	mov	x19, x3
  40375c:	mov	w8, #0xffffffff            	// #-1
  403760:	cbz	x3, 40377c <ferror@plt+0x1fdc>
  403764:	ldrb	w9, [x0]
  403768:	cbz	w9, 40377c <ferror@plt+0x1fdc>
  40376c:	ldr	x8, [x19]
  403770:	cmp	x8, x2
  403774:	b.ls	40378c <ferror@plt+0x1fec>  // b.plast
  403778:	mov	w8, #0xffffffff            	// #-1
  40377c:	ldr	x19, [sp, #16]
  403780:	mov	w0, w8
  403784:	ldp	x29, x30, [sp], #32
  403788:	ret
  40378c:	cmp	w9, #0x2b
  403790:	b.ne	40379c <ferror@plt+0x1ffc>  // b.any
  403794:	add	x0, x0, #0x1
  403798:	b	4037a0 <ferror@plt+0x2000>
  40379c:	str	xzr, [x19]
  4037a0:	ldr	x8, [x19]
  4037a4:	mov	x3, x4
  4037a8:	add	x1, x1, x8, lsl #2
  4037ac:	sub	x2, x2, x8
  4037b0:	bl	403614 <ferror@plt+0x1e74>
  4037b4:	mov	w8, w0
  4037b8:	cmp	w0, #0x1
  4037bc:	b.lt	40377c <ferror@plt+0x1fdc>  // b.tstop
  4037c0:	ldr	x9, [x19]
  4037c4:	add	x9, x9, w8, sxtw
  4037c8:	str	x9, [x19]
  4037cc:	b	40377c <ferror@plt+0x1fdc>
  4037d0:	stp	x29, x30, [sp, #-80]!
  4037d4:	stp	x22, x21, [sp, #48]
  4037d8:	mov	w21, #0xffffffea            	// #-22
  4037dc:	str	x25, [sp, #16]
  4037e0:	stp	x24, x23, [sp, #32]
  4037e4:	stp	x20, x19, [sp, #64]
  4037e8:	mov	x29, sp
  4037ec:	cbz	x1, 4038d8 <ferror@plt+0x2138>
  4037f0:	cbz	x0, 4038d8 <ferror@plt+0x2138>
  4037f4:	mov	x19, x2
  4037f8:	cbz	x2, 4038d8 <ferror@plt+0x2138>
  4037fc:	ldrb	w8, [x0]
  403800:	cbz	w8, 4038d4 <ferror@plt+0x2134>
  403804:	mov	x20, x1
  403808:	mov	x22, xzr
  40380c:	add	x23, x0, #0x1
  403810:	mov	w24, #0x1                   	// #1
  403814:	b	403820 <ferror@plt+0x2080>
  403818:	ldrb	w8, [x23], #1
  40381c:	cbz	w8, 4038d4 <ferror@plt+0x2134>
  403820:	mov	x9, x23
  403824:	ldrb	w10, [x9], #-1
  403828:	cmp	x22, #0x0
  40382c:	and	w8, w8, #0xff
  403830:	csel	x22, x9, x22, eq  // eq = none
  403834:	cmp	w8, #0x2c
  403838:	csel	x8, x9, xzr, eq  // eq = none
  40383c:	cmp	w10, #0x0
  403840:	csel	x25, x23, x8, eq  // eq = none
  403844:	mov	w8, #0x4                   	// #4
  403848:	cbz	x22, 4038ac <ferror@plt+0x210c>
  40384c:	cbz	x25, 4038ac <ferror@plt+0x210c>
  403850:	subs	x1, x25, x22
  403854:	b.ls	4038a4 <ferror@plt+0x2104>  // b.plast
  403858:	mov	x0, x22
  40385c:	blr	x19
  403860:	tbnz	w0, #31, 4038bc <ferror@plt+0x211c>
  403864:	add	w8, w0, #0x7
  403868:	cmp	w0, #0x0
  40386c:	csel	w8, w8, w0, lt  // lt = tstop
  403870:	sbfx	x8, x8, #3, #29
  403874:	ldrb	w9, [x20, x8]
  403878:	and	w10, w0, #0x7
  40387c:	lsl	w10, w24, w10
  403880:	mov	x22, xzr
  403884:	orr	w9, w9, w10
  403888:	strb	w9, [x20, x8]
  40388c:	ldrb	w8, [x25]
  403890:	cmp	w8, #0x0
  403894:	cset	w8, eq  // eq = none
  403898:	lsl	w8, w8, #1
  40389c:	cbnz	w8, 4038b0 <ferror@plt+0x2110>
  4038a0:	b	403818 <ferror@plt+0x2078>
  4038a4:	mov	w21, #0xffffffff            	// #-1
  4038a8:	mov	w8, #0x1                   	// #1
  4038ac:	cbz	w8, 403818 <ferror@plt+0x2078>
  4038b0:	cmp	w8, #0x4
  4038b4:	b.eq	403818 <ferror@plt+0x2078>  // b.none
  4038b8:	b	4038cc <ferror@plt+0x212c>
  4038bc:	mov	w8, #0x1                   	// #1
  4038c0:	mov	w21, w0
  4038c4:	cbnz	w8, 4038b0 <ferror@plt+0x2110>
  4038c8:	b	403818 <ferror@plt+0x2078>
  4038cc:	cmp	w8, #0x2
  4038d0:	b.ne	4038d8 <ferror@plt+0x2138>  // b.any
  4038d4:	mov	w21, wzr
  4038d8:	mov	w0, w21
  4038dc:	ldp	x20, x19, [sp, #64]
  4038e0:	ldp	x22, x21, [sp, #48]
  4038e4:	ldp	x24, x23, [sp, #32]
  4038e8:	ldr	x25, [sp, #16]
  4038ec:	ldp	x29, x30, [sp], #80
  4038f0:	ret
  4038f4:	stp	x29, x30, [sp, #-64]!
  4038f8:	stp	x22, x21, [sp, #32]
  4038fc:	mov	w21, #0xffffffea            	// #-22
  403900:	stp	x24, x23, [sp, #16]
  403904:	stp	x20, x19, [sp, #48]
  403908:	mov	x29, sp
  40390c:	cbz	x1, 4039dc <ferror@plt+0x223c>
  403910:	cbz	x0, 4039dc <ferror@plt+0x223c>
  403914:	mov	x19, x2
  403918:	cbz	x2, 4039dc <ferror@plt+0x223c>
  40391c:	ldrb	w8, [x0]
  403920:	cbz	w8, 4039d8 <ferror@plt+0x2238>
  403924:	mov	x20, x1
  403928:	mov	x22, xzr
  40392c:	add	x23, x0, #0x1
  403930:	b	40393c <ferror@plt+0x219c>
  403934:	ldrb	w8, [x23], #1
  403938:	cbz	w8, 4039d8 <ferror@plt+0x2238>
  40393c:	mov	x9, x23
  403940:	ldrb	w10, [x9], #-1
  403944:	cmp	x22, #0x0
  403948:	and	w8, w8, #0xff
  40394c:	csel	x22, x9, x22, eq  // eq = none
  403950:	cmp	w8, #0x2c
  403954:	csel	x8, x9, xzr, eq  // eq = none
  403958:	cmp	w10, #0x0
  40395c:	csel	x24, x23, x8, eq  // eq = none
  403960:	mov	w8, #0x4                   	// #4
  403964:	cbz	x22, 4039b0 <ferror@plt+0x2210>
  403968:	cbz	x24, 4039b0 <ferror@plt+0x2210>
  40396c:	subs	x1, x24, x22
  403970:	b.ls	4039a8 <ferror@plt+0x2208>  // b.plast
  403974:	mov	x0, x22
  403978:	blr	x19
  40397c:	tbnz	x0, #63, 4039c0 <ferror@plt+0x2220>
  403980:	ldr	x8, [x20]
  403984:	mov	x22, xzr
  403988:	orr	x8, x8, x0
  40398c:	str	x8, [x20]
  403990:	ldrb	w8, [x24]
  403994:	cmp	w8, #0x0
  403998:	cset	w8, eq  // eq = none
  40399c:	lsl	w8, w8, #1
  4039a0:	cbnz	w8, 4039b4 <ferror@plt+0x2214>
  4039a4:	b	403934 <ferror@plt+0x2194>
  4039a8:	mov	w21, #0xffffffff            	// #-1
  4039ac:	mov	w8, #0x1                   	// #1
  4039b0:	cbz	w8, 403934 <ferror@plt+0x2194>
  4039b4:	cmp	w8, #0x4
  4039b8:	b.eq	403934 <ferror@plt+0x2194>  // b.none
  4039bc:	b	4039d0 <ferror@plt+0x2230>
  4039c0:	mov	w8, #0x1                   	// #1
  4039c4:	mov	w21, w0
  4039c8:	cbnz	w8, 4039b4 <ferror@plt+0x2214>
  4039cc:	b	403934 <ferror@plt+0x2194>
  4039d0:	cmp	w8, #0x2
  4039d4:	b.ne	4039dc <ferror@plt+0x223c>  // b.any
  4039d8:	mov	w21, wzr
  4039dc:	mov	w0, w21
  4039e0:	ldp	x20, x19, [sp, #48]
  4039e4:	ldp	x22, x21, [sp, #32]
  4039e8:	ldp	x24, x23, [sp, #16]
  4039ec:	ldp	x29, x30, [sp], #64
  4039f0:	ret
  4039f4:	stp	x29, x30, [sp, #-64]!
  4039f8:	mov	x29, sp
  4039fc:	str	x23, [sp, #16]
  403a00:	stp	x22, x21, [sp, #32]
  403a04:	stp	x20, x19, [sp, #48]
  403a08:	str	xzr, [x29, #24]
  403a0c:	cbz	x0, 403afc <ferror@plt+0x235c>
  403a10:	mov	w21, w3
  403a14:	mov	x19, x2
  403a18:	mov	x23, x1
  403a1c:	mov	x22, x0
  403a20:	str	w3, [x1]
  403a24:	str	w3, [x2]
  403a28:	bl	401730 <__errno_location@plt>
  403a2c:	str	wzr, [x0]
  403a30:	ldrb	w8, [x22]
  403a34:	mov	x20, x0
  403a38:	cmp	w8, #0x3a
  403a3c:	b.ne	403a84 <ferror@plt+0x22e4>  // b.any
  403a40:	add	x21, x22, #0x1
  403a44:	add	x1, x29, #0x18
  403a48:	mov	w2, #0xa                   	// #10
  403a4c:	mov	x0, x21
  403a50:	bl	401630 <strtol@plt>
  403a54:	str	w0, [x19]
  403a58:	ldr	w8, [x20]
  403a5c:	mov	w0, #0xffffffff            	// #-1
  403a60:	cbnz	w8, 403afc <ferror@plt+0x235c>
  403a64:	ldr	x8, [x29, #24]
  403a68:	cbz	x8, 403afc <ferror@plt+0x235c>
  403a6c:	cmp	x8, x21
  403a70:	mov	w0, #0xffffffff            	// #-1
  403a74:	b.eq	403afc <ferror@plt+0x235c>  // b.none
  403a78:	ldrb	w8, [x8]
  403a7c:	cbz	w8, 403af8 <ferror@plt+0x2358>
  403a80:	b	403afc <ferror@plt+0x235c>
  403a84:	add	x1, x29, #0x18
  403a88:	mov	w2, #0xa                   	// #10
  403a8c:	mov	x0, x22
  403a90:	bl	401630 <strtol@plt>
  403a94:	str	w0, [x23]
  403a98:	str	w0, [x19]
  403a9c:	ldr	x8, [x29, #24]
  403aa0:	mov	w0, #0xffffffff            	// #-1
  403aa4:	cmp	x8, x22
  403aa8:	b.eq	403afc <ferror@plt+0x235c>  // b.none
  403aac:	ldr	w9, [x20]
  403ab0:	cbnz	w9, 403afc <ferror@plt+0x235c>
  403ab4:	cbz	x8, 403afc <ferror@plt+0x235c>
  403ab8:	ldrb	w9, [x8]
  403abc:	cmp	w9, #0x2d
  403ac0:	b.eq	403ae4 <ferror@plt+0x2344>  // b.none
  403ac4:	cmp	w9, #0x3a
  403ac8:	b.ne	403af8 <ferror@plt+0x2358>  // b.any
  403acc:	ldrb	w10, [x8, #1]
  403ad0:	cbz	w10, 403af4 <ferror@plt+0x2354>
  403ad4:	cmp	w9, #0x3a
  403ad8:	b.eq	403ae4 <ferror@plt+0x2344>  // b.none
  403adc:	cmp	w9, #0x2d
  403ae0:	b.ne	403af8 <ferror@plt+0x2358>  // b.any
  403ae4:	add	x21, x8, #0x1
  403ae8:	str	xzr, [x29, #24]
  403aec:	str	wzr, [x20]
  403af0:	b	403a44 <ferror@plt+0x22a4>
  403af4:	str	w21, [x19]
  403af8:	mov	w0, wzr
  403afc:	ldp	x20, x19, [sp, #48]
  403b00:	ldp	x22, x21, [sp, #32]
  403b04:	ldr	x23, [sp, #16]
  403b08:	ldp	x29, x30, [sp], #64
  403b0c:	ret
  403b10:	sub	sp, sp, #0x50
  403b14:	stp	x20, x19, [sp, #64]
  403b18:	mov	x20, x1
  403b1c:	mov	x19, x0
  403b20:	stp	x29, x30, [sp, #16]
  403b24:	stp	x24, x23, [sp, #32]
  403b28:	stp	x22, x21, [sp, #48]
  403b2c:	add	x29, sp, #0x10
  403b30:	mov	w0, wzr
  403b34:	cbz	x20, 403c00 <ferror@plt+0x2460>
  403b38:	cbz	x19, 403c00 <ferror@plt+0x2460>
  403b3c:	add	x1, sp, #0x8
  403b40:	mov	x0, x19
  403b44:	bl	403c18 <ferror@plt+0x2478>
  403b48:	mov	x21, x0
  403b4c:	mov	x1, sp
  403b50:	mov	x0, x20
  403b54:	bl	403c18 <ferror@plt+0x2478>
  403b58:	ldp	x24, x22, [sp]
  403b5c:	adds	x8, x24, x22
  403b60:	b.eq	403b8c <ferror@plt+0x23ec>  // b.none
  403b64:	mov	x23, x0
  403b68:	cmp	x8, #0x1
  403b6c:	b.ne	403bb4 <ferror@plt+0x2414>  // b.any
  403b70:	cbz	x21, 403b98 <ferror@plt+0x23f8>
  403b74:	ldrb	w8, [x21]
  403b78:	cmp	w8, #0x2f
  403b7c:	b.ne	403b98 <ferror@plt+0x23f8>  // b.any
  403b80:	mov	w0, #0x1                   	// #1
  403b84:	cbnz	w0, 403bf4 <ferror@plt+0x2454>
  403b88:	b	403b30 <ferror@plt+0x2390>
  403b8c:	mov	w0, #0x1                   	// #1
  403b90:	cbnz	w0, 403bf4 <ferror@plt+0x2454>
  403b94:	b	403b30 <ferror@plt+0x2390>
  403b98:	cbz	x23, 403bb4 <ferror@plt+0x2414>
  403b9c:	ldrb	w8, [x23]
  403ba0:	cmp	w8, #0x2f
  403ba4:	b.ne	403bb4 <ferror@plt+0x2414>  // b.any
  403ba8:	mov	w0, #0x1                   	// #1
  403bac:	cbnz	w0, 403bf4 <ferror@plt+0x2454>
  403bb0:	b	403b30 <ferror@plt+0x2390>
  403bb4:	mov	w0, #0x3                   	// #3
  403bb8:	cbz	x21, 403be0 <ferror@plt+0x2440>
  403bbc:	cbz	x23, 403be0 <ferror@plt+0x2440>
  403bc0:	cmp	x22, x24
  403bc4:	b.ne	403be0 <ferror@plt+0x2440>  // b.any
  403bc8:	mov	x0, x21
  403bcc:	mov	x1, x23
  403bd0:	mov	x2, x22
  403bd4:	bl	401510 <strncmp@plt>
  403bd8:	cbz	w0, 403be8 <ferror@plt+0x2448>
  403bdc:	mov	w0, #0x3                   	// #3
  403be0:	cbnz	w0, 403bf4 <ferror@plt+0x2454>
  403be4:	b	403b30 <ferror@plt+0x2390>
  403be8:	add	x19, x21, x22
  403bec:	add	x20, x23, x24
  403bf0:	cbz	w0, 403b30 <ferror@plt+0x2390>
  403bf4:	cmp	w0, #0x3
  403bf8:	b.ne	403c00 <ferror@plt+0x2460>  // b.any
  403bfc:	mov	w0, wzr
  403c00:	ldp	x20, x19, [sp, #64]
  403c04:	ldp	x22, x21, [sp, #48]
  403c08:	ldp	x24, x23, [sp, #32]
  403c0c:	ldp	x29, x30, [sp, #16]
  403c10:	add	sp, sp, #0x50
  403c14:	ret
  403c18:	mov	x8, x0
  403c1c:	str	xzr, [x1]
  403c20:	mov	x0, x8
  403c24:	cbz	x8, 403c6c <ferror@plt+0x24cc>
  403c28:	ldrb	w9, [x0]
  403c2c:	cmp	w9, #0x2f
  403c30:	b.ne	403c44 <ferror@plt+0x24a4>  // b.any
  403c34:	mov	x8, x0
  403c38:	ldrb	w10, [x8, #1]!
  403c3c:	cmp	w10, #0x2f
  403c40:	b.eq	403c20 <ferror@plt+0x2480>  // b.none
  403c44:	cbz	w9, 403c68 <ferror@plt+0x24c8>
  403c48:	mov	w8, #0x1                   	// #1
  403c4c:	str	x8, [x1]
  403c50:	ldrb	w9, [x0, x8]
  403c54:	cbz	w9, 403c6c <ferror@plt+0x24cc>
  403c58:	cmp	w9, #0x2f
  403c5c:	b.eq	403c6c <ferror@plt+0x24cc>  // b.none
  403c60:	add	x8, x8, #0x1
  403c64:	b	403c4c <ferror@plt+0x24ac>
  403c68:	mov	x0, xzr
  403c6c:	ret
  403c70:	stp	x29, x30, [sp, #-64]!
  403c74:	orr	x8, x0, x1
  403c78:	stp	x24, x23, [sp, #16]
  403c7c:	stp	x22, x21, [sp, #32]
  403c80:	stp	x20, x19, [sp, #48]
  403c84:	mov	x29, sp
  403c88:	cbz	x8, 403cbc <ferror@plt+0x251c>
  403c8c:	mov	x19, x1
  403c90:	mov	x22, x0
  403c94:	mov	x20, x2
  403c98:	cbz	x0, 403cd0 <ferror@plt+0x2530>
  403c9c:	cbz	x19, 403ce4 <ferror@plt+0x2544>
  403ca0:	mov	x0, x22
  403ca4:	bl	401410 <strlen@plt>
  403ca8:	mvn	x8, x0
  403cac:	cmp	x8, x20
  403cb0:	b.cs	403cec <ferror@plt+0x254c>  // b.hs, b.nlast
  403cb4:	mov	x21, xzr
  403cb8:	b	403d28 <ferror@plt+0x2588>
  403cbc:	adrp	x0, 404000 <ferror@plt+0x2860>
  403cc0:	add	x0, x0, #0x617
  403cc4:	bl	401560 <strdup@plt>
  403cc8:	mov	x21, x0
  403ccc:	b	403d28 <ferror@plt+0x2588>
  403cd0:	mov	x0, x19
  403cd4:	mov	x1, x20
  403cd8:	bl	401660 <strndup@plt>
  403cdc:	mov	x21, x0
  403ce0:	b	403d28 <ferror@plt+0x2588>
  403ce4:	mov	x0, x22
  403ce8:	b	403cc4 <ferror@plt+0x2524>
  403cec:	add	x24, x0, x20
  403cf0:	mov	x23, x0
  403cf4:	add	x0, x24, #0x1
  403cf8:	bl	4014f0 <malloc@plt>
  403cfc:	mov	x21, x0
  403d00:	cbz	x0, 403d28 <ferror@plt+0x2588>
  403d04:	mov	x0, x21
  403d08:	mov	x1, x22
  403d0c:	mov	x2, x23
  403d10:	bl	4013e0 <memcpy@plt>
  403d14:	add	x0, x21, x23
  403d18:	mov	x1, x19
  403d1c:	mov	x2, x20
  403d20:	bl	4013e0 <memcpy@plt>
  403d24:	strb	wzr, [x21, x24]
  403d28:	mov	x0, x21
  403d2c:	ldp	x20, x19, [sp, #48]
  403d30:	ldp	x22, x21, [sp, #32]
  403d34:	ldp	x24, x23, [sp, #16]
  403d38:	ldp	x29, x30, [sp], #64
  403d3c:	ret
  403d40:	stp	x29, x30, [sp, #-32]!
  403d44:	stp	x20, x19, [sp, #16]
  403d48:	mov	x19, x1
  403d4c:	mov	x20, x0
  403d50:	mov	x29, sp
  403d54:	cbz	x1, 403d68 <ferror@plt+0x25c8>
  403d58:	mov	x0, x19
  403d5c:	bl	401410 <strlen@plt>
  403d60:	mov	x2, x0
  403d64:	b	403d6c <ferror@plt+0x25cc>
  403d68:	mov	x2, xzr
  403d6c:	mov	x0, x20
  403d70:	mov	x1, x19
  403d74:	bl	403c70 <ferror@plt+0x24d0>
  403d78:	ldp	x20, x19, [sp, #16]
  403d7c:	ldp	x29, x30, [sp], #32
  403d80:	ret
  403d84:	sub	sp, sp, #0x120
  403d88:	stp	x29, x30, [sp, #256]
  403d8c:	add	x29, sp, #0x100
  403d90:	add	x9, sp, #0x80
  403d94:	mov	x10, sp
  403d98:	mov	x11, #0xffffffffffffffd0    	// #-48
  403d9c:	add	x8, x29, #0x20
  403da0:	movk	x11, #0xff80, lsl #32
  403da4:	add	x9, x9, #0x30
  403da8:	add	x10, x10, #0x80
  403dac:	stp	x8, x9, [x29, #-32]
  403db0:	stp	x10, x11, [x29, #-16]
  403db4:	stp	q1, q2, [sp, #16]
  403db8:	str	q0, [sp]
  403dbc:	ldp	q0, q1, [x29, #-32]
  403dc0:	stp	x28, x19, [sp, #272]
  403dc4:	mov	x19, x0
  403dc8:	stp	x2, x3, [sp, #128]
  403dcc:	sub	x0, x29, #0x28
  403dd0:	sub	x2, x29, #0x50
  403dd4:	stp	x4, x5, [sp, #144]
  403dd8:	stp	x6, x7, [sp, #160]
  403ddc:	stp	q3, q4, [sp, #48]
  403de0:	stp	q5, q6, [sp, #80]
  403de4:	str	q7, [sp, #112]
  403de8:	stp	q0, q1, [x29, #-80]
  403dec:	bl	401650 <vasprintf@plt>
  403df0:	tbnz	w0, #31, 403e18 <ferror@plt+0x2678>
  403df4:	ldur	x1, [x29, #-40]
  403df8:	sxtw	x2, w0
  403dfc:	mov	x0, x19
  403e00:	bl	403c70 <ferror@plt+0x24d0>
  403e04:	ldur	x8, [x29, #-40]
  403e08:	mov	x19, x0
  403e0c:	mov	x0, x8
  403e10:	bl	401640 <free@plt>
  403e14:	b	403e1c <ferror@plt+0x267c>
  403e18:	mov	x19, xzr
  403e1c:	mov	x0, x19
  403e20:	ldp	x28, x19, [sp, #272]
  403e24:	ldp	x29, x30, [sp, #256]
  403e28:	add	sp, sp, #0x120
  403e2c:	ret
  403e30:	stp	x29, x30, [sp, #-80]!
  403e34:	stp	x24, x23, [sp, #32]
  403e38:	stp	x22, x21, [sp, #48]
  403e3c:	stp	x20, x19, [sp, #64]
  403e40:	ldr	x19, [x0]
  403e44:	str	x25, [sp, #16]
  403e48:	mov	x29, sp
  403e4c:	ldrb	w8, [x19]
  403e50:	cbz	w8, 403f50 <ferror@plt+0x27b0>
  403e54:	mov	x20, x0
  403e58:	mov	x22, x1
  403e5c:	mov	x0, x19
  403e60:	mov	x1, x2
  403e64:	mov	w23, w3
  403e68:	mov	x21, x2
  403e6c:	bl	401670 <strspn@plt>
  403e70:	add	x19, x19, x0
  403e74:	ldrb	w8, [x19]
  403e78:	cbz	x8, 403f4c <ferror@plt+0x27ac>
  403e7c:	cbz	w23, 403f04 <ferror@plt+0x2764>
  403e80:	cmp	w8, #0x3f
  403e84:	b.hi	403f1c <ferror@plt+0x277c>  // b.pmore
  403e88:	mov	w9, #0x1                   	// #1
  403e8c:	lsl	x8, x9, x8
  403e90:	mov	x9, #0x1                   	// #1
  403e94:	movk	x9, #0x84, lsl #32
  403e98:	and	x8, x8, x9
  403e9c:	cbz	x8, 403f1c <ferror@plt+0x277c>
  403ea0:	mov	x23, x19
  403ea4:	ldrb	w25, [x23], #1
  403ea8:	add	x1, x29, #0x1c
  403eac:	strb	wzr, [x29, #29]
  403eb0:	mov	x0, x23
  403eb4:	strb	w25, [x29, #28]
  403eb8:	bl	403f88 <ferror@plt+0x27e8>
  403ebc:	str	x0, [x22]
  403ec0:	add	x8, x0, x19
  403ec4:	ldrb	w9, [x8, #1]
  403ec8:	mov	w8, wzr
  403ecc:	cbz	w9, 403f74 <ferror@plt+0x27d4>
  403ed0:	cmp	w9, w25
  403ed4:	b.ne	403f74 <ferror@plt+0x27d4>  // b.any
  403ed8:	add	x8, x0, x19
  403edc:	ldrsb	w1, [x8, #2]
  403ee0:	mov	x24, x0
  403ee4:	cbz	w1, 403ef4 <ferror@plt+0x2754>
  403ee8:	mov	x0, x21
  403eec:	bl	401680 <strchr@plt>
  403ef0:	cbz	x0, 403f70 <ferror@plt+0x27d0>
  403ef4:	add	x8, x19, x24
  403ef8:	add	x19, x8, #0x2
  403efc:	mov	w8, #0x1                   	// #1
  403f00:	b	403f78 <ferror@plt+0x27d8>
  403f04:	mov	x0, x19
  403f08:	mov	x1, x21
  403f0c:	bl	401700 <strcspn@plt>
  403f10:	str	x0, [x22]
  403f14:	add	x22, x19, x0
  403f18:	b	403f44 <ferror@plt+0x27a4>
  403f1c:	mov	x0, x19
  403f20:	mov	x1, x21
  403f24:	bl	403f88 <ferror@plt+0x27e8>
  403f28:	str	x0, [x22]
  403f2c:	add	x22, x19, x0
  403f30:	ldrsb	w1, [x22]
  403f34:	cbz	w1, 403f44 <ferror@plt+0x27a4>
  403f38:	mov	x0, x21
  403f3c:	bl	401680 <strchr@plt>
  403f40:	cbz	x0, 403f4c <ferror@plt+0x27ac>
  403f44:	str	x22, [x20]
  403f48:	b	403f54 <ferror@plt+0x27b4>
  403f4c:	str	x19, [x20]
  403f50:	mov	x19, xzr
  403f54:	mov	x0, x19
  403f58:	ldp	x20, x19, [sp, #64]
  403f5c:	ldp	x22, x21, [sp, #48]
  403f60:	ldp	x24, x23, [sp, #32]
  403f64:	ldr	x25, [sp, #16]
  403f68:	ldp	x29, x30, [sp], #80
  403f6c:	ret
  403f70:	mov	w8, wzr
  403f74:	mov	x23, x19
  403f78:	str	x19, [x20]
  403f7c:	mov	x19, x23
  403f80:	tbz	w8, #0, 403f50 <ferror@plt+0x27b0>
  403f84:	b	403f54 <ferror@plt+0x27b4>
  403f88:	stp	x29, x30, [sp, #-48]!
  403f8c:	stp	x22, x21, [sp, #16]
  403f90:	stp	x20, x19, [sp, #32]
  403f94:	ldrb	w8, [x0]
  403f98:	mov	x29, sp
  403f9c:	cbz	w8, 403fec <ferror@plt+0x284c>
  403fa0:	mov	x19, x1
  403fa4:	mov	x22, xzr
  403fa8:	mov	w20, wzr
  403fac:	add	x21, x0, #0x1
  403fb0:	b	403fd4 <ferror@plt+0x2834>
  403fb4:	sxtb	w1, w8
  403fb8:	mov	x0, x19
  403fbc:	bl	401680 <strchr@plt>
  403fc0:	cbnz	x0, 403ff8 <ferror@plt+0x2858>
  403fc4:	mov	w20, wzr
  403fc8:	ldrb	w8, [x21, x22]
  403fcc:	add	x22, x22, #0x1
  403fd0:	cbz	w8, 403ff8 <ferror@plt+0x2858>
  403fd4:	cbnz	w20, 403fc4 <ferror@plt+0x2824>
  403fd8:	and	w9, w8, #0xff
  403fdc:	cmp	w9, #0x5c
  403fe0:	b.ne	403fb4 <ferror@plt+0x2814>  // b.any
  403fe4:	mov	w20, #0x1                   	// #1
  403fe8:	b	403fc8 <ferror@plt+0x2828>
  403fec:	mov	w20, wzr
  403ff0:	mov	w22, wzr
  403ff4:	b	403ff8 <ferror@plt+0x2858>
  403ff8:	sub	w8, w22, w20
  403ffc:	ldp	x20, x19, [sp, #32]
  404000:	ldp	x22, x21, [sp, #16]
  404004:	sxtw	x0, w8
  404008:	ldp	x29, x30, [sp], #48
  40400c:	ret
  404010:	stp	x29, x30, [sp, #-32]!
  404014:	str	x19, [sp, #16]
  404018:	mov	x19, x0
  40401c:	mov	x29, sp
  404020:	mov	x0, x19
  404024:	bl	401540 <fgetc@plt>
  404028:	cmn	w0, #0x1
  40402c:	b.eq	404040 <ferror@plt+0x28a0>  // b.none
  404030:	cmp	w0, #0xa
  404034:	b.ne	404020 <ferror@plt+0x2880>  // b.any
  404038:	mov	w0, wzr
  40403c:	b	404044 <ferror@plt+0x28a4>
  404040:	mov	w0, #0x1                   	// #1
  404044:	ldr	x19, [sp, #16]
  404048:	ldp	x29, x30, [sp], #32
  40404c:	ret
  404050:	cbz	x0, 404070 <ferror@plt+0x28d0>
  404054:	ldr	x0, [x0]
  404058:	cbz	x0, 404070 <ferror@plt+0x28d0>
  40405c:	ldr	x8, [x0]
  404060:	cmp	x8, x1
  404064:	b.eq	404070 <ferror@plt+0x28d0>  // b.none
  404068:	ldr	x0, [x0, #16]
  40406c:	cbnz	x0, 40405c <ferror@plt+0x28bc>
  404070:	ret
  404074:	stp	x29, x30, [sp, #-16]!
  404078:	mov	w0, #0x1                   	// #1
  40407c:	mov	w1, #0x10                  	// #16
  404080:	mov	x29, sp
  404084:	bl	401550 <calloc@plt>
  404088:	ldp	x29, x30, [sp], #16
  40408c:	ret
  404090:	stp	x29, x30, [sp, #-48]!
  404094:	stp	x20, x19, [sp, #32]
  404098:	ldr	x20, [x0]
  40409c:	mov	x19, x0
  4040a0:	str	x21, [sp, #16]
  4040a4:	mov	x29, sp
  4040a8:	cbz	x20, 4040c4 <ferror@plt+0x2924>
  4040ac:	ldp	x0, x21, [x20, #8]
  4040b0:	bl	401640 <free@plt>
  4040b4:	mov	x0, x20
  4040b8:	bl	401640 <free@plt>
  4040bc:	mov	x20, x21
  4040c0:	cbnz	x21, 4040ac <ferror@plt+0x290c>
  4040c4:	mov	x0, x19
  4040c8:	bl	401640 <free@plt>
  4040cc:	ldp	x20, x19, [sp, #32]
  4040d0:	ldr	x21, [sp, #16]
  4040d4:	ldp	x29, x30, [sp], #48
  4040d8:	ret
  4040dc:	stp	x29, x30, [sp, #-32]!
  4040e0:	stp	x20, x19, [sp, #16]
  4040e4:	mov	x29, sp
  4040e8:	mov	x19, x1
  4040ec:	mov	x20, x0
  4040f0:	bl	404050 <ferror@plt+0x28b0>
  4040f4:	cbnz	x0, 40411c <ferror@plt+0x297c>
  4040f8:	mov	w0, w19
  4040fc:	bl	401600 <getpwuid@plt>
  404100:	cbz	x0, 40410c <ferror@plt+0x296c>
  404104:	ldr	x1, [x0]
  404108:	b	404110 <ferror@plt+0x2970>
  40410c:	mov	x1, xzr
  404110:	mov	x0, x20
  404114:	mov	x2, x19
  404118:	bl	404128 <ferror@plt+0x2988>
  40411c:	ldp	x20, x19, [sp, #16]
  404120:	ldp	x29, x30, [sp], #32
  404124:	ret
  404128:	stp	x29, x30, [sp, #-64]!
  40412c:	stp	x28, x23, [sp, #16]
  404130:	stp	x22, x21, [sp, #32]
  404134:	stp	x20, x19, [sp, #48]
  404138:	mov	x29, sp
  40413c:	sub	sp, sp, #0x410
  404140:	mov	x23, x1
  404144:	mov	x19, x0
  404148:	mov	w0, #0x1                   	// #1
  40414c:	mov	w1, #0x18                  	// #24
  404150:	mov	x22, x2
  404154:	bl	401550 <calloc@plt>
  404158:	cbz	x0, 404244 <ferror@plt+0x2aa4>
  40415c:	mov	x20, x0
  404160:	str	x22, [x0]
  404164:	cbz	x23, 40419c <ferror@plt+0x29fc>
  404168:	add	x0, sp, #0xc
  40416c:	mov	w2, #0x100                 	// #256
  404170:	mov	x1, x23
  404174:	bl	401430 <mbstowcs@plt>
  404178:	cbz	x0, 4041f8 <ferror@plt+0x2a58>
  40417c:	add	x0, sp, #0xc
  404180:	mov	w1, #0x100                 	// #256
  404184:	str	wzr, [sp, #1036]
  404188:	bl	401500 <wcswidth@plt>
  40418c:	mov	w21, w0
  404190:	cmp	w21, #0x1
  404194:	b.ge	4041a8 <ferror@plt+0x2a08>  // b.tcont
  404198:	b	40420c <ferror@plt+0x2a6c>
  40419c:	mov	w21, wzr
  4041a0:	cmp	w21, #0x1
  4041a4:	b.lt	40420c <ferror@plt+0x2a6c>  // b.tstop
  4041a8:	mov	x0, x23
  4041ac:	bl	401560 <strdup@plt>
  4041b0:	str	x0, [x20, #8]
  4041b4:	cbz	x0, 404224 <ferror@plt+0x2a84>
  4041b8:	ldr	x9, [x19]
  4041bc:	cbz	x9, 4041d4 <ferror@plt+0x2a34>
  4041c0:	mov	x8, x9
  4041c4:	ldr	x9, [x9, #16]
  4041c8:	cbnz	x9, 4041bc <ferror@plt+0x2a1c>
  4041cc:	add	x8, x8, #0x10
  4041d0:	b	4041d8 <ferror@plt+0x2a38>
  4041d4:	mov	x8, x19
  4041d8:	cmp	w21, #0x0
  4041dc:	str	x20, [x8]
  4041e0:	b.gt	404234 <ferror@plt+0x2a94>
  4041e4:	ldr	x0, [x20, #8]
  4041e8:	cbz	x0, 404230 <ferror@plt+0x2a90>
  4041ec:	bl	401410 <strlen@plt>
  4041f0:	mov	x21, x0
  4041f4:	b	404234 <ferror@plt+0x2a94>
  4041f8:	mov	x0, x23
  4041fc:	bl	401410 <strlen@plt>
  404200:	mov	x21, x0
  404204:	cmp	w21, #0x1
  404208:	b.ge	4041a8 <ferror@plt+0x2a08>  // b.tcont
  40420c:	adrp	x1, 404000 <ferror@plt+0x2860>
  404210:	add	x0, x20, #0x8
  404214:	add	x1, x1, #0x913
  404218:	mov	x2, x22
  40421c:	bl	4014b0 <asprintf@plt>
  404220:	tbz	w0, #31, 4041b8 <ferror@plt+0x2a18>
  404224:	mov	x0, x20
  404228:	bl	401640 <free@plt>
  40422c:	b	404244 <ferror@plt+0x2aa4>
  404230:	mov	w21, wzr
  404234:	ldr	w8, [x19, #8]
  404238:	cmp	w8, w21
  40423c:	csel	w8, w21, w8, lt  // lt = tstop
  404240:	str	w8, [x19, #8]
  404244:	add	sp, sp, #0x410
  404248:	ldp	x20, x19, [sp, #48]
  40424c:	ldp	x22, x21, [sp, #32]
  404250:	ldp	x28, x23, [sp, #16]
  404254:	ldp	x29, x30, [sp], #64
  404258:	ret
  40425c:	stp	x29, x30, [sp, #-32]!
  404260:	stp	x20, x19, [sp, #16]
  404264:	mov	x29, sp
  404268:	mov	x19, x1
  40426c:	mov	x20, x0
  404270:	bl	404050 <ferror@plt+0x28b0>
  404274:	cbnz	x0, 40429c <ferror@plt+0x2afc>
  404278:	mov	w0, w19
  40427c:	bl	401760 <getgrgid@plt>
  404280:	cbz	x0, 40428c <ferror@plt+0x2aec>
  404284:	ldr	x1, [x0]
  404288:	b	404290 <ferror@plt+0x2af0>
  40428c:	mov	x1, xzr
  404290:	mov	x0, x20
  404294:	mov	x2, x19
  404298:	bl	404128 <ferror@plt+0x2988>
  40429c:	ldp	x20, x19, [sp, #16]
  4042a0:	ldp	x29, x30, [sp], #32
  4042a4:	ret
  4042a8:	stp	x29, x30, [sp, #-64]!
  4042ac:	mov	x29, sp
  4042b0:	stp	x19, x20, [sp, #16]
  4042b4:	adrp	x20, 414000 <ferror@plt+0x12860>
  4042b8:	add	x20, x20, #0xdf0
  4042bc:	stp	x21, x22, [sp, #32]
  4042c0:	adrp	x21, 414000 <ferror@plt+0x12860>
  4042c4:	add	x21, x21, #0xde8
  4042c8:	sub	x20, x20, x21
  4042cc:	mov	w22, w0
  4042d0:	stp	x23, x24, [sp, #48]
  4042d4:	mov	x23, x1
  4042d8:	mov	x24, x2
  4042dc:	bl	4013a8 <memcpy@plt-0x38>
  4042e0:	cmp	xzr, x20, asr #3
  4042e4:	b.eq	404310 <ferror@plt+0x2b70>  // b.none
  4042e8:	asr	x20, x20, #3
  4042ec:	mov	x19, #0x0                   	// #0
  4042f0:	ldr	x3, [x21, x19, lsl #3]
  4042f4:	mov	x2, x24
  4042f8:	add	x19, x19, #0x1
  4042fc:	mov	x1, x23
  404300:	mov	w0, w22
  404304:	blr	x3
  404308:	cmp	x20, x19
  40430c:	b.ne	4042f0 <ferror@plt+0x2b50>  // b.any
  404310:	ldp	x19, x20, [sp, #16]
  404314:	ldp	x21, x22, [sp, #32]
  404318:	ldp	x23, x24, [sp, #48]
  40431c:	ldp	x29, x30, [sp], #64
  404320:	ret
  404324:	nop
  404328:	ret
  40432c:	nop
  404330:	adrp	x2, 415000 <ferror@plt+0x13860>
  404334:	mov	x1, #0x0                   	// #0
  404338:	ldr	x2, [x2, #496]
  40433c:	b	401490 <__cxa_atexit@plt>
  404340:	mov	x2, x1
  404344:	mov	x1, x0
  404348:	mov	w0, #0x0                   	// #0
  40434c:	b	401750 <__xstat@plt>
  404350:	mov	x2, x1
  404354:	mov	x1, x0
  404358:	mov	w0, #0x0                   	// #0
  40435c:	b	4016b0 <__lxstat@plt>

Disassembly of section .fini:

0000000000404360 <.fini>:
  404360:	stp	x29, x30, [sp, #-16]!
  404364:	mov	x29, sp
  404368:	ldp	x29, x30, [sp], #16
  40436c:	ret
