[{"name":"張嘉銘","email":"cmchang@ttu.edu.tw","latestUpdate":"2008-10-17 11:24:58","objective":"布林代數與邏輯閘，組合邏輯，算術演算邏輯，同步循序邏\n輯，演繹狀態機，非同步循序邏輯。","schedule":"週次：單元主題\n一：Digital systems, Binary Numbers, Number-base conversions,\n二：Complements, Signed number, Binary codes, Storage, Boolean algebra, Binary logic.\n三：Boolean function, Canonical and standard forms, Digital logic gates, IC.\n四：Map method, Four-variable map, Five-variable map.\n五：小考、POS Simplification.\n六：Don't Care conditions, NAND and NOR, Exclusive-OR, Combinational circuits.\n七：Analysis, Design, Binary adder-subtractor, Decimal adder, Binary multiplier.\n八：Comaprator, Decoders, Encoders, Multiplexers, Sequential circuits, Latch, Flip-flops.\n九：期中考試\n十：Analysis of clocked sequential circuits.\n十一：Synthesis of sequential circuits.\n十二：State reduction and assignment.\n十三：Design procedure.\n十四：小考、Registers, Shift registers.\n十五：Ripple counters, Synchronous counters, Other counters.\n十六：Memory and programmable logic.\n十七：Asynchronous sequential logic.\n十八：期末考試","scorePolicy":"作　業：10%\n小　考：20% x 2\n期中考：25%\n期末考：25%","materials":"教科書：Mano and Ciletti, ”Digital Design”, Pearson Prentice Hall, 2007.","foreignLanguageTextbooks":false}]
