library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity BCD is
port ( a,b : in std_logic_vector(3 downto 0);
		 car : out std_logic;
		 y : out std_logic_vector( 3 downto 0));
end entity;


architecture body1 of BCD is

	component FOURBIT_AS is
	port ( A0, A1, A2, A3, B0, B1, B2, B3, M : in std_logic ;
			 S0, S1, S2, S3, COUT : out std_logic );
	end component;
	
	signal sig1,sig2 : std_logic_vector(3 downto 0);
	signal CO1, CO2, y4 : std_logic;
	
	begin
	
		FA1 : FOURBIT_AS port map( A0 => a(0),  A1 => a(1),  A2 => a(2),  A3 => a(3),  
											b0 => b(0),  b1 => b(1),  b2 => b(2),  b3 => b(3), M = '0', 
											S0 => sig1(0), S1 => sig1(1), S2 => sig1(2), S3 => sig1(3), COUT => CO1);
											
		det : if sig1 > '1001' generate
				CO2 => '1';
				end generate det;
		ndet : if sig1 < '1010' generate
				 CO2 => '0';
				 end generate ndet;
				 
		carry : OR_2 port map(A => CO2, B => CO1, Y => car );
		
		ADD1 : if car = '1' generate 
					sig2 = '0110';
				 end generate ADD1;
		ADD2 : if car = '0' generate 
					sig2 = '0000';
				 end generate ADD2;
				 
		FA2 : FOURBIT_AS port map( A0 => sig1(0),  A1 => sig1(1),  A2 => sig1(2),  A3 => sig1(3),  
											b0 => sig2(0),  b1 => sig2(1),  b2 => sig2(2),  b3 => sig2(3), M = '0', 
											S0 => y(0), S1 => y(1), S2 => y(2), S3 => y(3), COUT => y4);
end architecture;
											
