elab:
  - target: lsio_au_elab
    vars: [FPGA_BOARD_TYPE=HTG960]
synth:
  - target: lsio_au
  - target: lsio_au_2
    vars: [FPGA_BOARD_TYPE=VCU118, USE_ORIG_MEM=1]
    options: [--write-netlist, --disable-reports]
         
bitstream:
  - target: lsio_au_cosim
    vars: [FPGA_BOARD_TYPE=HTG960]
    options: [--vivado-ver=2021.1]
