INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:03:24 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.502ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.618ns (39.190%)  route 2.511ns (60.810%))
  Logic Levels:           16  (CARRY4=10 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1801, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X9Y116         FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg/Q
                         net (fo=21, routed)          0.447     1.171    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/ldq_alloc_3_q
    SLICE_X8Y118         LUT4 (Prop_lut4_I0_O)        0.043     1.214 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.214    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_1__0_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.387 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     1.387    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.495 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0/O[2]
                         net (fo=5, routed)           0.369     1.865    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0_n_5
    SLICE_X9Y119         LUT3 (Prop_lut3_I0_O)        0.126     1.991 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/stq_data_0_q[31]_i_5/O
                         net (fo=34, routed)          0.431     2.422    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/stq_data_0_q[31]_i_5_n_0
    SLICE_X11Y118        LUT6 (Prop_lut6_I4_O)        0.043     2.465 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/dataReg[0]_i_2__0/O
                         net (fo=1, routed)           0.303     2.768    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/dataReg[0]_i_2__0_n_0
    SLICE_X7Y118         LUT5 (Prop_lut5_I4_O)        0.043     2.811 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/dataReg[0]_i_1__0/O
                         net (fo=2, routed)           0.169     2.980    load2/data_tehb/control/Memory_reg[0][31][0]
    SLICE_X7Y119         LUT4 (Prop_lut4_I0_O)        0.043     3.023 r  load2/data_tehb/control/result_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.023    addi0/S[0]
    SLICE_X7Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.274 r  addi0/result_carry/CO[3]
                         net (fo=1, routed)           0.000     3.274    addi0/result_carry_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.323 r  addi0/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.323    addi0/result_carry__0_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.372 r  addi0/result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.372    addi0/result_carry__1_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.421 r  addi0/result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.421    addi0/result_carry__2_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.470 r  addi0/result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.470    addi0/result_carry__3_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.519 r  addi0/result_carry__4/CO[3]
                         net (fo=1, routed)           0.007     3.526    addi0/result_carry__4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.575 r  addi0/result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.575    addi0/result_carry__5_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     3.734 r  addi0/result_carry__6/O[1]
                         net (fo=2, routed)           0.384     4.117    buffer18/fifo/Memory_reg[0][31]_0[29]
    SLICE_X8Y125         LUT3 (Prop_lut3_I0_O)        0.119     4.236 r  buffer18/fifo/stq_data_0_q[29]_i_1/O
                         net (fo=6, routed)           0.400     4.637    lsq3/handshake_lsq_lsq3_core/stq_data_5_q_reg[31]_0[29]
    SLICE_X9Y120         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1801, unset)         0.483     4.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X9Y120         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[29]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X9Y120         FDRE (Setup_fdre_C_D)       -0.013     4.134    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[29]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 -0.502    




