
---------- Begin Simulation Statistics ----------
final_tick                               572582005327000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 483035                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880788                       # Number of bytes of host memory used
host_op_rate                                  1085716                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.70                       # Real time elapsed on the host
host_tick_rate                              709669811                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      22477202                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014692                       # Number of seconds simulated
sim_ticks                                 14692073250                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      2                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           32                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.062500                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.353553                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           31     96.88%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      3.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           32                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          2                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         0                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                2    100.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 2                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             2                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             185.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       185.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.DecodedInsts                      2                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       31                       # Number of cycles decode is idle
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.CacheLines                         2                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             1                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     1                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                              1                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 3                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       1                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                         0                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 29                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.005405                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 33                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.060606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.348155                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       32     96.97%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      3.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   33                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        60                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        2                       # number of floating regfile writes
system.cpu.idleCycles                             152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.010811                       # Inst execution rate
system.cpu.iew.exec_refs                            0                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                   2                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                     2                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_count                             2                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.010811                       # insts written-back per cycle
system.cpu.iew.wb_sent                              2                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       38                       # number of integer regfile reads
system.cpu.ipc                               0.005405                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.005405                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     2    100.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                      2                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       2                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   4                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            2                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  2                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                      0                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 33                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                 0                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                          2                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                         2                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples            33                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.060606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.348155                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  32     96.97%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0      0.00%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   1      3.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              33                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.010811                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
system.cpu.numCycles                              185                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.CommittedMaps                     2                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       31                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                     4                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                      2                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                   2                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         0                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.fp_rename_lookups                 4                       # Number of floating rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           33                       # The number of ROB reads
system.cpu.rob.rob_writes                           4                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         99376                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                     19425                       # Number of branches fetched
system.switch_cpus.committedInsts            10000000                       # Number of instructions committed
system.switch_cpus.committedOps              22477200                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             7651058                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1493                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2251601                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   573                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000549                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            16890826                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999451                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29368026                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       29351914.843629                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       101346                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       184922                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        18164                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses       21302578                       # Number of float alu accesses
system.switch_cpus.num_fp_insts              21302578                       # number of float instructions
system.switch_cpus.num_fp_register_reads     35910922                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes     19106610                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                 640                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       16111.156371                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      10363629                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             10363629                       # number of integer instructions
system.switch_cpus.num_int_register_reads     30371939                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      1099265                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             7651058                       # Number of load instructions
system.switch_cpus.num_mem_refs               9902659                       # number of memory refs
system.switch_cpus.num_store_insts            2251601                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          5757      0.03%      0.03% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           3034814     13.50%     13.52% # Class of executed instruction
system.switch_cpus.op_class::IntMult              658      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd             328      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     13.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu            47722      0.21%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     13.74% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd      5476746     24.36%     38.10% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     38.10% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     38.10% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     38.10% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        11440      0.05%     38.15% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     38.15% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult      4002196     17.80%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     55.95% # Class of executed instruction
system.switch_cpus.op_class::MemRead           657062      2.92%     58.88% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           55633      0.25%     59.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead      6993996     31.11%     90.23% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite      2195968      9.77%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           22482320                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       112966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       227209                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            252                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38491                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14715                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26659                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19511                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19511                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38491                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       157378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       157378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 157378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4653888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4653888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4653888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             58002                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   58002    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               58002                       # Request fanout histogram
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              10250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  14692073250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             82540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65645                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          108                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           47213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           361                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82179                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       340622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                341452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        30016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11489728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11519744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           41626                       # Total snoops (count)
system.tol2bus.snoopTraffic                    941760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           155869                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001617                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040176                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 155617     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    252      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             155869                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               1000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          103                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        56138                       # number of demand (read+write) hits
system.l2.demand_hits::total                    56241                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          103                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        56138                       # number of overall hits
system.l2.overall_hits::total                   56241                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          256                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        57744                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58002                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          256                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        57744                       # number of overall misses
system.l2.overall_misses::total                 58002                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       154000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           154000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       154000                       # number of overall miss cycles
system.l2.overall_miss_latency::total          154000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       113882                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114243                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       113882                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114243                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.713092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.507051                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.507707                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.713092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.507051                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.507707                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        77000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total     2.655081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        77000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total     2.655081                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14715                       # number of writebacks
system.l2.writebacks::total                     14715                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 2                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                2                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       134000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       134000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       134000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       134000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000018                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000018                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        67000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        67000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        67000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        67000                       # average overall mshr miss latency
system.l2.replacements                          41626                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65645                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65645                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              108                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          108                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          108                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        12192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12192                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        19511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19511                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data        31703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.615431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.615431                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst          103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       154000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       154000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.713092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.714681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        77000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total   596.899225                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       134000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       134000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        67000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        67000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        43946                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43946                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        38233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.465241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.465241                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14871.410601                       # Cycle average of tags in use
system.l2.tags.total_refs                       97566                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41626                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.343872                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313330000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.135674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.234025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    60.819257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 14807.221645                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.903761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.907679                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4009                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1875682                       # Number of tag accesses
system.l2.tags.data_accesses                  1875682                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        16384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      3695616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3712128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         16512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       941760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          941760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        57744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               58002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14715                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14715                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              8712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1115159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    251538087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             252661958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         8712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1115159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1123871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       64099871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64099871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       64099871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             8712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1115159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    251538087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            316761829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000034000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   7                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           2                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         2                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        15250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   52750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7625.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26375.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     2                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                         87000                       # Total gap between requests
system.mem_ctrls.avgGap                      43500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 8712.180903399729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        52750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26375.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    50.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                 7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               14280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          3657120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5638676640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5642973615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.082867                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14684025500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      7787750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           112290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5641661760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5642388690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.043055                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14691813250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON         8060000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    14684013250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     16890467                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16890467                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     16890467                       # number of overall hits
system.cpu.icache.overall_hits::total        16890467                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          359                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            361                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          359                       # number of overall misses
system.cpu.icache.overall_misses::total           361                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       159000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       159000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       159000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       159000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     16890826                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16890828                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     16890826                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16890828                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        79500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   440.443213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        79500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   440.443213                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          108                       # number of writebacks
system.cpu.icache.writebacks::total               108                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       157000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       157000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        78500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        78500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        78500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        78500                       # average overall mshr miss latency
system.cpu.icache.replacements                    108                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     16890467                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16890467                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          359                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           361                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       159000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       159000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     16890826                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16890828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        79500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   440.443213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       157000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       157000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        78500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        78500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           251.021725                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              506119                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               108                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4686.287037                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313340500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   249.021741                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.486371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.490277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33782017                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33782017                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      9782377                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9782377                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9783657                       # number of overall hits
system.cpu.dcache.overall_hits::total         9783657                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       112602                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         112602                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       113882                       # number of overall misses
system.cpu.dcache.overall_misses::total        113882                       # number of overall misses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9894979                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9894979                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9897539                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9897539                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.011380                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011380                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.011506                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011506                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        65645                       # number of writebacks
system.cpu.dcache.writebacks::total             65645                       # number of writebacks
system.cpu.dcache.replacements                 112858                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7567599                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7567599                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        80899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7648498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7648498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010577                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010577                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2214778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2214778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2246481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2246481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014112                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         1280                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1280                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         1280                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1280                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         2560                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2560                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572582005327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.386262                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9236400                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            112858                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.840897                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567321315000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1014.386262                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.990612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          670                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19908960                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19908960                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572625229201000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 661288                       # Simulator instruction rate (inst/s)
host_mem_usage                                 905560                       # Number of bytes of host memory used
host_op_rate                                  1472290                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    60.49                       # Real time elapsed on the host
host_tick_rate                              714582816                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000001                       # Number of instructions simulated
sim_ops                                      89056197                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043224                       # Number of seconds simulated
sim_ticks                                 43223874000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.committedInsts                    0                       # Number of instructions committed
system.cpu.commit.committedOps                      0                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         0                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0                       # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu.commit.op_class_0::total                 0                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           0                       # Number of Instructions Simulated
system.cpu.committedOps                             0                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                                    nan                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                              nan                       # CPI: Total CPI of All Threads
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.branchRate                       nan                       # Number of branch fetches per cycle
system.cpu.fetch.idleRate                         nan                       # Percent of cycles fetch was idle
system.cpu.fetch.rate                             nan                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                  0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean                   nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                    0                       # Number of instructions fetched each cycle (Total)
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                          nan                       # Inst execution rate
system.cpu.iew.exec_refs                            0                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                   0                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                     0                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      0                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_count                             0                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_rate                            nan                       # insts written-back per cycle
system.cpu.iew.wb_sent                              0                       # cumulative count of insts sent to commit
system.cpu.ipc                                    nan                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                              nan                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0                       # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0                       # Type of FU issued
system.cpu.iq.FU_type_0::total                      0                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                        nan                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                      0                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                  0                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                 0                       # Number of integer instruction queue writes
system.cpu.iq.issued_per_cycle::samples             0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean              nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev             nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total               0                       # Number of insts issued each cycle
system.cpu.iq.rate                                nan                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                            0                       # The number of ROB reads
system.cpu.rob.rob_writes                           0                       # The number of ROB writes
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        349528                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                    454061                       # Number of branches fetched
system.switch_cpus.committedInsts            30000000                       # Number of instructions committed
system.switch_cpus.committedOps              66578995                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            21764958                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4830                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6329498                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1654                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            49868753                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   110                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 86447748                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           86447748                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      2289081                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1930410                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       420226                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses       60635761                       # Number of float alu accesses
system.switch_cpus.num_fp_insts              60635761                       # number of float instructions
system.switch_cpus.num_fp_register_reads    101806053                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes     54490176                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               18288                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      31819158                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             31819158                       # number of integer instructions
system.switch_cpus.num_int_register_reads     89630890                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      5309889                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            21764872                       # Number of load instructions
system.switch_cpus.num_mem_refs              28094370                       # number of memory refs
system.switch_cpus.num_store_insts            6329498                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         26464      0.04%      0.04% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          11374504     17.08%     17.12% # Class of executed instruction
system.switch_cpus.op_class::IntMult            14727      0.02%     17.14% # Class of executed instruction
system.switch_cpus.op_class::IntDiv               385      0.00%     17.14% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd          257221      0.39%     17.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     17.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     17.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     17.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     17.53% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     17.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     17.53% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     17.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd              786      0.00%     17.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     17.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           141999      0.21%     17.74% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     17.74% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             4944      0.01%     17.75% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            5205      0.01%     17.76% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     17.76% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     17.76% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             32      0.00%     17.76% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     17.76% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     17.76% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     17.76% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd     15240852     22.89%     40.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     40.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp       256000      0.38%     41.03% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt           15      0.00%     41.03% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        31811      0.05%     41.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     41.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult     11145040     16.74%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     57.81% # Class of executed instruction
system.switch_cpus.op_class::MemRead          2022513      3.04%     60.85% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          187929      0.28%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead     19742359     29.65%     90.78% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite      6141569      9.22%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           66594355                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          941                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       700528                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            941                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             116486                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        59369                       # Transaction distribution
system.membus.trans_dist::CleanEvict           115265                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58408                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58408                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        116486                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       524422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       524422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 524422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14992832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     14992832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14992832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            174894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  174894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              174894                       # Request fanout histogram
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  57915947250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572625229201000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572625229201000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            258739                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       199813                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2096                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          148228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91652                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2350                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256389                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1050919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       284544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     35062656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               35347200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          175569                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3799616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           525960                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001789                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042260                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 525019     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    941      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             525960                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1150                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       174347                       # number of demand (read+write) hits
system.l2.demand_hits::total                   175497                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1150                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       174347                       # number of overall hits
system.l2.overall_hits::total                  175497                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1200                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       173694                       # number of demand (read+write) misses
system.l2.demand_misses::total                 174894                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1200                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       173694                       # number of overall misses
system.l2.overall_misses::total                174894                       # number of overall misses
system.l2.demand_accesses::.switch_cpus.inst         2350                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348041                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               350391                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2350                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348041                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              350391                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.510638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.499062                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.499140                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.510638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.499062                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.499140                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               59369                       # number of writebacks
system.l2.writebacks::total                     59369                       # number of writebacks
system.l2.replacements                         175569                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       199813                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           199813                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       199813                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       199813                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2096                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2096                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2096                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2096                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        33244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33244                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        58408                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58408                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data        91652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.637280                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.637280                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.510638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510638                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.switch_cpus.data       141103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            141103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       115286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          115286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.449653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.449653                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                      830165                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    191953                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.324835                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.487848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    54.282843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 16295.229308                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.994582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8943                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4204                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5779793                       # Number of tag accesses
system.l2.tags.data_accesses                  5779793                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        76800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11116416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11193216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        76800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         76800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3799616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3799616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       173694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              174894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        59369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              59369                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1776796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    257182315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             258959111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1776796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1776796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87905494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87905494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87905494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1776796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    257182315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            346864605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16597967520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16597967520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        383.999998                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43223874000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16597967520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16597967520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        383.999998                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43223874000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::OFF    43223874000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     49866403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         49866403                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     49866403                       # number of overall hits
system.cpu.icache.overall_hits::total        49866403                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         2350                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2350                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2350                       # number of overall misses
system.cpu.icache.overall_misses::total          2350                       # number of overall misses
system.cpu.icache.demand_accesses::.switch_cpus.inst     49868753                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     49868753                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     49868753                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     49868753                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2096                       # number of writebacks
system.cpu.icache.writebacks::total              2096                       # number of writebacks
system.cpu.icache.replacements                   2096                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     49866403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        49866403                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2350                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2350                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     49868753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     49868753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           336.675108                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            66253462                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2603                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25452.732232                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.341323                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   335.333785                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.002620                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.654949                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.657569                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          99739856                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         99739856                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     27727215                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27727215                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     27731055                       # number of overall hits
system.cpu.dcache.overall_hits::total        27731055                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       344201                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         344201                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       348041                       # number of overall misses
system.cpu.dcache.overall_misses::total        348041                       # number of overall misses
system.cpu.dcache.demand_accesses::.switch_cpus.data     28071416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     28071416                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     28079096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     28079096                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.012262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012262                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.012395                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012395                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       199813                       # number of writebacks
system.cpu.dcache.writebacks::total            199813                       # number of writebacks
system.cpu.dcache.replacements                 348041                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21504729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21504729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       252549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21757278                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21757278                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011608                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6222486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6222486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        91652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        91652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6314138                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6314138                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014515                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014515                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         3840                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3840                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3840                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3840                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         7680                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         7680                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43223874000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            28740235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            349065                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.334909                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          682                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          56506233                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         56506233                       # Number of data accesses

---------- End Simulation Statistics   ----------
