; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_abs_min_sub_sum_21(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !10
  %7 = shl i32 %6, 5, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = lshr i32 %8, 5, !dbg !12
  %10 = and i32 %9, 7, !dbg !12
  %11 = or disjoint i32 %10, 8, !dbg !12
  %12 = or disjoint i32 %10, 16, !dbg !12
  %13 = or disjoint i32 %10, 24, !dbg !12
  %14 = and i32 %8, 31, !dbg !12
  %15 = or disjoint i32 %7, %10, !dbg !13
  %16 = or disjoint i32 %7, %11, !dbg !13
  %17 = or disjoint i32 %7, %12, !dbg !13
  %18 = or disjoint i32 %7, %13, !dbg !13
  %19 = or disjoint i32 %7, %14, !dbg !13
  %20 = icmp slt i32 %15, 64, !dbg !14
  %21 = icmp slt i32 %16, 64, !dbg !14
  %22 = icmp slt i32 %17, 64, !dbg !14
  %23 = icmp slt i32 %18, 64, !dbg !14
  %24 = icmp slt i32 %19, 64, !dbg !14
  %25 = icmp samesign ult i32 %14, 25, !dbg !15
  %.frozen = freeze i32 %15, !dbg !16
  %26 = sdiv i32 %.frozen, 16, !dbg !16
  %27 = mul i32 %26, 16, !dbg !17
  %.decomposed = sub i32 %.frozen, %27, !dbg !17
  %.frozen4 = freeze i32 %16, !dbg !16
  %28 = sdiv i32 %.frozen4, 16, !dbg !16
  %29 = mul i32 %28, 16, !dbg !17
  %.decomposed5 = sub i32 %.frozen4, %29, !dbg !17
  %.frozen6 = freeze i32 %17, !dbg !16
  %30 = sdiv i32 %.frozen6, 16, !dbg !16
  %31 = mul i32 %30, 16, !dbg !17
  %.decomposed7 = sub i32 %.frozen6, %31, !dbg !17
  %.frozen8 = freeze i32 %18, !dbg !16
  %32 = sdiv i32 %.frozen8, 16, !dbg !16
  %33 = mul i32 %32, 16, !dbg !17
  %.decomposed9 = sub i32 %.frozen8, %33, !dbg !17
  %34 = mul nsw i32 %.decomposed, 25, !dbg !18
  %35 = mul nsw i32 %.decomposed5, 25, !dbg !18
  %36 = mul nsw i32 %.decomposed7, 25, !dbg !18
  %37 = mul nsw i32 %.decomposed9, 25, !dbg !18
  %38 = mul i32 %26, 1600, !dbg !19
  %39 = mul i32 %28, 1600, !dbg !19
  %40 = mul i32 %30, 1600, !dbg !19
  %41 = mul i32 %32, 1600, !dbg !19
  %42 = add i32 %38, %34, !dbg !20
  %43 = add i32 %42, %14, !dbg !21
  %44 = add i32 %39, %35, !dbg !20
  %45 = add i32 %44, %14, !dbg !21
  %46 = add i32 %40, %36, !dbg !20
  %47 = add i32 %46, %14, !dbg !21
  %48 = add i32 %41, %37, !dbg !20
  %49 = add i32 %48, %14, !dbg !21
  %50 = sext i32 %43 to i64, !dbg !22
  %51 = getelementptr float, ptr addrspace(1) %0, i64 %50, !dbg !22
  %52 = sext i32 %45 to i64, !dbg !22
  %53 = getelementptr float, ptr addrspace(1) %0, i64 %52, !dbg !22
  %54 = sext i32 %47 to i64, !dbg !22
  %55 = getelementptr float, ptr addrspace(1) %0, i64 %54, !dbg !22
  %56 = sext i32 %49 to i64, !dbg !22
  %57 = getelementptr float, ptr addrspace(1) %0, i64 %56, !dbg !22
  %58 = and i1 %25, %20, !dbg !23
  %59 = and i1 %25, %21, !dbg !23
  %60 = and i1 %25, %22, !dbg !23
  %61 = and i1 %25, %23, !dbg !23
  %62 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %51, i1 %58, i32 0, i1 %58) #4, !dbg !24
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %53, i1 %59, i32 0, i1 %59) #4, !dbg !24
  %64 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %55, i1 %60, i32 0, i1 %60) #4, !dbg !24
  %65 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %57, i1 %61, i32 0, i1 %61) #4, !dbg !24
  %66 = shl i32 %26, 6, !dbg !25
  %67 = shl i32 %28, 6, !dbg !25
  %68 = shl i32 %30, 6, !dbg !25
  %69 = shl i32 %32, 6, !dbg !25
  %70 = add i32 %66, %.decomposed, !dbg !26
  %71 = add i32 %67, %.decomposed5, !dbg !26
  %72 = add i32 %68, %.decomposed7, !dbg !26
  %73 = add i32 %69, %.decomposed9, !dbg !26
  %74 = sext i32 %70 to i64, !dbg !27
  %75 = getelementptr float, ptr addrspace(1) %1, i64 %74, !dbg !27
  %76 = sext i32 %71 to i64, !dbg !27
  %77 = getelementptr float, ptr addrspace(1) %1, i64 %76, !dbg !27
  %78 = sext i32 %72 to i64, !dbg !27
  %79 = getelementptr float, ptr addrspace(1) %1, i64 %78, !dbg !27
  %80 = sext i32 %73 to i64, !dbg !27
  %81 = getelementptr float, ptr addrspace(1) %1, i64 %80, !dbg !27
  %82 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %75, i1 %20) #4, !dbg !28
  %83 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 %21) #4, !dbg !28
  %84 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %79, i1 %22) #4, !dbg !28
  %85 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %81, i1 %23) #4, !dbg !28
  %86 = add nuw nsw i32 %14, 400, !dbg !29
  %87 = add i32 %42, %86, !dbg !30
  %88 = add i32 %44, %86, !dbg !30
  %89 = add i32 %46, %86, !dbg !30
  %90 = add i32 %48, %86, !dbg !30
  %91 = sext i32 %87 to i64, !dbg !31
  %92 = getelementptr float, ptr addrspace(1) %0, i64 %91, !dbg !31
  %93 = sext i32 %88 to i64, !dbg !31
  %94 = getelementptr float, ptr addrspace(1) %0, i64 %93, !dbg !31
  %95 = sext i32 %89 to i64, !dbg !31
  %96 = getelementptr float, ptr addrspace(1) %0, i64 %95, !dbg !31
  %97 = sext i32 %90 to i64, !dbg !31
  %98 = getelementptr float, ptr addrspace(1) %0, i64 %97, !dbg !31
  %99 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %92, i1 %58, i32 0, i1 %58) #4, !dbg !32
  %100 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %94, i1 %59, i32 0, i1 %59) #4, !dbg !32
  %101 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %96, i1 %60, i32 0, i1 %60) #4, !dbg !32
  %102 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %98, i1 %61, i32 0, i1 %61) #4, !dbg !32
  %103 = add i32 %70, 16, !dbg !33
  %104 = add i32 %71, 16, !dbg !33
  %105 = add i32 %72, 16, !dbg !33
  %106 = add i32 %73, 16, !dbg !33
  %107 = sext i32 %103 to i64, !dbg !34
  %108 = getelementptr float, ptr addrspace(1) %1, i64 %107, !dbg !34
  %109 = sext i32 %104 to i64, !dbg !34
  %110 = getelementptr float, ptr addrspace(1) %1, i64 %109, !dbg !34
  %111 = sext i32 %105 to i64, !dbg !34
  %112 = getelementptr float, ptr addrspace(1) %1, i64 %111, !dbg !34
  %113 = sext i32 %106 to i64, !dbg !34
  %114 = getelementptr float, ptr addrspace(1) %1, i64 %113, !dbg !34
  %115 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %108, i1 %20) #4, !dbg !35
  %116 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %110, i1 %21) #4, !dbg !35
  %117 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %112, i1 %22) #4, !dbg !35
  %118 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %114, i1 %23) #4, !dbg !35
  %119 = or disjoint i32 %14, 800, !dbg !36
  %120 = add i32 %42, %119, !dbg !37
  %121 = add i32 %44, %119, !dbg !37
  %122 = add i32 %46, %119, !dbg !37
  %123 = add i32 %48, %119, !dbg !37
  %124 = sext i32 %120 to i64, !dbg !38
  %125 = getelementptr float, ptr addrspace(1) %0, i64 %124, !dbg !38
  %126 = sext i32 %121 to i64, !dbg !38
  %127 = getelementptr float, ptr addrspace(1) %0, i64 %126, !dbg !38
  %128 = sext i32 %122 to i64, !dbg !38
  %129 = getelementptr float, ptr addrspace(1) %0, i64 %128, !dbg !38
  %130 = sext i32 %123 to i64, !dbg !38
  %131 = getelementptr float, ptr addrspace(1) %0, i64 %130, !dbg !38
  %132 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %125, i1 %58, i32 0, i1 %58) #4, !dbg !39
  %133 = bitcast i32 %132 to float, !dbg !39
  %134 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %127, i1 %59, i32 0, i1 %59) #4, !dbg !39
  %135 = bitcast i32 %134 to float, !dbg !39
  %136 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %129, i1 %60, i32 0, i1 %60) #4, !dbg !39
  %137 = bitcast i32 %136 to float, !dbg !39
  %138 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %131, i1 %61, i32 0, i1 %61) #4, !dbg !39
  %139 = bitcast i32 %138 to float, !dbg !39
  %140 = add i32 %70, 32, !dbg !40
  %141 = add i32 %71, 32, !dbg !40
  %142 = add i32 %72, 32, !dbg !40
  %143 = add i32 %73, 32, !dbg !40
  %144 = sext i32 %140 to i64, !dbg !41
  %145 = getelementptr float, ptr addrspace(1) %1, i64 %144, !dbg !41
  %146 = sext i32 %141 to i64, !dbg !41
  %147 = getelementptr float, ptr addrspace(1) %1, i64 %146, !dbg !41
  %148 = sext i32 %142 to i64, !dbg !41
  %149 = getelementptr float, ptr addrspace(1) %1, i64 %148, !dbg !41
  %150 = sext i32 %143 to i64, !dbg !41
  %151 = getelementptr float, ptr addrspace(1) %1, i64 %150, !dbg !41
  %152 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %145, i1 %20) #4, !dbg !42
  %153 = bitcast i32 %152 to float, !dbg !42
  %154 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %147, i1 %21) #4, !dbg !42
  %155 = bitcast i32 %154 to float, !dbg !42
  %156 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %149, i1 %22) #4, !dbg !42
  %157 = bitcast i32 %156 to float, !dbg !42
  %158 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %151, i1 %23) #4, !dbg !42
  %159 = bitcast i32 %158 to float, !dbg !42
  %160 = add nuw nsw i32 %14, 1200, !dbg !43
  %161 = add i32 %42, %160, !dbg !44
  %162 = add i32 %44, %160, !dbg !44
  %163 = add i32 %46, %160, !dbg !44
  %164 = add i32 %48, %160, !dbg !44
  %165 = sext i32 %161 to i64, !dbg !45
  %166 = getelementptr float, ptr addrspace(1) %0, i64 %165, !dbg !45
  %167 = sext i32 %162 to i64, !dbg !45
  %168 = getelementptr float, ptr addrspace(1) %0, i64 %167, !dbg !45
  %169 = sext i32 %163 to i64, !dbg !45
  %170 = getelementptr float, ptr addrspace(1) %0, i64 %169, !dbg !45
  %171 = sext i32 %164 to i64, !dbg !45
  %172 = getelementptr float, ptr addrspace(1) %0, i64 %171, !dbg !45
  %173 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %166, i1 %58, i32 0, i1 %58) #4, !dbg !46
  %174 = bitcast i32 %173 to float, !dbg !46
  %175 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %168, i1 %59, i32 0, i1 %59) #4, !dbg !46
  %176 = bitcast i32 %175 to float, !dbg !46
  %177 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %170, i1 %60, i32 0, i1 %60) #4, !dbg !46
  %178 = bitcast i32 %177 to float, !dbg !46
  %179 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %172, i1 %61, i32 0, i1 %61) #4, !dbg !46
  %180 = bitcast i32 %179 to float, !dbg !46
  %181 = add i32 %70, 48, !dbg !47
  %182 = add i32 %71, 48, !dbg !47
  %183 = add i32 %72, 48, !dbg !47
  %184 = add i32 %73, 48, !dbg !47
  %185 = sext i32 %181 to i64, !dbg !48
  %186 = getelementptr float, ptr addrspace(1) %1, i64 %185, !dbg !48
  %187 = sext i32 %182 to i64, !dbg !48
  %188 = getelementptr float, ptr addrspace(1) %1, i64 %187, !dbg !48
  %189 = sext i32 %183 to i64, !dbg !48
  %190 = getelementptr float, ptr addrspace(1) %1, i64 %189, !dbg !48
  %191 = sext i32 %184 to i64, !dbg !48
  %192 = getelementptr float, ptr addrspace(1) %1, i64 %191, !dbg !48
  %193 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %186, i1 %20) #4, !dbg !49
  %194 = bitcast i32 %193 to float, !dbg !49
  %195 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %188, i1 %21) #4, !dbg !49
  %196 = bitcast i32 %195 to float, !dbg !49
  %197 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %190, i1 %22) #4, !dbg !49
  %198 = bitcast i32 %197 to float, !dbg !49
  %199 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %192, i1 %23) #4, !dbg !49
  %200 = bitcast i32 %199 to float, !dbg !49
  %201 = insertelement <2 x i32> poison, i32 %62, i64 0, !dbg !24
  %202 = insertelement <2 x i32> %201, i32 %99, i64 1, !dbg !24
  %203 = bitcast <2 x i32> %202 to <2 x float>, !dbg !24
  %204 = insertelement <2 x i32> poison, i32 %82, i64 0, !dbg !28
  %205 = insertelement <2 x i32> %204, i32 %115, i64 1, !dbg !28
  %206 = bitcast <2 x i32> %205 to <2 x float>, !dbg !28
  %207 = fsub <2 x float> %203, %206, !dbg !50
  %208 = tail call <2 x float> @llvm.fabs.v2f32(<2 x float> %207), !dbg !51
  %209 = insertelement <2 x i32> poison, i32 %63, i64 0, !dbg !24
  %210 = insertelement <2 x i32> %209, i32 %100, i64 1, !dbg !24
  %211 = bitcast <2 x i32> %210 to <2 x float>, !dbg !24
  %212 = insertelement <2 x i32> poison, i32 %83, i64 0, !dbg !28
  %213 = insertelement <2 x i32> %212, i32 %116, i64 1, !dbg !28
  %214 = bitcast <2 x i32> %213 to <2 x float>, !dbg !28
  %215 = fsub <2 x float> %211, %214, !dbg !50
  %216 = tail call <2 x float> @llvm.fabs.v2f32(<2 x float> %215), !dbg !51
  %217 = insertelement <2 x i32> poison, i32 %64, i64 0, !dbg !24
  %218 = insertelement <2 x i32> %217, i32 %101, i64 1, !dbg !24
  %219 = bitcast <2 x i32> %218 to <2 x float>, !dbg !24
  %220 = insertelement <2 x i32> poison, i32 %84, i64 0, !dbg !28
  %221 = insertelement <2 x i32> %220, i32 %117, i64 1, !dbg !28
  %222 = bitcast <2 x i32> %221 to <2 x float>, !dbg !28
  %223 = fsub <2 x float> %219, %222, !dbg !50
  %224 = tail call <2 x float> @llvm.fabs.v2f32(<2 x float> %223), !dbg !51
  %225 = insertelement <2 x i32> poison, i32 %65, i64 0, !dbg !24
  %226 = insertelement <2 x i32> %225, i32 %102, i64 1, !dbg !24
  %227 = bitcast <2 x i32> %226 to <2 x float>, !dbg !24
  %228 = insertelement <2 x i32> poison, i32 %85, i64 0, !dbg !28
  %229 = insertelement <2 x i32> %228, i32 %118, i64 1, !dbg !28
  %230 = bitcast <2 x i32> %229 to <2 x float>, !dbg !28
  %231 = fsub <2 x float> %227, %230, !dbg !50
  %232 = tail call <2 x float> @llvm.fabs.v2f32(<2 x float> %231), !dbg !51
  %shift = shufflevector <2 x float> %208, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !52
  %233 = fadd <2 x float> %208, %shift, !dbg !52
  %234 = extractelement <2 x float> %233, i64 0, !dbg !52
  %shift1 = shufflevector <2 x float> %216, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !52
  %235 = fadd <2 x float> %216, %shift1, !dbg !52
  %236 = extractelement <2 x float> %235, i64 0, !dbg !52
  %shift2 = shufflevector <2 x float> %224, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !52
  %237 = fadd <2 x float> %224, %shift2, !dbg !52
  %238 = extractelement <2 x float> %237, i64 0, !dbg !52
  %shift3 = shufflevector <2 x float> %232, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !52
  %239 = fadd <2 x float> %232, %shift3, !dbg !52
  %240 = extractelement <2 x float> %239, i64 0, !dbg !52
  %241 = fsub float %133, %153, !dbg !53
  %242 = fsub float %135, %155, !dbg !53
  %243 = fsub float %137, %157, !dbg !53
  %244 = fsub float %139, %159, !dbg !53
  %245 = tail call float @llvm.fabs.f32(float %241), !dbg !54
  %246 = tail call float @llvm.fabs.f32(float %242), !dbg !54
  %247 = tail call float @llvm.fabs.f32(float %243), !dbg !54
  %248 = tail call float @llvm.fabs.f32(float %244), !dbg !54
  %249 = fadd float %234, %245, !dbg !55
  %250 = fadd float %236, %246, !dbg !55
  %251 = fadd float %238, %247, !dbg !55
  %252 = fadd float %240, %248, !dbg !55
  %253 = fsub float %174, %194, !dbg !56
  %254 = fsub float %176, %196, !dbg !56
  %255 = fsub float %178, %198, !dbg !56
  %256 = fsub float %180, %200, !dbg !56
  %257 = tail call float @llvm.fabs.f32(float %253), !dbg !57
  %258 = tail call float @llvm.fabs.f32(float %254), !dbg !57
  %259 = tail call float @llvm.fabs.f32(float %255), !dbg !57
  %260 = tail call float @llvm.fabs.f32(float %256), !dbg !57
  %261 = fadd float %249, %257, !dbg !58
  %262 = fadd float %250, %258, !dbg !58
  %263 = fadd float %251, %259, !dbg !58
  %264 = fadd float %252, %260, !dbg !58
  %265 = select i1 %58, float %261, float 0x7FF0000000000000, !dbg !59
  %266 = select i1 %59, float %262, float 0x7FF0000000000000, !dbg !59
  %267 = select i1 %60, float %263, float 0x7FF0000000000000, !dbg !59
  %268 = select i1 %61, float %264, float 0x7FF0000000000000, !dbg !59
  %269 = bitcast float %265 to i32, !dbg !60
  %270 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %269, i32 16, i32 31), !dbg !60
  %271 = bitcast i32 %270 to float, !dbg !60
  %272 = fcmp olt float %265, %271, !dbg !64
  %273 = fcmp uno float %265, 0.000000e+00, !dbg !66
  %274 = or i1 %272, %273, !dbg !67
  %275 = select i1 %274, float %265, float %271, !dbg !68
  %276 = bitcast float %275 to i32, !dbg !60
  %277 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %276, i32 8, i32 31), !dbg !60
  %278 = bitcast i32 %277 to float, !dbg !60
  %279 = fcmp olt float %275, %278, !dbg !64
  %280 = fcmp uno float %275, 0.000000e+00, !dbg !66
  %281 = or i1 %279, %280, !dbg !67
  %282 = select i1 %281, float %275, float %278, !dbg !68
  %283 = bitcast float %282 to i32, !dbg !60
  %284 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %283, i32 4, i32 31), !dbg !60
  %285 = bitcast i32 %284 to float, !dbg !60
  %286 = fcmp olt float %282, %285, !dbg !64
  %287 = fcmp uno float %282, 0.000000e+00, !dbg !66
  %288 = or i1 %286, %287, !dbg !67
  %289 = select i1 %288, float %282, float %285, !dbg !68
  %290 = bitcast float %289 to i32, !dbg !60
  %291 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %290, i32 2, i32 31), !dbg !60
  %292 = bitcast i32 %291 to float, !dbg !60
  %293 = fcmp olt float %289, %292, !dbg !64
  %294 = fcmp uno float %289, 0.000000e+00, !dbg !66
  %295 = or i1 %293, %294, !dbg !67
  %296 = select i1 %295, float %289, float %292, !dbg !68
  %297 = bitcast float %296 to i32, !dbg !60
  %298 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %297, i32 1, i32 31), !dbg !60
  %299 = bitcast i32 %298 to float, !dbg !60
  %300 = fcmp olt float %296, %299, !dbg !64
  %301 = fcmp uno float %296, 0.000000e+00, !dbg !66
  %302 = or i1 %300, %301, !dbg !67
  %303 = bitcast float %266 to i32, !dbg !60
  %304 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %303, i32 16, i32 31), !dbg !60
  %305 = bitcast i32 %304 to float, !dbg !60
  %306 = fcmp olt float %266, %305, !dbg !64
  %307 = fcmp uno float %266, 0.000000e+00, !dbg !66
  %308 = or i1 %307, %306, !dbg !67
  %309 = select i1 %308, float %266, float %305, !dbg !68
  %310 = bitcast float %309 to i32, !dbg !60
  %311 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %310, i32 8, i32 31), !dbg !60
  %312 = bitcast i32 %311 to float, !dbg !60
  %313 = fcmp olt float %309, %312, !dbg !64
  %314 = fcmp uno float %309, 0.000000e+00, !dbg !66
  %315 = or i1 %313, %314, !dbg !67
  %316 = select i1 %315, float %309, float %312, !dbg !68
  %317 = bitcast float %316 to i32, !dbg !60
  %318 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %317, i32 4, i32 31), !dbg !60
  %319 = bitcast i32 %318 to float, !dbg !60
  %320 = fcmp olt float %316, %319, !dbg !64
  %321 = fcmp uno float %316, 0.000000e+00, !dbg !66
  %322 = or i1 %320, %321, !dbg !67
  %323 = select i1 %322, float %316, float %319, !dbg !68
  %324 = bitcast float %323 to i32, !dbg !60
  %325 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %324, i32 2, i32 31), !dbg !60
  %326 = bitcast i32 %325 to float, !dbg !60
  %327 = fcmp olt float %323, %326, !dbg !64
  %328 = fcmp uno float %323, 0.000000e+00, !dbg !66
  %329 = or i1 %327, %328, !dbg !67
  %330 = select i1 %329, float %323, float %326, !dbg !68
  %331 = bitcast float %330 to i32, !dbg !60
  %332 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %331, i32 1, i32 31), !dbg !60
  %333 = bitcast i32 %332 to float, !dbg !60
  %334 = fcmp olt float %330, %333, !dbg !64
  %335 = fcmp uno float %330, 0.000000e+00, !dbg !66
  %336 = or i1 %334, %335, !dbg !67
  %337 = bitcast float %267 to i32, !dbg !60
  %338 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %337, i32 16, i32 31), !dbg !60
  %339 = bitcast i32 %338 to float, !dbg !60
  %340 = fcmp olt float %267, %339, !dbg !64
  %341 = fcmp uno float %267, 0.000000e+00, !dbg !66
  %342 = or i1 %341, %340, !dbg !67
  %343 = select i1 %342, float %267, float %339, !dbg !68
  %344 = bitcast float %343 to i32, !dbg !60
  %345 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %344, i32 8, i32 31), !dbg !60
  %346 = bitcast i32 %345 to float, !dbg !60
  %347 = fcmp olt float %343, %346, !dbg !64
  %348 = fcmp uno float %343, 0.000000e+00, !dbg !66
  %349 = or i1 %347, %348, !dbg !67
  %350 = select i1 %349, float %343, float %346, !dbg !68
  %351 = bitcast float %350 to i32, !dbg !60
  %352 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %351, i32 4, i32 31), !dbg !60
  %353 = bitcast i32 %352 to float, !dbg !60
  %354 = fcmp olt float %350, %353, !dbg !64
  %355 = fcmp uno float %350, 0.000000e+00, !dbg !66
  %356 = or i1 %354, %355, !dbg !67
  %357 = select i1 %356, float %350, float %353, !dbg !68
  %358 = bitcast float %357 to i32, !dbg !60
  %359 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %358, i32 2, i32 31), !dbg !60
  %360 = bitcast i32 %359 to float, !dbg !60
  %361 = fcmp olt float %357, %360, !dbg !64
  %362 = fcmp uno float %357, 0.000000e+00, !dbg !66
  %363 = or i1 %361, %362, !dbg !67
  %364 = select i1 %363, float %357, float %360, !dbg !68
  %365 = bitcast float %364 to i32, !dbg !60
  %366 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %365, i32 1, i32 31), !dbg !60
  %367 = bitcast i32 %366 to float, !dbg !60
  %368 = fcmp olt float %364, %367, !dbg !64
  %369 = fcmp uno float %364, 0.000000e+00, !dbg !66
  %370 = or i1 %368, %369, !dbg !67
  %371 = bitcast float %268 to i32, !dbg !60
  %372 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %371, i32 16, i32 31), !dbg !60
  %373 = bitcast i32 %372 to float, !dbg !60
  %374 = fcmp olt float %268, %373, !dbg !64
  %375 = fcmp uno float %268, 0.000000e+00, !dbg !66
  %376 = or i1 %375, %374, !dbg !67
  %377 = select i1 %376, float %268, float %373, !dbg !68
  %378 = bitcast float %377 to i32, !dbg !60
  %379 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %378, i32 8, i32 31), !dbg !60
  %380 = bitcast i32 %379 to float, !dbg !60
  %381 = fcmp olt float %377, %380, !dbg !64
  %382 = fcmp uno float %377, 0.000000e+00, !dbg !66
  %383 = or i1 %381, %382, !dbg !67
  %384 = select i1 %383, float %377, float %380, !dbg !68
  %385 = bitcast float %384 to i32, !dbg !60
  %386 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %385, i32 4, i32 31), !dbg !60
  %387 = bitcast i32 %386 to float, !dbg !60
  %388 = fcmp olt float %384, %387, !dbg !64
  %389 = fcmp uno float %384, 0.000000e+00, !dbg !66
  %390 = or i1 %388, %389, !dbg !67
  %391 = select i1 %390, float %384, float %387, !dbg !68
  %392 = bitcast float %391 to i32, !dbg !60
  %393 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %392, i32 2, i32 31), !dbg !60
  %394 = bitcast i32 %393 to float, !dbg !60
  %395 = fcmp olt float %391, %394, !dbg !64
  %396 = fcmp uno float %391, 0.000000e+00, !dbg !66
  %397 = or i1 %395, %396, !dbg !67
  %398 = select i1 %397, float %391, float %394, !dbg !68
  %399 = bitcast float %398 to i32, !dbg !60
  %400 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %399, i32 1, i32 31), !dbg !60
  %401 = bitcast i32 %400 to float, !dbg !60
  %402 = fcmp olt float %398, %401, !dbg !64
  %403 = fcmp uno float %398, 0.000000e+00, !dbg !66
  %404 = or i1 %402, %403, !dbg !67
  %405 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %10, !dbg !69
  %406 = select i1 %302, i32 %297, i32 %298, !dbg !68
  %407 = insertelement <1 x i32> poison, i32 %406, i64 0, !dbg !69
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %405, <1 x i32> %407, i1 true) #4, !dbg !69
  %408 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %11, !dbg !69
  %409 = select i1 %336, i32 %331, i32 %332, !dbg !68
  %410 = insertelement <1 x i32> poison, i32 %409, i64 0, !dbg !69
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %408, <1 x i32> %410, i1 true) #4, !dbg !69
  %411 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %12, !dbg !69
  %412 = select i1 %370, i32 %365, i32 %366, !dbg !68
  %413 = insertelement <1 x i32> poison, i32 %412, i64 0, !dbg !69
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %411, <1 x i32> %413, i1 true) #4, !dbg !69
  %414 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %13, !dbg !69
  %415 = select i1 %404, i32 %399, i32 %400, !dbg !68
  %416 = insertelement <1 x i32> poison, i32 %415, i64 0, !dbg !69
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %414, <1 x i32> %416, i1 true) #4, !dbg !69
  tail call void @llvm.nvvm.barrier0(), !dbg !69
  %417 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %14, !dbg !69
  %418 = load i32, ptr addrspace(3) %417, align 4, !dbg !69
  %419 = sext i32 %19 to i64, !dbg !70
  %420 = getelementptr float, ptr addrspace(1) %2, i64 %419, !dbg !70
  %421 = and i32 %8, 224, !dbg !71
  %422 = icmp eq i32 %421, 0, !dbg !71
  %423 = and i1 %422, %24, !dbg !71
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %418, ptr addrspace(1) %420, i1 %423) #4, !dbg !71
  ret void, !dbg !72
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.fabs.f32(float) #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare <2 x float> @llvm.fabs.v2f32(<2 x float>) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cj3kpyfkc3u46cfbwlve2ggkj55b36r5tltaxutdhxbinrhfzoj4.py", directory: "inductor_cache/j3")
!4 = !{ptr @triton_per_fused_abs_min_sub_sum_21, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_abs_min_sub_sum_21, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_abs_min_sub_sum_21", linkageName: "triton_per_fused_abs_min_sub_sum_21", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 28, column: 21, scope: !7)
!16 = !DILocation(line: 31, column: 19, scope: !7)
!17 = !DILocation(line: 30, column: 19, scope: !7)
!18 = !DILocation(line: 33, column: 38, scope: !7)
!19 = !DILocation(line: 33, column: 48, scope: !7)
!20 = !DILocation(line: 33, column: 35, scope: !7)
!21 = !DILocation(line: 33, column: 43, scope: !7)
!22 = !DILocation(line: 33, column: 30, scope: !7)
!23 = !DILocation(line: 33, column: 61, scope: !7)
!24 = !DILocation(line: 33, column: 53, scope: !7)
!25 = !DILocation(line: 34, column: 38, scope: !7)
!26 = !DILocation(line: 34, column: 35, scope: !7)
!27 = !DILocation(line: 34, column: 30, scope: !7)
!28 = !DILocation(line: 34, column: 43, scope: !7)
!29 = !DILocation(line: 35, column: 36, scope: !7)
!30 = !DILocation(line: 35, column: 49, scope: !7)
!31 = !DILocation(line: 35, column: 30, scope: !7)
!32 = !DILocation(line: 35, column: 59, scope: !7)
!33 = !DILocation(line: 36, column: 40, scope: !7)
!34 = !DILocation(line: 36, column: 30, scope: !7)
!35 = !DILocation(line: 36, column: 48, scope: !7)
!36 = !DILocation(line: 37, column: 36, scope: !7)
!37 = !DILocation(line: 37, column: 49, scope: !7)
!38 = !DILocation(line: 37, column: 30, scope: !7)
!39 = !DILocation(line: 37, column: 59, scope: !7)
!40 = !DILocation(line: 38, column: 41, scope: !7)
!41 = !DILocation(line: 38, column: 31, scope: !7)
!42 = !DILocation(line: 38, column: 49, scope: !7)
!43 = !DILocation(line: 39, column: 38, scope: !7)
!44 = !DILocation(line: 39, column: 51, scope: !7)
!45 = !DILocation(line: 39, column: 31, scope: !7)
!46 = !DILocation(line: 39, column: 61, scope: !7)
!47 = !DILocation(line: 40, column: 41, scope: !7)
!48 = !DILocation(line: 40, column: 31, scope: !7)
!49 = !DILocation(line: 40, column: 49, scope: !7)
!50 = !DILocation(line: 41, column: 18, scope: !7)
!51 = !DILocation(line: 42, column: 23, scope: !7)
!52 = !DILocation(line: 45, column: 18, scope: !7)
!53 = !DILocation(line: 46, column: 19, scope: !7)
!54 = !DILocation(line: 47, column: 24, scope: !7)
!55 = !DILocation(line: 48, column: 19, scope: !7)
!56 = !DILocation(line: 49, column: 20, scope: !7)
!57 = !DILocation(line: 50, column: 24, scope: !7)
!58 = !DILocation(line: 51, column: 20, scope: !7)
!59 = !DILocation(line: 53, column: 43, scope: !7)
!60 = !DILocation(line: 126, column: 29, scope: !61, inlinedAt: !63)
!61 = distinct !DILexicalBlockFile(scope: !7, file: !62, discriminator: 0)
!62 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!63 = !DILocation(line: 54, column: 39, scope: !7)
!64 = !DILocation(line: 110, column: 15, scope: !65, inlinedAt: !63)
!65 = distinct !DILexicalBlockFile(scope: !61, file: !62, discriminator: 0)
!66 = !DILocation(line: 112, column: 21, scope: !65, inlinedAt: !63)
!67 = !DILocation(line: 112, column: 16, scope: !65, inlinedAt: !63)
!68 = !DILocation(line: 113, column: 29, scope: !65, inlinedAt: !63)
!69 = !DILocation(line: 54, column: 42, scope: !7)
!70 = !DILocation(line: 55, column: 25, scope: !7)
!71 = !DILocation(line: 55, column: 37, scope: !7)
!72 = !DILocation(line: 55, column: 4, scope: !7)
