module TopModule (
    input        clk,
    input        load,
    input  [1:0] ena,
    input  [99:0] data,
    output [99:0] q
);

    reg [99:0] q;

    always @(posedge clk) begin
        if (load) begin
            q <= data;
        end else begin
            case (ena)
                2'b01: q <= {q[0], q[99:1]};   // rotate right by 1
                2'b10: q <= {q[98:0], q[99]};  // rotate left by 1
                default: q <= q;               // no rotate
            endcase
        end
    end

endmodule
