<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: source/hal/driver/Artery/AT32F402_405/common/spi/spi.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="pages.html"><span>相关页面</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>命名空间</span></a></li>
      <li><a href="annotated.html"><span>结构体</span></a></li>
      <li class="current"><a href="files.html"><span>文件</span></a></li>
      <li><a href="examples.html"><span>示例</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>文件列表</span></a></li>
      <li><a href="globals.html"><span>全局定义</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_e31421c8d11a714f997d94dfd878485b.html">hal</a></li><li class="navelem"><a class="el" href="dir_25d0b491454d9cd33ec551022795e759.html">driver</a></li><li class="navelem"><a class="el" href="dir_e347ebbf9c2e97072cc576cfce030776.html">Artery</a></li><li class="navelem"><a class="el" href="dir_72dd46d14876582dbd9d8e60985606a4.html">AT32F402_405</a></li><li class="navelem"><a class="el" href="dir_92bf4ea206a0b0b297898137ec3f6de1.html">common</a></li><li class="navelem"><a class="el" href="dir_dc2ca6022d682772638c05effd6d9be8.html">spi</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">spi.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html">浏览该文件的文档.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*****************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *   Copyright(C)2009-2022 by VSF Team                                       *</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *  Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);          *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *  you may not use this file except in compliance with the License.         *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *  You may obtain a copy of the License at                                  *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0                            *</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *  Unless required by applicable law or agreed to in writing, software      *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *  distributed under the License is distributed on an &quot;AS IS&quot; BASIS,        *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *  See the License for the specific language governing permissions and      *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> *  limitations under the License.                                           *</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#ifndef __HAL_DRIVER_ARTERY_AT32F402_405_SPI_H__</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#define __HAL_DRIVER_ARTERY_AT32F402_405_SPI_H__</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/*============================ INCLUDES ======================================*/</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="vsf__hal__cfg_8h.html">hal/vsf_hal_cfg.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#if VSF_HAL_USE_SPI == ENABLED</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">// HW/IPCore</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="vsf__template__hal__driver_8h.html">hal/driver/common/template/vsf_template_hal_driver.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// HW/IPCore end</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/*\note Refer to template/README.md for usage cases.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> *      For peripheral drivers, blackbox mode is recommended but not required, reimplementation part MUST be open.</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> *      For IPCore drivers, class structure, MULTI_CLASS configuration, reimplementation and class APIs should be open to user.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> *      For emulated drivers, **** No reimplementation ****.</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/*\note Includes CAN ONLY be put here. */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/*\note If current header is for a peripheral driver(hw driver), and inherit from an IPCore driver, include IPCore header here. */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/*============================ MACROS ========================================*/</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">// HW</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/*\note hw SPI driver can reimplement following types:</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> *      To enable reimplementation, please enable macro below:</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> *          VSF_SPI_CFG_REIMPLEMENT_TYPE_MODE for vsf_spi_mode_t</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> *          VSF_SPI_CFG_REIMPLEMENT_TYPE_STATUS for vsf_spi_status_t</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> *          VSF_SPI_CFG_REIMPLEMENT_TYPE_IRQ_MASK for vsf_spi_irq_mask_t</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> *          VSF_SPI_CFG_REIMPLEMENT_TYPE_CTRL for vsf_spi_ctrl_t</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> *          VSF_SPI_CFG_REIMPLEMENT_TYPE_CFG for vsf_spi_cfg_t</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> *          VSF_SPI_CFG_REIMPLEMENT_TYPE_CAPABILITY for vsf_spi_capability_t</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> *      Reimplementation is used for optimization hw/IPCore drivers, reimplement the bit mask according to hw registers.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> *      *** DO NOT reimplement these in emulated drivers. ***</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a0c39213b460fa752cdca560fac7066ae">   62</a></span><span class="preprocessor">#define VSF_SPI_CFG_REIMPLEMENT_TYPE_MODE       ENABLED</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a0a731816635966cdecd8c5ed2c694ded">   63</a></span><span class="preprocessor">#define VSF_SPI_CFG_REIMPLEMENT_TYPE_IRQ_MASK   ENABLED</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">// HW end</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/*============================ MACROFIED FUNCTIONS ===========================*/</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/*============================ TYPES =========================================*/</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">// HW/IPCore, not for emulated drivers</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#if VSF_SPI_CFG_REIMPLEMENT_TYPE_MODE == ENABLED</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0">   71</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0">vsf_spi_mode_t</a> {</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="comment">// 2: SPI_CTRL1.MSTEN(2)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a7bff42c70b9a142eb12ba1947a5b44e7">   73</a></span>    <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a7bff42c70b9a142eb12ba1947a5b44e7">VSF_SPI_MASTER</a>                              = 1 &lt;&lt; 2,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a092365d4aca82248824c88502a0a66a9">   74</a></span>    <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a092365d4aca82248824c88502a0a66a9">VSF_SPI_SLAVE</a>                               = 0 &lt;&lt; 2,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="comment">// 7: SPI_CTRL1.LTF(7)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a9ff437fc1378cf2082600ff705bced3f">   77</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a9ff437fc1378cf2082600ff705bced3f">VSF_SPI_MSB_FIRST</a>                           = 0 &lt;&lt; 7,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a37827ba6edf6091a22d0bf0bd0ce9cc8">   78</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a37827ba6edf6091a22d0bf0bd0ce9cc8">VSF_SPI_LSB_FIRST</a>                           = 1 &lt;&lt; 7,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="comment">// SPI mode (bits 0-1: CPHA and CPOL, hardware specific)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0ac6df769551a685d494957a539de10cc4">   81</a></span>    <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0ac6df769551a685d494957a539de10cc4">VSF_SPI_MODE_0</a>                              = 0x00ul,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a51c6362239d13fb0f818310494f898de">   82</a></span>    <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a51c6362239d13fb0f818310494f898de">VSF_SPI_MODE_1</a>                              = 0x01ul,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0af0484f26c80a473038f91c0a3c20040c">   83</a></span>    <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0af0484f26c80a473038f91c0a3c20040c">VSF_SPI_MODE_2</a>                              = 0x02ul,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0adf4a42c44f9f22dac1a0f3d65b6aff9f">   84</a></span>    <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0adf4a42c44f9f22dac1a0f3d65b6aff9f">VSF_SPI_MODE_3</a>                              = 0x03ul,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="comment">// 26: virtual</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0ab2e3e23ee3dc0fb31572b1869755a52e">   87</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0ab2e3e23ee3dc0fb31572b1869755a52e">VSF_SPI_CS_SOFTWARE_MODE</a>                    = 1 &lt;&lt; 26,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <span class="comment">// 18: SPI_CTRL2.HWCSOE(2)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0ad9ec70d484dcdd5e88f809ba4ef335ad">   89</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0ad9ec70d484dcdd5e88f809ba4ef335ad">VSF_SPI_CS_HARDWARE_MODE</a>                    = 1 &lt;&lt; 18,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <span class="comment">// 20: SPI_CTRL2.TIEN(4)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a03a9c439c59612485260eb8520afe6f7">   92</a></span>    <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#af160c43c51da52499204dc0d6656f576">VSF_SPI_MOTOROLA_MODE</a>                       = (0 &lt;&lt; 20),</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0afd98eb5430cec3ae63a833f1278eb6af">   93</a></span>    <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a9844e8f16228f0b053e58f009c409b8a">VSF_SPI_TI_MODE</a>                             = (1 &lt;&lt; 20),</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#af160c43c51da52499204dc0d6656f576">   94</a></span><span class="preprocessor">#define VSF_SPI_MOTOROLA_MODE                   VSF_SPI_MOTOROLA_MODE</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a9844e8f16228f0b053e58f009c409b8a">   95</a></span><span class="preprocessor">#define VSF_SPI_TI_MODE                         VSF_SPI_TI_MODE</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#afa287fef2521fec634ae6ccb3693ca96">   96</a></span><span class="preprocessor">#define VSF_SPI_MOTOROLA_TI_MASK                (VSF_SPI_MOTOROLA_MODE | VSF_SPI_TI_MODE)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <span class="comment">// 11: SPI_CTRL1.FBN(11)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a5eb5ea878384ee76121c76a55604a332">   99</a></span>    <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a5eb5ea878384ee76121c76a55604a332">VSF_SPI_DATASIZE_8</a>                          = 0 &lt;&lt; 11,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a0e0bcfd2e8059d3e0109fd702ce931bb">  100</a></span>    <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a0e0bcfd2e8059d3e0109fd702ce931bb">VSF_SPI_DATASIZE_16</a>                         = 1 &lt;&lt; 11,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a8b4c92545c10f467239b58532ae64827">  101</a></span><span class="preprocessor">#define VSF_SPI_DATASIZE_16                     VSF_SPI_DATASIZE_16</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="comment">// 27: not support</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0aaea20b33fa32e1366d3c023580c809be">  103</a></span>    <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0aaea20b33fa32e1366d3c023580c809be">VSF_SPI_DATASIZE_32</a>                         = 1 &lt;&lt; 27,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a55b4b8fbc338e49d96b5e63d81786d18">  105</a></span>    <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab205ea36cd284f8efb5e60cc7f16ebd5">VSF_SPI_DATALINE_2_LINE_FULL_DUPLEX</a>         = 0,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="comment">// 10: SPI_CTRL1.ORA(10)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a8cfb1c4e6aec31067845b0b0efbd391c">  107</a></span>    <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#acf3af02ee133c56f087eaf66d217e949">VSF_SPI_DATALINE_2_LINE_RX_ONLY</a>             = 1 &lt;&lt; 10,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <span class="comment">// 15: SPI_CTRL1.SLBEN(15)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a19da6b448cab1230bfb9dfaed897f924">  109</a></span>    <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab859772ecbbca369943c874607d6bdb9">VSF_SPI_DATALINE_1_LINE_HALF_DUPLEX</a>         = 1 &lt;&lt; 15,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab205ea36cd284f8efb5e60cc7f16ebd5">  110</a></span><span class="preprocessor">#define VSF_SPI_DATALINE_2_LINE_FULL_DUPLEX     VSF_SPI_DATALINE_2_LINE_FULL_DUPLEX</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#acf3af02ee133c56f087eaf66d217e949">  111</a></span><span class="preprocessor">#define VSF_SPI_DATALINE_2_LINE_RX_ONLY         VSF_SPI_DATALINE_2_LINE_RX_ONLY</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab859772ecbbca369943c874607d6bdb9">  112</a></span><span class="preprocessor">#define VSF_SPI_DATALINE_1_LINE_HALF_DUPLEX     VSF_SPI_DATALINE_1_LINE_HALF_DUPLEX</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="comment">// 13: SPI_CTRL1.CCEN(13)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a69a82d3d269cb93dfeb5aff4f1400c14">  115</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a69a82d3d269cb93dfeb5aff4f1400c14">VSF_SPI_CRC_DISABLED</a>                        = 0 &lt;&lt; 13,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a1b1e385fe7045fa60d13871a23e246b0">  116</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a1b1e385fe7045fa60d13871a23e246b0">VSF_SPI_CRC_ENABLED</a>                         = 1 &lt;&lt; 13,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="comment">// Standard Optional: only include these if hardware supports them</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <span class="comment">// 1: SPI_CTRL1.CLKPOL(1)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0ae70152b5c9fa3e6576abb81394113437">  120</a></span>    <a class="code hl_define" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#ae28eec8675da395623acb1b67982c896">VSF_SPI_CPOL_LOW</a>                            = 0 &lt;&lt; 1,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ae28eec8675da395623acb1b67982c896">  121</a></span><span class="preprocessor">    #define VSF_SPI_CPOL_LOW                     VSF_SPI_CPOL_LOW</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a49bc04e2e8a62aed11028234497fef50">  122</a></span>    <a class="code hl_define" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a4ffe4b07c21ea7873a6a62de03db123a">VSF_SPI_CPOL_HIGH</a>                           = 1 &lt;&lt; 1,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a4ffe4b07c21ea7873a6a62de03db123a">  123</a></span><span class="preprocessor">    #define VSF_SPI_CPOL_HIGH                    VSF_SPI_CPOL_HIGH</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <span class="comment">// 0: SPI_CTRL1.CLKPHA(0)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a0863cbe916d7591a1d2598adde89819a">  125</a></span>    <a class="code hl_define" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#ad121f83e91d680b0e85eba9dc186a458">VSF_SPI_CPHA_LOW</a>                            = 0 &lt;&lt; 0,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ad121f83e91d680b0e85eba9dc186a458">  126</a></span><span class="preprocessor">    #define VSF_SPI_CPHA_LOW                     VSF_SPI_CPHA_LOW</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a81ba20bf10387d1793916fb8e6117454">  127</a></span>    <a class="code hl_define" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a9e7ff2322a7b9f2e66bbfe92cf710f0c">VSF_SPI_CPHA_HIGH</a>                           = 1 &lt;&lt; 0,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a9e7ff2322a7b9f2e66bbfe92cf710f0c">  128</a></span><span class="preprocessor">    #define VSF_SPI_CPHA_HIGH                    VSF_SPI_CPHA_HIGH</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    <span class="comment">// more vendor specified modes can be added here</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0aa89b041f7b792540f7d7118e3c4c3e41">__VSF_HW_SPI_CTRL1_MASK</a>                     = <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a7bff42c70b9a142eb12ba1947a5b44e7">VSF_SPI_MASTER</a></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>                                                | <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a092365d4aca82248824c88502a0a66a9">VSF_SPI_SLAVE</a></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>                                                | <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a9ff437fc1378cf2082600ff705bced3f">VSF_SPI_MSB_FIRST</a></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>                                                | <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a37827ba6edf6091a22d0bf0bd0ce9cc8">VSF_SPI_LSB_FIRST</a></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#ifdef VSF_SPI_CPOL_LOW</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>                                                | <a class="code hl_define" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#ae28eec8675da395623acb1b67982c896">VSF_SPI_CPOL_LOW</a></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>                                                | <a class="code hl_define" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a4ffe4b07c21ea7873a6a62de03db123a">VSF_SPI_CPOL_HIGH</a></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#ifdef VSF_SPI_CPHA_LOW</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                                                | <a class="code hl_define" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#ad121f83e91d680b0e85eba9dc186a458">VSF_SPI_CPHA_LOW</a></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                                                | <a class="code hl_define" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a9e7ff2322a7b9f2e66bbfe92cf710f0c">VSF_SPI_CPHA_HIGH</a></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                                                | <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a5eb5ea878384ee76121c76a55604a332">VSF_SPI_DATASIZE_8</a></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                                                | <a class="code hl_enumvalue" href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a0e0bcfd2e8059d3e0109fd702ce931bb">VSF_SPI_DATASIZE_16</a></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                                                | <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab205ea36cd284f8efb5e60cc7f16ebd5">VSF_SPI_DATALINE_2_LINE_FULL_DUPLEX</a></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>                                                | <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#acf3af02ee133c56f087eaf66d217e949">VSF_SPI_DATALINE_2_LINE_RX_ONLY</a></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>                                                | <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab859772ecbbca369943c874607d6bdb9">VSF_SPI_DATALINE_1_LINE_HALF_DUPLEX</a></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>                                                | <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a69a82d3d269cb93dfeb5aff4f1400c14">VSF_SPI_CRC_DISABLED</a></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0aa89b041f7b792540f7d7118e3c4c3e41">  150</a></span>                                                | <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a1b1e385fe7045fa60d13871a23e246b0">VSF_SPI_CRC_ENABLED</a>,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a94df82fa95ef36b2f2bea259c8246b1a">__VSF_HW_SPI_CTRL2_MASK</a>                     = <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0ad9ec70d484dcdd5e88f809ba4ef335ad">VSF_SPI_CS_HARDWARE_MODE</a></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                                                | <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a9844e8f16228f0b053e58f009c409b8a">VSF_SPI_TI_MODE</a></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a94df82fa95ef36b2f2bea259c8246b1a">  153</a></span>                                                | <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#af160c43c51da52499204dc0d6656f576">VSF_SPI_MOTOROLA_MODE</a>,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a54aafb6ff0c9feb4cb900eeeab6df99c">  154</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a54aafb6ff0c9feb4cb900eeeab6df99c">__VSF_HW_SPI_CS_MASK</a>                        = <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0ab2e3e23ee3dc0fb31572b1869755a52e">VSF_SPI_CS_SOFTWARE_MODE</a>,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a757bce60fc950abc6fb4935699392db8">  155</a></span>} <a class="code hl_enumeration" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0">vsf_spi_mode_t</a>;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#if VSF_SPI_CFG_REIMPLEMENT_TYPE_IRQ_MASK == ENABLED</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4ca">  159</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4ca">vsf_spi_irq_mask_t</a> {</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <span class="comment">// 1: SPI_STS.TDBE(1)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa83ad61a09a22151407225557dadcfafd">  161</a></span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa83ad61a09a22151407225557dadcfafd">VSF_SPI_IRQ_MASK_TX</a>                         = 1 &lt;&lt; 1,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <span class="comment">// 0: SPI_STS.RDBF(0)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa7d91a1df9b06f450e92488401339d6e5">  163</a></span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa7d91a1df9b06f450e92488401339d6e5">VSF_SPI_IRQ_MASK_RX</a>                         = 1 &lt;&lt; 0,</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <span class="comment">// 9: virtual, TODO: use DMA interrupt</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caad9dec6c2d5dc7813ea047250990a436b">  165</a></span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caad9dec6c2d5dc7813ea047250990a436b">VSF_SPI_IRQ_MASK_TX_CPL</a>                     = 1 &lt;&lt; 9,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="comment">// 10: virtual, TODO: use DMA interrupt</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa1059f4eb3a1a206d74cf459ebd0755d5">  167</a></span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa1059f4eb3a1a206d74cf459ebd0755d5">VSF_SPI_IRQ_MASK_RX_CPL</a>                     = 1 &lt;&lt; 10,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <span class="comment">// 6: SPI_STS.ROERR(6)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa0bfcc65a6e86726db96ef5577a867c81">  169</a></span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa0bfcc65a6e86726db96ef5577a867c81">VSF_SPI_IRQ_MASK_RX_OVERFLOW_ERR</a>            = 1 &lt;&lt; 6,</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="comment">// 4: SPI_STS.CCERR(4)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa20214d760b404a143baa6c2c50cc17d8">  171</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa20214d760b404a143baa6c2c50cc17d8">VSF_SPI_IRQ_MASK_CRC_ERR</a>                    = 1 &lt;&lt; 4,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="comment">// more vendor specified irq_masks can be added here</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a52639fc1c1d5ba819686a8282559c46d">  174</a></span>} <a class="code hl_enumeration" href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4ca">vsf_spi_irq_mask_t</a>;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">// HW/IPCore end</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/*============================ INCLUDES ======================================*/</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>}</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#endif      </span><span class="comment">// VSF_HAL_USE_SPI</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#endif      </span><span class="comment">// __HAL_DRIVER_ARTERY_AT32F402_405_SPI_H__</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/* EOF */</span></div>
<div class="ttc" id="a_a_i_c_2_a_i_c8800_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0"><div class="ttname"><a href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0">vsf_spi_mode_t</a></div><div class="ttdeci">vsf_spi_mode_t</div><div class="ttdef"><b>Definition</b> spi.h:33</div></div>
<div class="ttc" id="a_a_i_c_2_a_i_c8800_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0a092365d4aca82248824c88502a0a66a9"><div class="ttname"><a href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a092365d4aca82248824c88502a0a66a9">VSF_SPI_SLAVE</a></div><div class="ttdeci">@ VSF_SPI_SLAVE</div><div class="ttdef"><b>Definition</b> spi.h:34</div></div>
<div class="ttc" id="a_a_i_c_2_a_i_c8800_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0a0e0bcfd2e8059d3e0109fd702ce931bb"><div class="ttname"><a href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a0e0bcfd2e8059d3e0109fd702ce931bb">VSF_SPI_DATASIZE_16</a></div><div class="ttdeci">@ VSF_SPI_DATASIZE_16</div><div class="ttdef"><b>Definition</b> spi.h:57</div></div>
<div class="ttc" id="a_a_i_c_2_a_i_c8800_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0a51c6362239d13fb0f818310494f898de"><div class="ttname"><a href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a51c6362239d13fb0f818310494f898de">VSF_SPI_MODE_1</a></div><div class="ttdeci">@ VSF_SPI_MODE_1</div><div class="ttdef"><b>Definition</b> spi.h:41</div></div>
<div class="ttc" id="a_a_i_c_2_a_i_c8800_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0a5eb5ea878384ee76121c76a55604a332"><div class="ttname"><a href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a5eb5ea878384ee76121c76a55604a332">VSF_SPI_DATASIZE_8</a></div><div class="ttdeci">@ VSF_SPI_DATASIZE_8</div><div class="ttdoc">datasize is 8 bits</div><div class="ttdef"><b>Definition</b> spi.h:49</div></div>
<div class="ttc" id="a_a_i_c_2_a_i_c8800_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0a7bff42c70b9a142eb12ba1947a5b44e7"><div class="ttname"><a href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a7bff42c70b9a142eb12ba1947a5b44e7">VSF_SPI_MASTER</a></div><div class="ttdeci">@ VSF_SPI_MASTER</div><div class="ttdef"><b>Definition</b> spi.h:35</div></div>
<div class="ttc" id="a_a_i_c_2_a_i_c8800_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0aaea20b33fa32e1366d3c023580c809be"><div class="ttname"><a href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0aaea20b33fa32e1366d3c023580c809be">VSF_SPI_DATASIZE_32</a></div><div class="ttdeci">@ VSF_SPI_DATASIZE_32</div><div class="ttdef"><b>Definition</b> spi.h:73</div></div>
<div class="ttc" id="a_a_i_c_2_a_i_c8800_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0ac6df769551a685d494957a539de10cc4"><div class="ttname"><a href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0ac6df769551a685d494957a539de10cc4">VSF_SPI_MODE_0</a></div><div class="ttdeci">@ VSF_SPI_MODE_0</div><div class="ttdef"><b>Definition</b> spi.h:39</div></div>
<div class="ttc" id="a_a_i_c_2_a_i_c8800_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0adf4a42c44f9f22dac1a0f3d65b6aff9f"><div class="ttname"><a href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0adf4a42c44f9f22dac1a0f3d65b6aff9f">VSF_SPI_MODE_3</a></div><div class="ttdeci">@ VSF_SPI_MODE_3</div><div class="ttdef"><b>Definition</b> spi.h:45</div></div>
<div class="ttc" id="a_a_i_c_2_a_i_c8800_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0af0484f26c80a473038f91c0a3c20040c"><div class="ttname"><a href="_a_i_c_2_a_i_c8800_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0af0484f26c80a473038f91c0a3c20040c">VSF_SPI_MODE_2</a></div><div class="ttdeci">@ VSF_SPI_MODE_2</div><div class="ttdef"><b>Definition</b> spi.h:43</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_a7f49b5c17656fbf30f8cc62ae181b4ca"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4ca">vsf_spi_irq_mask_t</a></div><div class="ttdeci">vsf_spi_irq_mask_t</div><div class="ttdef"><b>Definition</b> spi.h:159</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_a7f49b5c17656fbf30f8cc62ae181b4caa20214d760b404a143baa6c2c50cc17d8"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa20214d760b404a143baa6c2c50cc17d8">VSF_SPI_IRQ_MASK_CRC_ERR</a></div><div class="ttdeci">@ VSF_SPI_IRQ_MASK_CRC_ERR</div><div class="ttdef"><b>Definition</b> spi.h:171</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_a9844e8f16228f0b053e58f009c409b8a"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#a9844e8f16228f0b053e58f009c409b8a">VSF_SPI_TI_MODE</a></div><div class="ttdeci">#define VSF_SPI_TI_MODE</div><div class="ttdef"><b>Definition</b> spi.h:95</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_ab205ea36cd284f8efb5e60cc7f16ebd5"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab205ea36cd284f8efb5e60cc7f16ebd5">VSF_SPI_DATALINE_2_LINE_FULL_DUPLEX</a></div><div class="ttdeci">#define VSF_SPI_DATALINE_2_LINE_FULL_DUPLEX</div><div class="ttdef"><b>Definition</b> spi.h:110</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0a1b1e385fe7045fa60d13871a23e246b0"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a1b1e385fe7045fa60d13871a23e246b0">VSF_SPI_CRC_ENABLED</a></div><div class="ttdeci">@ VSF_SPI_CRC_ENABLED</div><div class="ttdef"><b>Definition</b> spi.h:116</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0a37827ba6edf6091a22d0bf0bd0ce9cc8"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a37827ba6edf6091a22d0bf0bd0ce9cc8">VSF_SPI_LSB_FIRST</a></div><div class="ttdeci">@ VSF_SPI_LSB_FIRST</div><div class="ttdef"><b>Definition</b> spi.h:78</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0a54aafb6ff0c9feb4cb900eeeab6df99c"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a54aafb6ff0c9feb4cb900eeeab6df99c">__VSF_HW_SPI_CS_MASK</a></div><div class="ttdeci">@ __VSF_HW_SPI_CS_MASK</div><div class="ttdef"><b>Definition</b> spi.h:154</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0a69a82d3d269cb93dfeb5aff4f1400c14"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a69a82d3d269cb93dfeb5aff4f1400c14">VSF_SPI_CRC_DISABLED</a></div><div class="ttdeci">@ VSF_SPI_CRC_DISABLED</div><div class="ttdef"><b>Definition</b> spi.h:115</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0a94df82fa95ef36b2f2bea259c8246b1a"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a94df82fa95ef36b2f2bea259c8246b1a">__VSF_HW_SPI_CTRL2_MASK</a></div><div class="ttdeci">@ __VSF_HW_SPI_CTRL2_MASK</div><div class="ttdef"><b>Definition</b> spi.h:151</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0a9ff437fc1378cf2082600ff705bced3f"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0a9ff437fc1378cf2082600ff705bced3f">VSF_SPI_MSB_FIRST</a></div><div class="ttdeci">@ VSF_SPI_MSB_FIRST</div><div class="ttdef"><b>Definition</b> spi.h:77</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0aa89b041f7b792540f7d7118e3c4c3e41"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0aa89b041f7b792540f7d7118e3c4c3e41">__VSF_HW_SPI_CTRL1_MASK</a></div><div class="ttdeci">@ __VSF_HW_SPI_CTRL1_MASK</div><div class="ttdef"><b>Definition</b> spi.h:132</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0ab2e3e23ee3dc0fb31572b1869755a52e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0ab2e3e23ee3dc0fb31572b1869755a52e">VSF_SPI_CS_SOFTWARE_MODE</a></div><div class="ttdeci">@ VSF_SPI_CS_SOFTWARE_MODE</div><div class="ttdef"><b>Definition</b> spi.h:87</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0ad9ec70d484dcdd5e88f809ba4ef335ad"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0ad9ec70d484dcdd5e88f809ba4ef335ad">VSF_SPI_CS_HARDWARE_MODE</a></div><div class="ttdeci">@ VSF_SPI_CS_HARDWARE_MODE</div><div class="ttdef"><b>Definition</b> spi.h:89</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_ab859772ecbbca369943c874607d6bdb9"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#ab859772ecbbca369943c874607d6bdb9">VSF_SPI_DATALINE_1_LINE_HALF_DUPLEX</a></div><div class="ttdeci">#define VSF_SPI_DATALINE_1_LINE_HALF_DUPLEX</div><div class="ttdef"><b>Definition</b> spi.h:112</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_acf3af02ee133c56f087eaf66d217e949"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#acf3af02ee133c56f087eaf66d217e949">VSF_SPI_DATALINE_2_LINE_RX_ONLY</a></div><div class="ttdeci">#define VSF_SPI_DATALINE_2_LINE_RX_ONLY</div><div class="ttdef"><b>Definition</b> spi.h:111</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2spi_2spi_8h_html_af160c43c51da52499204dc0d6656f576"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2spi_2spi_8h.html#af160c43c51da52499204dc0d6656f576">VSF_SPI_MOTOROLA_MODE</a></div><div class="ttdeci">#define VSF_SPI_MOTOROLA_MODE</div><div class="ttdef"><b>Definition</b> spi.h:94</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h_html_a4ffe4b07c21ea7873a6a62de03db123a"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a4ffe4b07c21ea7873a6a62de03db123a">VSF_SPI_CPOL_HIGH</a></div><div class="ttdeci">#define VSF_SPI_CPOL_HIGH</div><div class="ttdef"><b>Definition</b> spi.h:101</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h_html_a7f49b5c17656fbf30f8cc62ae181b4ca"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4ca">vsf_spi_irq_mask_t</a></div><div class="ttdeci">vsf_spi_irq_mask_t</div><div class="ttdef"><b>Definition</b> spi.h:112</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h_html_a7f49b5c17656fbf30f8cc62ae181b4caa0bfcc65a6e86726db96ef5577a867c81"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa0bfcc65a6e86726db96ef5577a867c81">VSF_SPI_IRQ_MASK_RX_OVERFLOW_ERR</a></div><div class="ttdeci">@ VSF_SPI_IRQ_MASK_RX_OVERFLOW_ERR</div><div class="ttdef"><b>Definition</b> spi.h:117</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h_html_a7f49b5c17656fbf30f8cc62ae181b4caa1059f4eb3a1a206d74cf459ebd0755d5"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa1059f4eb3a1a206d74cf459ebd0755d5">VSF_SPI_IRQ_MASK_RX_CPL</a></div><div class="ttdeci">@ VSF_SPI_IRQ_MASK_RX_CPL</div><div class="ttdef"><b>Definition</b> spi.h:116</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h_html_a7f49b5c17656fbf30f8cc62ae181b4caa7d91a1df9b06f450e92488401339d6e5"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa7d91a1df9b06f450e92488401339d6e5">VSF_SPI_IRQ_MASK_RX</a></div><div class="ttdeci">@ VSF_SPI_IRQ_MASK_RX</div><div class="ttdef"><b>Definition</b> spi.h:114</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h_html_a7f49b5c17656fbf30f8cc62ae181b4caa83ad61a09a22151407225557dadcfafd"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caa83ad61a09a22151407225557dadcfafd">VSF_SPI_IRQ_MASK_TX</a></div><div class="ttdeci">@ VSF_SPI_IRQ_MASK_TX</div><div class="ttdef"><b>Definition</b> spi.h:113</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h_html_a7f49b5c17656fbf30f8cc62ae181b4caad9dec6c2d5dc7813ea047250990a436b"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a7f49b5c17656fbf30f8cc62ae181b4caad9dec6c2d5dc7813ea047250990a436b">VSF_SPI_IRQ_MASK_TX_CPL</a></div><div class="ttdeci">@ VSF_SPI_IRQ_MASK_TX_CPL</div><div class="ttdef"><b>Definition</b> spi.h:115</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h_html_a9e7ff2322a7b9f2e66bbfe92cf710f0c"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#a9e7ff2322a7b9f2e66bbfe92cf710f0c">VSF_SPI_CPHA_HIGH</a></div><div class="ttdeci">#define VSF_SPI_CPHA_HIGH</div><div class="ttdef"><b>Definition</b> spi.h:105</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h_html_ab21578569e5e21a2748d2fa14bbbe3a0"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#ab21578569e5e21a2748d2fa14bbbe3a0">vsf_spi_mode_t</a></div><div class="ttdeci">vsf_spi_mode_t</div><div class="ttdef"><b>Definition</b> spi.h:79</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h_html_ad121f83e91d680b0e85eba9dc186a458"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#ad121f83e91d680b0e85eba9dc186a458">VSF_SPI_CPHA_LOW</a></div><div class="ttdeci">#define VSF_SPI_CPHA_LOW</div><div class="ttdef"><b>Definition</b> spi.h:103</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h_html_ae28eec8675da395623acb1b67982c896"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2spi_2spi_8h.html#ae28eec8675da395623acb1b67982c896">VSF_SPI_CPOL_LOW</a></div><div class="ttdeci">#define VSF_SPI_CPOL_LOW</div><div class="ttdef"><b>Definition</b> spi.h:99</div></div>
<div class="ttc" id="avsf__hal__cfg_8h_html"><div class="ttname"><a href="vsf__hal__cfg_8h.html">vsf_hal_cfg.h</a></div></div>
<div class="ttc" id="avsf__template__hal__driver_8h_html"><div class="ttname"><a href="vsf__template__hal__driver_8h.html">vsf_template_hal_driver.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<div style="text-align: center; font-size: small; margin-top: 20px;">
  由提交
  <a href="https://github.com/vsfteam/vsf/commit/6d6064e8ca00db6157427bc006f55d0de10602ff" target="_blank">vsfteam/vsf@6d6064e</a>
  生成
</div>