# Design: Design calculadora already active.
# DESIGN: Default Design Language: VERILOG
# DESIGN: Default BDE Language: VERILOG
# DESIGN: Flow Manager: Not Defined
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP2641 ALU.v : (77, 27): Redundant digits given in number 15'b0000000000010000.
# Warning: VCP2641 ALU.v : (78, 27): Redundant digits given in number 15'b0000000000010101.
# Warning: VCP2641 ALU.v : (86, 27): Redundant digits given in number 15'b0000000000001000.
# Warning: VCP2641 ALU.v : (87, 27): Redundant digits given in number 15'b0000000000000011.
# Warning: VCP2641 ALU.v : (95, 27): Redundant digits given in number 15'b0001000000000111.
# Warning: VCP2641 ALU.v : (96, 27): Redundant digits given in number 15'b0000001000010100.
# Warning: VCP2641 ALU.v : (104, 27): Redundant digits given in number 15'b1001100001110110.
# Warning: VCP2641 ALU.v : (105, 27): Redundant digits given in number 15'b0000001000000000.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: test_ALU.
# $root top modules: test_ALU.
# Compile success 0 Errors 8 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+test_ALU test_ALU
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: ALU.v (13): Length of connection (1) does not match the length of port "bin" (16) on instance "/test_ALU/myalu/convertbcdbinreg1".
# SLP: Warning: ALU.v (14): Length of connection (1) does not match the length of port "bin" (16) on instance "/test_ALU/myalu/convertbcdbinreg2".
# SLP: Warning: ALU.v (15): Length of connection (1) does not match the length of port "bin" (16) on instance "/test_ALU/myalu/convertbinbcd".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4682 kB (elbread=427 elab2=4121 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  8:15 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run @100ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 ALU.v : (28, 19): Undeclared identifier: i.
# Error: VCP5103 ALU.v : (28, 23): Undeclared identifier: i.
# Error: VCP5103 ALU.v : (28, 28): Undeclared identifier: i.
# Error: VCP5103 ALU.v : (28, 30): Undeclared identifier: i.
# Error: VCP5103 ALU.v : (34, 25): Undeclared identifier: bcd.
# Error: VCP5103 ALU.v : (34, 37): Undeclared identifier: bcd.
# Error: VCP5103 ALU.v : (34, 46): Undeclared identifier: i.
# Error: VCP5103 ALU.v : (34, 47): Undeclared identifier: bin.
# Warning: VCP2641 ALU.v : (89, 27): Redundant digits given in number 15'b0000000000010000.
# Warning: VCP2641 ALU.v : (90, 27): Redundant digits given in number 15'b0000000000010101.
# Warning: VCP2641 ALU.v : (98, 27): Redundant digits given in number 15'b0000000000001000.
# Warning: VCP2641 ALU.v : (99, 27): Redundant digits given in number 15'b0000000000000011.
# Warning: VCP2641 ALU.v : (107, 27): Redundant digits given in number 15'b0001000000000111.
# Warning: VCP2641 ALU.v : (108, 27): Redundant digits given in number 15'b0000001000010100.
# Warning: VCP2641 ALU.v : (116, 27): Redundant digits given in number 15'b1001100001110110.
# Warning: VCP2641 ALU.v : (117, 27): Redundant digits given in number 15'b0000001000000000.
# Compile failure 8 Errors 8 Warnings  Analysis time: 1[s].
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_ALU test_ALU
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4682 kB (elbread=427 elab2=4121 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  8:20 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run @100ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 ALU.v : (36, 25): Undeclared identifier: bcd.
# Error: VCP5103 ALU.v : (36, 37): Undeclared identifier: bcd.
# Error: VCP5103 ALU.v : (36, 47): Undeclared identifier: bin.
# Warning: VCP2641 ALU.v : (91, 27): Redundant digits given in number 15'b0000000000010000.
# Warning: VCP2641 ALU.v : (92, 27): Redundant digits given in number 15'b0000000000010101.
# Warning: VCP2641 ALU.v : (100, 27): Redundant digits given in number 15'b0000000000001000.
# Warning: VCP2641 ALU.v : (101, 27): Redundant digits given in number 15'b0000000000000011.
# Warning: VCP2641 ALU.v : (109, 27): Redundant digits given in number 15'b0001000000000111.
# Warning: VCP2641 ALU.v : (110, 27): Redundant digits given in number 15'b0000001000010100.
# Warning: VCP2641 ALU.v : (118, 27): Redundant digits given in number 15'b1001100001110110.
# Warning: VCP2641 ALU.v : (119, 27): Redundant digits given in number 15'b0000001000000000.
# Compile failure 3 Errors 8 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5112 ALU.v : (36, 53): temp_answ is not a vector or array.
# Warning: VCP2641 ALU.v : (91, 27): Redundant digits given in number 15'b0000000000010000.
# Warning: VCP2641 ALU.v : (92, 27): Redundant digits given in number 15'b0000000000010101.
# Warning: VCP2641 ALU.v : (100, 27): Redundant digits given in number 15'b0000000000001000.
# Warning: VCP2641 ALU.v : (101, 27): Redundant digits given in number 15'b0000000000000011.
# Warning: VCP2641 ALU.v : (109, 27): Redundant digits given in number 15'b0001000000000111.
# Warning: VCP2641 ALU.v : (110, 27): Redundant digits given in number 15'b0000001000010100.
# Warning: VCP2641 ALU.v : (118, 27): Redundant digits given in number 15'b1001100001110110.
# Warning: VCP2641 ALU.v : (119, 27): Redundant digits given in number 15'b0000001000000000.
# Compile failure 1 Errors 8 Warnings  Analysis time: 0[s].
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_ALU test_ALU
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 26 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4682 kB (elbread=427 elab2=4121 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  8:21 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run @100ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP2641 ALU.v : (91, 27): Redundant digits given in number 15'b0000000000010000.
# Warning: VCP2641 ALU.v : (92, 27): Redundant digits given in number 15'b0000000000010101.
# Warning: VCP2641 ALU.v : (100, 27): Redundant digits given in number 15'b0000000000001000.
# Warning: VCP2641 ALU.v : (101, 27): Redundant digits given in number 15'b0000000000000011.
# Warning: VCP2641 ALU.v : (109, 27): Redundant digits given in number 15'b0001000000000111.
# Warning: VCP2641 ALU.v : (110, 27): Redundant digits given in number 15'b0000001000010100.
# Warning: VCP2641 ALU.v : (118, 27): Redundant digits given in number 15'b1001100001110110.
# Warning: VCP2641 ALU.v : (119, 27): Redundant digits given in number 15'b0000001000000000.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU.
# $root top modules: test_ALU.
# Compile success 0 Errors 8 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_ALU test_ALU
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 24 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4682 kB (elbread=427 elab2=4121 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  8:21 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run @100ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP2641 ALU.v : (91, 27): Redundant digits given in number 15'b0000000000010000.
# Warning: VCP2641 ALU.v : (92, 27): Redundant digits given in number 15'b0000000000010101.
# Warning: VCP2641 ALU.v : (100, 27): Redundant digits given in number 15'b0000000000001000.
# Warning: VCP2641 ALU.v : (101, 27): Redundant digits given in number 15'b0000000000000011.
# Warning: VCP2641 ALU.v : (109, 27): Redundant digits given in number 15'b0001000000000111.
# Warning: VCP2641 ALU.v : (110, 27): Redundant digits given in number 15'b0000001000010100.
# Warning: VCP2641 ALU.v : (118, 27): Redundant digits given in number 15'b1001100001110110.
# Warning: VCP2641 ALU.v : (119, 27): Redundant digits given in number 15'b0000001000000000.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: bin2bcd test_ALU.
# $root top modules: test_ALU bin2bcd.
# Compile success 0 Errors 8 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 24 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4685 kB (elbread=427 elab2=4124 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  8:22 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP2641 ALU.v : (91, 27): Redundant digits given in number 15'b0000000000010000.
# Warning: VCP2641 ALU.v : (92, 27): Redundant digits given in number 15'b0000000000010101.
# Warning: VCP2641 ALU.v : (100, 27): Redundant digits given in number 15'b0000000000001000.
# Warning: VCP2641 ALU.v : (101, 27): Redundant digits given in number 15'b0000000000000011.
# Warning: VCP2641 ALU.v : (109, 27): Redundant digits given in number 15'b0001000000000111.
# Warning: VCP2641 ALU.v : (110, 27): Redundant digits given in number 15'b0000001000010100.
# Warning: VCP2641 ALU.v : (118, 27): Redundant digits given in number 15'b1001100001110110.
# Warning: VCP2641 ALU.v : (119, 27): Redundant digits given in number 15'b0000001000000000.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: bin2bcd test_ALU.
# $root top modules: test_ALU bin2bcd.
# Compile success 0 Errors 8 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_ALU test_ALU
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 24 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4685 kB (elbread=427 elab2=4124 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  8:24 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: bin2bcd test_ALU.
# $root top modules: test_ALU bin2bcd.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 24 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4685 kB (elbread=427 elab2=4124 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  8:24 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: bin2bcd test_ALU.
# $root top modules: test_ALU bin2bcd.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 24 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4685 kB (elbread=427 elab2=4124 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  9:02 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 ALU.v : (28, 20): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 ALU.v : (28, 20): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 ALU.v : (28, 20): Syntax error. Unexpected token: end[_END].
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: bin2bcd test_ALU.
# $root top modules: test_ALU bin2bcd.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 24 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4686 kB (elbread=427 elab2=4124 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  9:06 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU.
# $root top modules: test_ALU bin2bcd.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU.
# $root top modules: test_ALU bin2bcd.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU.
# $root top modules: test_ALU bin2bcd.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 28 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4686 kB (elbread=427 elab2=4125 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  9:12 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Object "/test_ALU/reg1" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/test_ALU/reg2" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/test_ALU/regop" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/test_ALU/clk" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/test_ALU/res" has already been traced.
# VSIM: 2 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU.
# $root top modules: test_ALU bin2bcd.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 28 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4686 kB (elbread=427 elab2=4125 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  9:16 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU.
# $root top modules: test_ALU bin2bcd.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 28 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4686 kB (elbread=427 elab2=4125 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  9:19 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_ALU test_ALU
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 28 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4686 kB (elbread=427 elab2=4125 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  9:19 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU.
# $root top modules: test_ALU bin2bcd.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 28 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4687 kB (elbread=427 elab2=4125 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  9:23 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work calculadora $dsn/src/ALU.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: test_ALU.
# $root top modules: test_ALU bin2bcd.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 5 (100.00%) other processes in SLP
# SLP: 28 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4686 kB (elbread=427 elab2=4125 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\TP2_E3_v2\calculadora\src\wave.asdb
#  9:24 PM, Sunday, October 30, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/TP2_E3_v2/calculadora/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
