// Seed: 3111991224
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire   id_1
);
  assign id_1 = id_3;
  assign id_0 = id_3;
  wor  id_4 = 1'd0;
  wire id_5;
  always @(posedge 1) begin
    $display(id_4);
  end
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_5, id_4, id_5, id_4, id_4, id_5, id_5, id_5
  );
  wire id_6;
  wire id_7;
endmodule
