ARM GAS  C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB841:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f1xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f1xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f1xx_it.c ****   *
  17:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_it.c ****   */
  19:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_it.c **** 
  21:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_it.c **** #include "main.h"
  23:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  24:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f1xx_it.c **** 
  27:Core/Src/stm32f1xx_it.c **** #include "millis.h"
  28:Core/Src/stm32f1xx_it.c **** 
  29:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  30:Core/Src/stm32f1xx_it.c **** 
  31:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
ARM GAS  C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** 
  34:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  35:Core/Src/stm32f1xx_it.c **** 
  36:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  38:Core/Src/stm32f1xx_it.c **** 
  39:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  40:Core/Src/stm32f1xx_it.c **** 
  41:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  43:Core/Src/stm32f1xx_it.c **** 
  44:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  45:Core/Src/stm32f1xx_it.c **** 
  46:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32f1xx_it.c **** 
  49:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  50:Core/Src/stm32f1xx_it.c **** 
  51:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32f1xx_it.c **** 
  54:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  55:Core/Src/stm32f1xx_it.c **** 
  56:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_it.c **** 
  59:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_it.c **** 
  61:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  62:Core/Src/stm32f1xx_it.c **** 
  63:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  64:Core/Src/stm32f1xx_it.c **** 
  65:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  66:Core/Src/stm32f1xx_it.c **** 
  67:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  69:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  70:Core/Src/stm32f1xx_it.c **** /**
  71:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  72:Core/Src/stm32f1xx_it.c ****   */
  73:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  74:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 74 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  75:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f1xx_it.c **** 
  77:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  78:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  79:Core/Src/stm32f1xx_it.c ****   while (1)
  34              		.loc 1 79 3 discriminator 1 view .LVU1
  80:Core/Src/stm32f1xx_it.c ****   {
  81:Core/Src/stm32f1xx_it.c ****   }
ARM GAS  C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s 			page 3


  35              		.loc 1 81 3 discriminator 1 view .LVU2
  79:Core/Src/stm32f1xx_it.c ****   {
  36              		.loc 1 79 9 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE841:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu softvfp
  49              	HardFault_Handler:
  50              	.LFB842:
  82:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  83:Core/Src/stm32f1xx_it.c **** }
  84:Core/Src/stm32f1xx_it.c **** 
  85:Core/Src/stm32f1xx_it.c **** /**
  86:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  87:Core/Src/stm32f1xx_it.c ****   */
  88:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  89:Core/Src/stm32f1xx_it.c **** {
  51              		.loc 1 89 1 view -0
  52              		.cfi_startproc
  53              		@ Volatile: function does not return.
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57              	.L4:
  90:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  91:Core/Src/stm32f1xx_it.c **** 
  92:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  93:Core/Src/stm32f1xx_it.c ****   while (1)
  58              		.loc 1 93 3 discriminator 1 view .LVU5
  94:Core/Src/stm32f1xx_it.c ****   {
  95:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  96:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  97:Core/Src/stm32f1xx_it.c ****   }
  59              		.loc 1 97 3 discriminator 1 view .LVU6
  93:Core/Src/stm32f1xx_it.c ****   {
  60              		.loc 1 93 9 discriminator 1 view .LVU7
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE842:
  65              		.section	.text.MemManage_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	MemManage_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu softvfp
  73              	MemManage_Handler:
  74              	.LFB843:
  98:Core/Src/stm32f1xx_it.c **** }
  99:Core/Src/stm32f1xx_it.c **** 
 100:Core/Src/stm32f1xx_it.c **** /**
ARM GAS  C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s 			page 4


 101:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 102:Core/Src/stm32f1xx_it.c ****   */
 103:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 104:Core/Src/stm32f1xx_it.c **** {
  75              		.loc 1 104 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.L6:
 105:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f1xx_it.c **** 
 107:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 108:Core/Src/stm32f1xx_it.c ****   while (1)
  82              		.loc 1 108 3 discriminator 1 view .LVU9
 109:Core/Src/stm32f1xx_it.c ****   {
 110:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f1xx_it.c ****   }
  83              		.loc 1 112 3 discriminator 1 view .LVU10
 108:Core/Src/stm32f1xx_it.c ****   {
  84              		.loc 1 108 9 discriminator 1 view .LVU11
  85 0000 FEE7     		b	.L6
  86              		.cfi_endproc
  87              	.LFE843:
  89              		.section	.text.BusFault_Handler,"ax",%progbits
  90              		.align	1
  91              		.global	BusFault_Handler
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu softvfp
  97              	BusFault_Handler:
  98              	.LFB844:
 113:Core/Src/stm32f1xx_it.c **** }
 114:Core/Src/stm32f1xx_it.c **** 
 115:Core/Src/stm32f1xx_it.c **** /**
 116:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 117:Core/Src/stm32f1xx_it.c ****   */
 118:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 119:Core/Src/stm32f1xx_it.c **** {
  99              		.loc 1 119 1 view -0
 100              		.cfi_startproc
 101              		@ Volatile: function does not return.
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		@ link register save eliminated.
 105              	.L8:
 120:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 121:Core/Src/stm32f1xx_it.c **** 
 122:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 123:Core/Src/stm32f1xx_it.c ****   while (1)
 106              		.loc 1 123 3 discriminator 1 view .LVU13
 124:Core/Src/stm32f1xx_it.c ****   {
 125:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 126:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
ARM GAS  C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s 			page 5


 127:Core/Src/stm32f1xx_it.c ****   }
 107              		.loc 1 127 3 discriminator 1 view .LVU14
 123:Core/Src/stm32f1xx_it.c ****   {
 108              		.loc 1 123 9 discriminator 1 view .LVU15
 109 0000 FEE7     		b	.L8
 110              		.cfi_endproc
 111              	.LFE844:
 113              		.section	.text.UsageFault_Handler,"ax",%progbits
 114              		.align	1
 115              		.global	UsageFault_Handler
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 119              		.fpu softvfp
 121              	UsageFault_Handler:
 122              	.LFB845:
 128:Core/Src/stm32f1xx_it.c **** }
 129:Core/Src/stm32f1xx_it.c **** 
 130:Core/Src/stm32f1xx_it.c **** /**
 131:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 132:Core/Src/stm32f1xx_it.c ****   */
 133:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 134:Core/Src/stm32f1xx_it.c **** {
 123              		.loc 1 134 1 view -0
 124              		.cfi_startproc
 125              		@ Volatile: function does not return.
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 129              	.L10:
 135:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 136:Core/Src/stm32f1xx_it.c **** 
 137:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 138:Core/Src/stm32f1xx_it.c ****   while (1)
 130              		.loc 1 138 3 discriminator 1 view .LVU17
 139:Core/Src/stm32f1xx_it.c ****   {
 140:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 141:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 142:Core/Src/stm32f1xx_it.c ****   }
 131              		.loc 1 142 3 discriminator 1 view .LVU18
 138:Core/Src/stm32f1xx_it.c ****   {
 132              		.loc 1 138 9 discriminator 1 view .LVU19
 133 0000 FEE7     		b	.L10
 134              		.cfi_endproc
 135              	.LFE845:
 137              		.section	.text.SVC_Handler,"ax",%progbits
 138              		.align	1
 139              		.global	SVC_Handler
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	SVC_Handler:
 146              	.LFB846:
 143:Core/Src/stm32f1xx_it.c **** }
 144:Core/Src/stm32f1xx_it.c **** 
 145:Core/Src/stm32f1xx_it.c **** /**
ARM GAS  C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s 			page 6


 146:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 147:Core/Src/stm32f1xx_it.c ****   */
 148:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 149:Core/Src/stm32f1xx_it.c **** {
 147              		.loc 1 149 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 150:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 151:Core/Src/stm32f1xx_it.c **** 
 152:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 153:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 154:Core/Src/stm32f1xx_it.c **** 
 155:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 156:Core/Src/stm32f1xx_it.c **** }
 152              		.loc 1 156 1 view .LVU21
 153 0000 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE846:
 157              		.section	.text.DebugMon_Handler,"ax",%progbits
 158              		.align	1
 159              		.global	DebugMon_Handler
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 163              		.fpu softvfp
 165              	DebugMon_Handler:
 166              	.LFB847:
 157:Core/Src/stm32f1xx_it.c **** 
 158:Core/Src/stm32f1xx_it.c **** /**
 159:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 160:Core/Src/stm32f1xx_it.c ****   */
 161:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 162:Core/Src/stm32f1xx_it.c **** {
 167              		.loc 1 162 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171              		@ link register save eliminated.
 163:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 164:Core/Src/stm32f1xx_it.c **** 
 165:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 166:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 167:Core/Src/stm32f1xx_it.c **** 
 168:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 169:Core/Src/stm32f1xx_it.c **** }
 172              		.loc 1 169 1 view .LVU23
 173 0000 7047     		bx	lr
 174              		.cfi_endproc
 175              	.LFE847:
 177              		.section	.text.PendSV_Handler,"ax",%progbits
 178              		.align	1
 179              		.global	PendSV_Handler
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
ARM GAS  C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s 			page 7


 183              		.fpu softvfp
 185              	PendSV_Handler:
 186              	.LFB848:
 170:Core/Src/stm32f1xx_it.c **** 
 171:Core/Src/stm32f1xx_it.c **** /**
 172:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 173:Core/Src/stm32f1xx_it.c ****   */
 174:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 175:Core/Src/stm32f1xx_it.c **** {
 187              		.loc 1 175 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 176:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 177:Core/Src/stm32f1xx_it.c **** 
 178:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 179:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 180:Core/Src/stm32f1xx_it.c **** 
 181:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 182:Core/Src/stm32f1xx_it.c **** }
 192              		.loc 1 182 1 view .LVU25
 193 0000 7047     		bx	lr
 194              		.cfi_endproc
 195              	.LFE848:
 197              		.section	.text.SysTick_Handler,"ax",%progbits
 198              		.align	1
 199              		.global	SysTick_Handler
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu softvfp
 205              	SysTick_Handler:
 206              	.LFB849:
 183:Core/Src/stm32f1xx_it.c **** 
 184:Core/Src/stm32f1xx_it.c **** /**
 185:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
 186:Core/Src/stm32f1xx_it.c ****   */
 187:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 188:Core/Src/stm32f1xx_it.c **** {
 207              		.loc 1 188 1 view -0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211              		@ link register save eliminated.
 189:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 190:Core/Src/stm32f1xx_it.c ****   MillisInc();
 212              		.loc 1 190 3 view .LVU27
 213              	.LBB4:
 214              	.LBI4:
 215              		.file 2 "Core/Inc/millis.h"
   1:Core/Inc/millis.h **** /**
   2:Core/Inc/millis.h ****  * @file millis.h
   3:Core/Inc/millis.h ****  * @author yuejinTan
   4:Core/Inc/millis.h ****  * @brief millis count
   5:Core/Inc/millis.h ****  * @version 1.2
   6:Core/Inc/millis.h ****  */
ARM GAS  C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s 			page 8


   7:Core/Inc/millis.h **** 
   8:Core/Inc/millis.h **** #ifndef NVICSCHEDULER_MILLIS_H_
   9:Core/Inc/millis.h **** #define NVICSCHEDULER_MILLIS_H_
  10:Core/Inc/millis.h **** 
  11:Core/Inc/millis.h **** #include "main.h"
  12:Core/Inc/millis.h **** 
  13:Core/Inc/millis.h **** //make sure this be called every ms, typically in systick interrupt
  14:Core/Inc/millis.h **** __attribute__((always_inline)) static inline void MillisInc(void)
 216              		.loc 2 14 51 view .LVU28
 217              	.LBB5:
  15:Core/Inc/millis.h **** {
  16:Core/Inc/millis.h ****     //declare dummy for more efficient asm reg allocation
  17:Core/Inc/millis.h ****     register uint32_t dummy;
 218              		.loc 2 17 5 view .LVU29
  18:Core/Inc/millis.h ****     __asm volatile(
 219              		.loc 2 18 5 view .LVU30
 220              		.syntax unified
 221              	@ 18 "Core/Inc/millis.h" 1
 222              		.syntax unified
 223 0000 EFF30983 	mrs r3, psp
 224 0004 0433     	adds r3, r3, #4
 225 0006 83F30988 	msr psp, r3
 226              	
 227              	@ 0 "" 2
 228              	.LVL0:
  19:Core/Inc/millis.h ****         ".syntax unified\n"
  20:Core/Inc/millis.h ****         "mrs %[temp_reg], psp\n"
  21:Core/Inc/millis.h ****         "adds %[temp_reg], %[temp_reg], #4\n"
  22:Core/Inc/millis.h ****         "msr psp, %[temp_reg]\n"
  23:Core/Inc/millis.h ****         : [ temp_reg ] "=l"(dummy)
  24:Core/Inc/millis.h ****         :
  25:Core/Inc/millis.h ****         :);
  26:Core/Inc/millis.h ****     return;
 229              		.loc 2 26 5 view .LVU31
 230              		.loc 2 26 5 is_stmt 0 view .LVU32
 231              		.thumb
 232              		.syntax unified
 233              	.LBE5:
 234              	.LBE4:
 191:Core/Src/stm32f1xx_it.c **** 
 192:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 193:Core/Src/stm32f1xx_it.c **** 
 194:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 195:Core/Src/stm32f1xx_it.c **** 
 196:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 197:Core/Src/stm32f1xx_it.c **** }
 235              		.loc 1 197 1 view .LVU33
 236 000a 7047     		bx	lr
 237              		.cfi_endproc
 238              	.LFE849:
 240              		.text
 241              	.Letext0:
 242              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 243              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 244              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h"
 245              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h"
ARM GAS  C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:16     .text.NMI_Handler:00000000 $t
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:24     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:42     .text.HardFault_Handler:00000000 $t
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:49     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:66     .text.MemManage_Handler:00000000 $t
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:73     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:90     .text.BusFault_Handler:00000000 $t
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:97     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:114    .text.UsageFault_Handler:00000000 $t
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:121    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:138    .text.SVC_Handler:00000000 $t
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:145    .text.SVC_Handler:00000000 SVC_Handler
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:158    .text.DebugMon_Handler:00000000 $t
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:165    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:178    .text.PendSV_Handler:00000000 $t
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:185    .text.PendSV_Handler:00000000 PendSV_Handler
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:198    .text.SysTick_Handler:00000000 $t
C:\Users\YUEJIN~1\AppData\Local\Temp\ccoQT5gk.s:205    .text.SysTick_Handler:00000000 SysTick_Handler

NO UNDEFINED SYMBOLS
