
<!DOCTYPE html>


<html lang="en" data-content_root="../" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Struct io_qspi &#8212; docs</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=8f2a1f02" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/sphinx-book-theme.css?v=eba8b062" />
    <link rel="stylesheet" type="text/css" href="../_static/collapsible-lists/css/tree_view.css?v=a885cde7" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" />
  <script src="../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>

    <script src="../_static/documentation_options.js?v=bd21b5a6"></script>
    <script src="../_static/doctools.js?v=fd6eb6e6"></script>
    <script src="../_static/sphinx_highlight.js?v=6ffebe34"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
    <script src="../_static/collapsible-lists/js/CollapsibleLists.compressed.js?v=73120307"></script>
    <script src="../_static/collapsible-lists/js/apply-collapsible-lists.js?v=660e4f45"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'generated/structRP2040_1_1io__qspi';</script>
    <link rel="icon" href="https://www.libre-embedded.com/favicon.ico"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Struct pads_bank" href="structRP2040_1_1pads__bank.html" />
    <link rel="prev" title="Struct io_bank" href="structRP2040_1_1io__bank.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="en"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <div id="pst-skip-link" class="skip-link d-print-none"><a href="#main-content">Skip to main content</a></div>
  
  <div id="pst-scroll-pixel-helper"></div>
  
  <button type="button" class="btn rounded-pill" id="pst-back-to-top">
    <i class="fa-solid fa-arrow-up"></i>Back to top</button>

  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-primary-sidebar-checkbox"/>
  <label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-secondary-sidebar-checkbox"/>
  <label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>

  <div class="pst-async-banner-revealer d-none">
  <aside id="bd-header-version-warning" class="d-none d-print-none" aria-label="Version warning"></aside>
</div>

  
    <header class="bd-header navbar navbar-expand-lg bd-navbar d-print-none">
    </header>
  

  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">

  
    
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
    
    
      
    
    
    <img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-light" alt="docs - Home"/>
    <script>document.write(`<img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-dark" alt="docs - Home"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item">

 <script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
        <div class="sidebar-primary-item"><nav class="bd-links bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Interface Documentation</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="root.html">Library API</a><details open="open"><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="namespace_RP2040.html">Namespace RP2040</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1byte__size.html">Concept byte_size</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1ifgen__struct.html">Concept ifgen_struct</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1adc.html">Struct adc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1busctrl.html">Struct busctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1clocks.html">Struct clocks</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma.html">Struct dma</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__control.html">Struct dma_control</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__debug.html">Struct dma_debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1i2c.html">Struct i2c</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1interrupt__cluster.html">Struct interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__bank.html">Struct io_bank</a></li>
<li class="toctree-l2 current active"><a class="current reference internal" href="#">Struct io_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__bank.html">Struct pads_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__qspi.html">Struct pads_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio.html">Struct pio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__interrupt__cluster.html">Struct pio_interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__sm.html">Struct pio_sm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pll__sys.html">Struct pll_sys</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1ppb.html">Struct ppb</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1psm.html">Struct psm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pwm.html">Struct pwm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1resets.html">Struct resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rosc.html">Struct rosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rtc.html">Struct rtc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sio.html">Struct sio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1spi.html">Struct spi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1syscfg.html">Struct syscfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sysinfo.html">Struct sysinfo</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1tbman.html">Struct tbman</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1timer.html">Struct timer</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1uart.html">Struct uart</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__dpram.html">Struct usbctrl_dpram</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__regs.html">Struct usbctrl_regs</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1vreg__and__chip__reset.html">Struct vreg_and_chip_reset</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1watchdog.html">Struct watchdog</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ctrl.html">Struct xip_ctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ssi.html">Struct xip_ssi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xosc.html">Struct xosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL_8h_1a91ea0d6cf206bdb8c1d14baddba930b9.html">Enum BUSCTRL_PERFSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html">Enum CLOCKS_CLK_ADC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html">Enum CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html">Enum CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html">Enum CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html">Enum CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html">Enum CLOCKS_CLK_PERI_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html">Enum CLOCKS_CLK_REF_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html">Enum CLOCKS_CLK_REF_CTRL_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html">Enum CLOCKS_CLK_RTC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html">Enum CLOCKS_CLK_SYS_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html">Enum CLOCKS_CLK_USB_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__FC0__SRC__FC0__SRC_8h_1a1edf2efccbbb67db8803dc9feb052aa0.html">Enum CLOCKS_FC0_SRC_FC0_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html">Enum DMA_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html">Enum DMA_SNIFF_CTRL_CALC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html">Enum DMA_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_I2C__IC__CON__SPEED_8h_1ab67aadafa8ffbf95c056a36ddcd265a8.html">Enum I2C_IC_CON_SPEED</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ae76634199be351525653613c0e5c52bf.html">Enum IO_BANK_GPIO0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1ae78e6e9d1a3607c4b1b664035e4d6066.html">Enum IO_BANK_GPIO10_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a5daa6b56d9defad0be0847239f862b1a.html">Enum IO_BANK_GPIO11_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a252dc0a9943bd86b1b73522c2dc32793.html">Enum IO_BANK_GPIO12_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a91d56d035264b874929bf00485b9157b.html">Enum IO_BANK_GPIO13_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a6bdb537c4c3df8e550bc356ce389e94e.html">Enum IO_BANK_GPIO14_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a3c64de7444faf3e6baa8ee9c7dbcf985.html">Enum IO_BANK_GPIO15_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1ad91a5db1ef2b54b66b920d33304a90f9.html">Enum IO_BANK_GPIO16_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1ae0d4f2696f356ca77fc7df9d6865e6d4.html">Enum IO_BANK_GPIO17_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a13396fe9b0955308778ed0e77e3d8a29.html">Enum IO_BANK_GPIO18_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a3e62d29edb3d2629382036ea57ce5ea3.html">Enum IO_BANK_GPIO19_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a1b2bdee7316e75503a495d4eb22c91bb.html">Enum IO_BANK_GPIO1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a13addbe6e94c79cac718041162a96ffa.html">Enum IO_BANK_GPIO20_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a08ea3276a9cc40a82be2b5b21fe80d0b.html">Enum IO_BANK_GPIO21_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a80bed9a176b704e2312e0a66e56f6e57.html">Enum IO_BANK_GPIO22_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a9a24ae70978de1ef32f437d7062456a9.html">Enum IO_BANK_GPIO23_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1ac416b1ba420cc0ede83118abd90b49cf.html">Enum IO_BANK_GPIO24_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a097165813182192fcf6d9f2429a0aeff.html">Enum IO_BANK_GPIO25_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a6279936f1db57fd8c9792508129f9012.html">Enum IO_BANK_GPIO26_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ad88f3c6e1fb05c24037232feb158a3fa.html">Enum IO_BANK_GPIO27_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ae32f70d90d2b30a76ad996982279424b.html">Enum IO_BANK_GPIO28_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a6392ab9177e5d5b785b43ce49ec1ae4f.html">Enum IO_BANK_GPIO29_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a6db378ed5384b2bc9c423f3848910924.html">Enum IO_BANK_GPIO2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a0977c3fecd62b856cd128ae21daa405a.html">Enum IO_BANK_GPIO3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a7dec36efc41f461c329c45cd609b658f.html">Enum IO_BANK_GPIO4_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1ae80d81332ae40e79f57ce3f9ea23ebf8.html">Enum IO_BANK_GPIO5_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a91c25f6d12884cf06019f6f9255e21a8.html">Enum IO_BANK_GPIO6_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a529eb025d4ac76c724a17c5ac27e38b7.html">Enum IO_BANK_GPIO7_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1acae6d08b34b919c87584225858ab58ff.html">Enum IO_BANK_GPIO8_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af20357ddc3bb53d3ff56d73642808f5e.html">Enum IO_BANK_GPIO9_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OEOVER_8h_1abcd6bb75f6b4475c8de1ddf1259dffd9.html">Enum IO_BANK_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OVER_8h_1a7ade5efca0736f34c051d701f991ae22.html">Enum IO_BANK_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html">Enum IO_QSPI_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html">Enum IO_QSPI_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK__DRIVE_8h_1a029394b85dc84a7b5b76ef1d6b22b1fa.html">Enum PADS_BANK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__DRIVE_8h_1aba00e8934a3273c49acf20c82d88b2f8.html">Enum PADS_QSPI_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html">Enum PWM_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__ENABLE_8h_1a3570faca3972fd3da6afb00bbd217276.html">Enum ROSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__FREQ__RANGE_8h_1a0ebff2e60693c15a35356f0ccb4bfc9e.html">Enum ROSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__DIV__DIV_8h_1a8847629124ffea7dd3ad4141c64b74f4.html">Enum ROSC_DIV_DIV</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQA__PASSWD_8h_1a8b16f73fc898ba5e40875b284eeb0724.html">Enum ROSC_FREQA_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQB__PASSWD_8h_1a7685c62221caa19ef61436d63a3338ee.html">Enum ROSC_FREQB_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a5f36e461ccbecea4a3e0b68ecbdf6618.html">Enum USBCTRL_DPRAM_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ISO__OFFSET_8h_1ae10683e74bf9aa662192be85b13d914a.html">Enum USBCTRL_DPRAM_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__SPI__FRF_8h_1a5e607f6cf8b26adf8cfe17da1f39f831.html">Enum XIP_SSI_CTRLR0_SPI_FRF</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__TMOD_8h_1a0a19e44e64772621a71f387c1e455435.html">Enum XIP_SSI_CTRLR0_TMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a5c55168b6c6dcfd960e404e21b7469a3.html">Enum XIP_SSI_SPI_CTRLR0_INST_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d1e8f22429f4624ad07ebfefaa01e88.html">Enum XIP_SSI_SPI_CTRLR0_TRANS_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__ENABLE_8h_1a3f8895aac6a4e34c918d67fe2f083cb9.html">Enum XOSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__FREQ__RANGE_8h_1a4d20b2b85550b28fff85dbab673e344b.html">Enum XOSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__STATUS__FREQ__RANGE_8h_1a4c0a3d6fc14dd5b6a6a4f2d6a59bbf08.html">Enum XOSC_STATUS_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__common_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated2_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1ad73e527db70ffd4ea8d979fff0900256.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1af10c56302eb98996fe3a419b63c64875.html">Function RP2040::from_string(const char *, CLOCKS_CLK_ADC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ada691ce965e3ed555cc570a75a3f174b.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a2424d8c92523a4da93b6c3191aa353fb.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a0b67863198f6a43a40e5bee978966249.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1abc1f2a3dd705f5d4f9547a830af3bfa0.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ad46fddfec0e3eddaca6ef8930edb791f.html">Function RP2040::from_string(const char *, CLOCKS_CLK_PERI_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a886c72abd525f917cfa62a90fcce9f63.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7dd2f0969e47fdb394c6acbca430784e.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ac915605f64c53317ee5e382e0dc49818.html">Function RP2040::from_string(const char *, CLOCKS_CLK_RTC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1abbc017deefea3fa9a079ef9eb58d0471.html">Function RP2040::from_string(const char *, CLOCKS_CLK_SYS_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae43d2aaab19cc1f79d163c6078a1f68d.html">Function RP2040::from_string(const char *, CLOCKS_CLK_USB_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a2c783d6efc059e6873f319ebf851c337.html">Function RP2040::from_string(const char *, CLOCKS_FC0_SRC_FC0_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a745c295960dcc77db25ef5e3bc39bca1.html">Function RP2040::from_string(const char *, DMA_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1aff42bdae9df90dba3cd3cde082374083.html">Function RP2040::from_string(const char *, DMA_SNIFF_CTRL_CALC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1aa745a915043b4a444d1f676ae43e4fd6.html">Function RP2040::from_string(const char *, DMA_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1a7a7466c4a6291112b5c0bf2cae7c4ef0.html">Function RP2040::from_string(const char *, I2C_IC_CON_SPEED&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a989c97e9f750f5dbfa4e88d2a5a07358.html">Function RP2040::from_string(const char *, IO_BANK_GPIO0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a67d7bfd831d8fa8943562b26a13e6e3e.html">Function RP2040::from_string(const char *, IO_BANK_GPIO10_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a65f6c256352c42615546163bd0620890.html">Function RP2040::from_string(const char *, IO_BANK_GPIO11_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a4b14e8b3ad12249750f97ddeb6307f35.html">Function RP2040::from_string(const char *, IO_BANK_GPIO12_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a23f3fcd57b863af6bae3d57a733e1243.html">Function RP2040::from_string(const char *, IO_BANK_GPIO13_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1ac192d64dfc6c7359d7a63c0d8e34bba6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO14_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1ab031fa763032b08132b38dbe154bfc52.html">Function RP2040::from_string(const char *, IO_BANK_GPIO15_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a01e71684f576d605dee65e41e78b52f0.html">Function RP2040::from_string(const char *, IO_BANK_GPIO16_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a7f6a4904ac32327267c1656546f342ac.html">Function RP2040::from_string(const char *, IO_BANK_GPIO17_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ac77cb38ea5123563b2cc1f8440339984.html">Function RP2040::from_string(const char *, IO_BANK_GPIO18_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a24db16b09881e458cd332f5e9345263f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO19_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a68aff1cfa74afe46df3d3f61d6368748.html">Function RP2040::from_string(const char *, IO_BANK_GPIO1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9d02e0af542482e0bcb9b64b84bbf772.html">Function RP2040::from_string(const char *, IO_BANK_GPIO20_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1396f7740a98d7ca9ecc31aaad60146f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO21_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a0c76f387eece73a4ca2f30ac14b12f65.html">Function RP2040::from_string(const char *, IO_BANK_GPIO22_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a1fc0aa88dab32334811eac858a87e0c6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO23_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a8366cab20f4de1e5e497cfa880b41245.html">Function RP2040::from_string(const char *, IO_BANK_GPIO24_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1aa0297599b6890150e6153168256b5c14.html">Function RP2040::from_string(const char *, IO_BANK_GPIO25_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a84f1d8c499c393681af34055780fa5fc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO26_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a91d845b5581d2ad6ca07528b3ad92b58.html">Function RP2040::from_string(const char *, IO_BANK_GPIO27_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a582c0ee84bd343c4c35bf5a873d9b5cc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO28_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a8b9cfa60a212f7b6b30c22ebed6299c9.html">Function RP2040::from_string(const char *, IO_BANK_GPIO29_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a533ad8973d708be890677943d93b5989.html">Function RP2040::from_string(const char *, IO_BANK_GPIO2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a30b6a70e6136aeb07e56ecbe237d6a1f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1acc9f3a64d610ab7e5cb396739205d0d5.html">Function RP2040::from_string(const char *, IO_BANK_GPIO4_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a38aa345e13da7bb18fa3a71e341d2a75.html">Function RP2040::from_string(const char *, IO_BANK_GPIO5_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a08061355f9752f0469fc6cd33bb34a1b.html">Function RP2040::from_string(const char *, IO_BANK_GPIO6_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a89243a5ebfedc174dcd1726a89e415d7.html">Function RP2040::from_string(const char *, IO_BANK_GPIO7_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1ae7ced33be86afd41ee90a3ce29c221ed.html">Function RP2040::from_string(const char *, IO_BANK_GPIO8_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a6e1c9779e2f50b48c1e786375aa9a99f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO9_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a3cd34257d31ee8518c48a1c37c34ff57.html">Function RP2040::from_string(const char *, IO_BANK_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1afba5c1b479836c2527d1b76d259357a1.html">Function RP2040::from_string(const char *, IO_BANK_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a81976f291539dc6a90ce3e6dc252c0ae.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ad37b083a1a6605451a6acba538e2253a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a761f16bf7ec164a18d24e8212c35722e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a180f5a664bcdf1646af84f693375e8b5.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1af619ff15af8a53ec0392176672156d8a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a023e87878a3394eedaf5504ffec3f851.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a62cb92ae43bbf0dfe4c0bccdd4fd5715.html">Function RP2040::from_string(const char *, IO_QSPI_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1af4404f3178452c93dd04ab503124177d.html">Function RP2040::from_string(const char *, IO_QSPI_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a192b66c28dced37b0a7f1a6db1ab00f9.html">Function RP2040::from_string(const char *, PADS_BANK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a280e3d78c375aafc0cba9717c93f50ff.html">Function RP2040::from_string(const char *, PADS_QSPI_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1ae1186d521494005120a18e6899931edc.html">Function RP2040::from_string(const char *, PWM_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac21d9eaa29308b37dc27ade9bf318b0a.html">Function RP2040::from_string(const char *, ROSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1aef7a55da107efa799c6b9b20c59d2617.html">Function RP2040::from_string(const char *, ROSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1acd343d8509d0bf69a9ab65ba930fe267.html">Function RP2040::from_string(const char *, ROSC_DIV_DIV&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a12a81d28c957bc7d3b11ad033ee79e30.html">Function RP2040::from_string(const char *, ROSC_FREQA_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1ad01541112286c190686befb17fcdf650.html">Function RP2040::from_string(const char *, ROSC_FREQB_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a0220c7c05657f0b681986946beaa6277.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a6d4657aca914f36f843ca5139f75fc35.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1aa82a146ff5caafdeefa18ff56a635d19.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_SPI_FRF&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1aaf081d5bedf99b3e2e5c24c844e6e9e9.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_TMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aa05679f3418b0205b8b44ddcbf9fc67d.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_INST_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a1c6ea7bd536c0a622c8e9d46a2f14329.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_TRANS_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1aeaf70c93b9b325bdd85f3d002dad8ea5.html">Function RP2040::from_string(const char *, XOSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1ac4576136381f416907a240f81d04830e.html">Function RP2040::from_string(const char *, XOSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1ae409249f30af95b4622ea79254c265ff.html">Function RP2040::from_string(const char *, XOSC_STATUS_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aec8e46eb5219b21de92ec55c5b0a061f.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a7d4aef984a9b516f241f13f63139aed7.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aa76943bb8b8229f11207fc06be759644.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a926531f035d4b6da6c3ebf5ddf188756.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4d45d700d1b99c4cfb9f367675d3907e.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4854f4487974551a8bbe3eb468e87569.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1ae27fc5b8c130fa60e93f3d81c493b7ec.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a9a880d1d35be166b5738b83611892bb5.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a2a7a9687de33ac0ecde0c74cad004d3e.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1af8dc268e8962f2335357821937efb14a.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a074d21d4a89b300ea7d2182e99d374e7.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1afda520f86e08211eef8fc57026dfec52.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a8381385689b6d931fd2d985248d2bf84.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1ae34aecc5b19d346921f25fe4c9c0334c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1aaf881dd7b273d2f7c3c0bf368d281873.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ad3272235db0a4e165a8f36f93eea1276.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1ae34def65bf114a97649c0071061fd2d2.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a437a6f97bf87e07d0ef0efefa3effc76.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1aca524092de8820804cb01905e079b1b8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1adc17ad23775ea2a42cec0c10000362ba.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a93b98eafdecbd5e7fac2190dc6de7ab5.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a78ea8172b1abc3466c32c9b16d4c156f.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a7d1b7f4d6a8583c281ae8484059ee266.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae3dde60b45369d9eaf2add6f1d181398.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a9fcf6f291c9dca3f85269d2ae834c79d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a13eecffa3e5de91051397c94d952a7db.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a0b5de265af9fd0f915856ca7504b5d1b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a82dfd628f219250b32705b3eabf08c3e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ab5dd6a60b86b6b24980858c68043d19b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a374386af3d5e0b11c1225d1534aecd2b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a32acb10b357f132dc7538f5b289a42c0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1aefc3e523193c0d1b2a2ecbb7099c55af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a964f9540758366d17e1c2108510d87cd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a245044834e52e49063789d6e9a49ce9c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a070a24f2c774f9374a7a7b89f45dab62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4bbb1cb9cac9f95ed32086c0b17929fd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a6ea59fea34ccb41370ba121a273062c8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a89c1550a47ed678b789c2e0d741a1e38.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a42fdbd32f2810becffdb77cfc1487232.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1af8e33ddfe0a007daf4f09bbae2dcf4f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1abab6d17b6bd2ebd575580fec389f2833.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a508571e76094426d48965ec60eaf4a31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a17d119b7a8acbb5410be58f008c6e77b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a17cc14b6aa9b600a231286afec233287.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a5be60416a18a6e3fe9fea4ce07ea8258.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a88d43fe23d3307c166278526452e0cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1ac17775eaa11fd3061a00380d9da76540.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a8fdd33470372387f00d24b1f4b7e1626.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a3c27b6133634fce8d19cd4083dc58dad.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a4e11f05070a6411616c8d37e17397770.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a4e7be6f74f3a68c8d4e563c6ff9e57f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a9a655cfbf028bf91242a5a3a3d668a32.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ac15020ad93472d3b64e56cb4851f9210.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a346e17d850b795756c1ea208e910efa8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1adb4192dd85c60090d72beab548c5b5ee.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a5e524345499dc99692c368e8fc8117af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6565565a2a0bbd00f09354ba8386995d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a65f9742db6a75cace2d5e90b0167fcbe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af88ebbc4c493e01d9f69bc0090d3de08.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a440a2cc24a0fc3f691ce834b6251eb00.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1ad41e9ed67682c67d762c514cbc60808b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8fde21a02e90e27d8121ea92de0f7c31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ae105714c93d697ca602dbbbf82e44a90.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a2a78c6979296c909747434da560c04df.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a1e9b25266683ce50f6340bcbd2d3ebdc.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a5db95d0aa290fc0c2c3ec34afbb24405.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a7ef646cf75662d2844df1593a597b575.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a8bf8b08b12a6bb260df83ba74ca15a21.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a0bc73404a9a6c6d2333b890e934f1853.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a76a4da7bc19044be03b77eac635554f6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a13618d51ab90c6702ffc21e802a3fe62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1aac7d998d632d4ca47749a11c8bea2f43.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac26a9328d83bbbe873638019887d358c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1ae277a3e2d65841d9079048b11debc741.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1aeffb0cda25ad138f8112b65acb9b093e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a290c91e245554b7ab50ed72d54c56d4c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a27463f0c2d16db60fecfc65623b4e24e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a9427e53f5322494239399d23af8395b6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1af0e1db60ef158a28b955c59c11594303.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a28469b0f79d8668b9bb0b301bf53bc33.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a7c8302b06cdf32569d17a26c16cd4cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aecf4213a07ae2c98c48f0cde2c5de480.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d70f6b85d92f4269601b33042e8adc6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1ab61608e0a008220aec3faa4c9599c0e0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a4145392ea6889ed21b87a743326007de.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a733de8c6e229d60f250d368fb61e8214.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a6c6a1e5869d758e68f40b308afdd7bbe.html">Function RP2040::to_string(BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a97fd9b012e4b7643f628aa5907c3b68c.html">Function RP2040::to_string(CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1a7c385cce0e4d6a1da347cfc708e556a4.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a5dc5c5da7bbf10276c6e23a3cf4db2ef.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a26422a2d01506d6b3cde398980a84d45.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1aebee46d9c35b73af731705f9767e1c4d.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a44ccb23d69aaaa0659bce2849816c6bf.html">Function RP2040::to_string(CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5a3a689afd72317c354233c19e4317cc.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a8cea234e6eb8ee3a15e0cedfa9226849.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6230594496687659e47bbccdf3b7fc3b.html">Function RP2040::to_string(CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a102eddfaec54200ccc1944ca1a4a7a0e.html">Function RP2040::to_string(CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1adc769038d30a62f27d0a4080baa44e80.html">Function RP2040::to_string(CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1ab0c389630018ecfb8f826eab9f516898.html">Function RP2040::to_string(CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1ab2d82bb5907ec53876527adbd25118aa.html">Function RP2040::to_string(DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a7e9acafc7d91b512a03034df932f40b9.html">Function RP2040::to_string(DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a402c315463b1c749d92f504c19df0d90.html">Function RP2040::to_string(DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ac750dbecce1af4b4eadacff6bfc79e68.html">Function RP2040::to_string(I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a2a70f0075b033382dcf3881a74c1465a.html">Function RP2040::to_string(IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1aef5e980826467e80cd4a47e7d776c3d0.html">Function RP2040::to_string(IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a792d8925a2f49fe2563eca0805a7d941.html">Function RP2040::to_string(IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a5aa7e91be8eb8f8cc8c8c37b25821028.html">Function RP2040::to_string(IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a513b34c6a9550bf01659972647ece3cd.html">Function RP2040::to_string(IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a063c0f0c25ed50f5d58cd756a9ec9b1e.html">Function RP2040::to_string(IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a77efb350fe3808e0d1c01541137d36af.html">Function RP2040::to_string(IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1afebdb55a507404794f84f92e297dcb04.html">Function RP2040::to_string(IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1aa0f8f17367f37e0216a588f74398475b.html">Function RP2040::to_string(IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ab26d2be3cfefcb6ed79d4a3fb4028254.html">Function RP2040::to_string(IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a7365340508386bdb3b9cdb57a2a89c1b.html">Function RP2040::to_string(IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a6fd22e37a0e316c0ae803d4d0188d4a2.html">Function RP2040::to_string(IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9f4896681cbb4c253102cb843c2905da.html">Function RP2040::to_string(IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1aeba4cc7f5c63d64fd7f4e6f915d980a2.html">Function RP2040::to_string(IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a4a600905902b11e0dd5314fd9d450131.html">Function RP2040::to_string(IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a8b3ed2c87bb766bf41263d4dd3e4f9f3.html">Function RP2040::to_string(IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a1c46408e5dad35e67af9590d297b9c45.html">Function RP2040::to_string(IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a838e4bf0625fd2096784ca28c66b93e0.html">Function RP2040::to_string(IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1aabd1510d7f17bf4b5fedeb304765c616.html">Function RP2040::to_string(IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a76a03e2046051e0df4371e66694ccc8a.html">Function RP2040::to_string(IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ad99ee21e24ba84891f215947a61a5a92.html">Function RP2040::to_string(IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1aa7cd1fba0198ae9540851091ab314416.html">Function RP2040::to_string(IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a59e9b153b197a9cac625364a2d9576d4.html">Function RP2040::to_string(IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ae5021878e8a9d53a6d79ffff971c4205.html">Function RP2040::to_string(IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a54033788846062a716280d900e3431b3.html">Function RP2040::to_string(IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a30d394e4bc5797cdac797251a76de67d.html">Function RP2040::to_string(IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1ad5155beaf5b2ca69985d39917c009668.html">Function RP2040::to_string(IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6d7b428ffcedd4d77106f5b30df1bfb5.html">Function RP2040::to_string(IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a17419f096374a91cd6ccb9c4d12eb347.html">Function RP2040::to_string(IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1ae1ce5e909dfee742e4b81096f4a119bd.html">Function RP2040::to_string(IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a5e992427aaf4fdcedf40fb67334c0c59.html">Function RP2040::to_string(IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1a6d17f66fe732707284b0aef76471c7c6.html">Function RP2040::to_string(IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8d8b03cd096b2871b5e16cfb0898e972.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a94bad3ae13010a42f6b6532b94ddd574.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1abb5354e60bf9cc3eb307b3e38b27631b.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a5be9abb57b98c76874439e3f724b6148.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a64b63cc2ad36e5f5d453987481408217.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1ae032b1914d933e29be7522ab0cccc174.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a53cccf6e5539df9a76386e1147e80963.html">Function RP2040::to_string(IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a5ab2c8c1f99eadd821df89dca4d49656.html">Function RP2040::to_string(IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1ac855e507c6e104b4459e127770689d4f.html">Function RP2040::to_string(PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a49b251d6a3ebed500efd0c952de490e9.html">Function RP2040::to_string(PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1a36241fcbc3bc24bfe44687925d24e6f1.html">Function RP2040::to_string(PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1a303a1a8ff85995598870000ccfd29c6c.html">Function RP2040::to_string(ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1a9f314b39c43cc23d03c84e2538e22b79.html">Function RP2040::to_string(ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1abfee971ca95dcd1e9fbc8516bd37cf67.html">Function RP2040::to_string(ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a8b585b2980b8b6025e86ba7151f58791.html">Function RP2040::to_string(ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a8b14933c40df91a38dd08439d23b9328.html">Function RP2040::to_string(ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1ac8eaa9e02f05a29bad4eb89e73087991.html">Function RP2040::to_string(USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a9cdacc3d011546daa1c1f78b94e91ef5.html">Function RP2040::to_string(USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a1c1b22432334801a566d0a26432beb7c.html">Function RP2040::to_string(XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a209a6676d12f0030abcc3c781d01bb92.html">Function RP2040::to_string(XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a4f68d533ece47bc709296d130d9cab58.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a8485ac1040e82a75e13eb630e8892a15.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1a77475975061b754567fcd720d4980937.html">Function RP2040::to_string(XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a85ed0a79c46c41eee377af216e32a731.html">Function RP2040::to_string(XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a7d2f35161e60b8837c0ccfe6b3588a32.html">Function RP2040::to_string(XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_adc_8h_1a1d4de6bda11dc674b3b7d6ade2a32914.html">Variable RP2040::ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_busctrl_8h_1a5a41b954cf1be08b08b1f07519f3c0b0.html">Variable RP2040::BUSCTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_clocks_8h_1abfe36d0db3f02ce8363e425c3b938f6d.html">Variable RP2040::CLOCKS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_common_8h_1a1ea4b64e32472c7b863964b734c61840.html">Variable RP2040::default_endian</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma_8h_1a9a524d0dc47b597b4cbb3e87f9d7ea7b.html">Variable RP2040::DMA</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__control_8h_1a6de14d2cde4d2b9ccaf6996c15945a17.html">Variable RP2040::DMA_CONTROL_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__debug_8h_1aefe38c7eb401031588b5a028ae488330.html">Variable RP2040::DMA_DEBUG_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1a94df85e2a206d4ccaeb0bd6468a553b0.html">Variable RP2040::I2C0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1aeb0332460d1e518c1ca35fdc322889af.html">Variable RP2040::I2C1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_interrupt__cluster_8h_1aab1dc9fec8288be17718e8c2a8cb4552.html">Variable RP2040::INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__bank_8h_1a0a2be52a99b02814804346c6ac762e40.html">Variable RP2040::IO_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__qspi_8h_1aed84253c950672b80830eb54707a47e4.html">Variable RP2040::IO_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__bank_8h_1a629d4262fb879b646a7c9680c1ad905e.html">Variable RP2040::PADS_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__qspi_8h_1a83ec6aef28f8772c448f2c396e5e6dda.html">Variable RP2040::PADS_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1ae575bab16443dfa379076f1c18bcf0cc.html">Variable RP2040::PIO0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1a688aad3f740cf43456cabb774981fc99.html">Variable RP2040::PIO1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__interrupt__cluster_8h_1a9023974561ac718d94176c7df7f168e1.html">Variable RP2040::PIO_INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__sm_8h_1a7b1e519e4c61b6891ea622c27442e953.html">Variable RP2040::PIO_SM_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1aa153e8c0d55b5b5c68530af75f80656c.html">Variable RP2040::PLL_SYS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1a523b3e17074bcc779d524c90832dfdcf.html">Variable RP2040::PLL_USB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ppb_8h_1a3a6b87deb62e990b9fd2ec86f591cf8d.html">Variable RP2040::PPB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_psm_8h_1a7bab85efe46533f505e53b05424c63a4.html">Variable RP2040::PSM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pwm_8h_1aca390d4f6b5076074bd006c3fa1eb69a.html">Variable RP2040::PWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_resets_8h_1afd721b2810df1577ff2814f80791d33a.html">Variable RP2040::RESETS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rosc_8h_1ac2a09fffd3d1db9fb04c94216a5ca4fe.html">Variable RP2040::ROSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rtc_8h_1a8484a1ea4d64efd9da6c009c834935f5.html">Variable RP2040::RTC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sio_8h_1a340dc660911d8373c114eeaaac0903a2.html">Variable RP2040::SIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a290c6b9963ed083d74485595755607aa.html">Variable RP2040::SPI0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a8e6eeeb7f88dc4c4d9196ea05f668ae1.html">Variable RP2040::SPI1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_syscfg_8h_1a9ff7f1a9fba56cf8980f545c2f76bb38.html">Variable RP2040::SYSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sysinfo_8h_1a7100f052e69cfa90b35e9549e1e04ae8.html">Variable RP2040::SYSINFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_tbman_8h_1a933ab585dea19f1832e146d4e8dd81de.html">Variable RP2040::TBMAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_timer_8h_1a082ac41590c7bc2c77fc24c41c54983d.html">Variable RP2040::TIMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart_8h_1a05de92114bd72e75e99e4d5f3501ad87.html">Variable RP2040::UART0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart_8h_1ae9d24bd6636f97caa1cf701d5cf0856f.html">Variable RP2040::UART1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__dpram_8h_1a91397ada2714c964aa8d61009d5442c1.html">Variable RP2040::USBCTRL_DPRAM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__regs_8h_1a4f6ff4ecaecd1f719344a5b0d5c02da1.html">Variable RP2040::USBCTRL_REGS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vreg__and__chip__reset_8h_1a5d42e304b0365812798df16fe8f8d370.html">Variable RP2040::VREG_AND_CHIP_RESET</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_watchdog_8h_1a0d21fe7c8d57e3c2d75f5f8acff5a2c0.html">Variable RP2040::WATCHDOG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ctrl_8h_1aa0d007ea13e7d8a5d9b5ed404e18f603.html">Variable RP2040::XIP_CTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ssi_8h_1a1c87d50eacd8e8cd31b69d0858e7094b.html">Variable RP2040::XIP_SSI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xosc_8h_1a1501d9bf722d97cef0600a0fd300bab8.html">Variable RP2040::XOSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_BUSCTRL__PERFSEL_8h_1a94f38f7a37bcd0c512bf103f3d5ba1e1.html">Define RP2040_ENUMS_BUSCTRL_PERFSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a40dd9e0706991129710b4332667895d1.html">Define RP2040_ENUMS_CLOCKS_CLK_ADC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ad6a7dd45a03f088aa98dedda47810cf6.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a891449d8ee35c1c8f51df4b363c3bece.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a4fda4fd0c164fac48bcdfe68503aac12.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a1c611755fd33a76e468862a73d20b2db.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ac13aeb4b4bff47317c3a3a3366c2593b.html">Define RP2040_ENUMS_CLOCKS_CLK_PERI_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a9fb56fb592d7347833ff000840c6da44.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__SRC_8h_1ac05728ff480686be7eaef134a75a5996.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6835975d081db54c0c737bec050350d0.html">Define RP2040_ENUMS_CLOCKS_CLK_RTC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a6894fc299d92c8cd9f9851752bfde9b3.html">Define RP2040_ENUMS_CLOCKS_CLK_SYS_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae69bcb5dc3c8bf01fd39ffd8b1a740e8.html">Define RP2040_ENUMS_CLOCKS_CLK_USB_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__FC0__SRC__FC0__SRC_8h_1ae4019828b06e2e6294b3d65859eb99cc.html">Define RP2040_ENUMS_CLOCKS_FC0_SRC_FC0_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__DATA__SIZE_8h_1a54e25df26b19a290935fedeeeea0cae7.html">Define RP2040_ENUMS_DMA_DATA_SIZE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__SNIFF__CTRL__CALC_8h_1a03f316e5e2873b15860abf0ba45bd3d4.html">Define RP2040_ENUMS_DMA_SNIFF_CTRL_CALC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__TREQ__SEL_8h_1aca5218f68848f619f16efd990da18cdd.html">Define RP2040_ENUMS_DMA_TREQ_SEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_I2C__IC__CON__SPEED_8h_1a37f85aa223e1529081ceff8118d2efbc.html">Define RP2040_ENUMS_I2C_IC_CON_SPEED_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ac5354ff66acf829a63d3651b707b400d.html">Define RP2040_ENUMS_IO_BANK_GPIO0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a7db47448ed548d4ecf760c93622fe962.html">Define RP2040_ENUMS_IO_BANK_GPIO10_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a544320e3e57ba2b95a965c3d62957363.html">Define RP2040_ENUMS_IO_BANK_GPIO11_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a8dec38e84dd37e029427e5adaf1b129f.html">Define RP2040_ENUMS_IO_BANK_GPIO12_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1aa93cc0200d70cb4b0cdb0f0a54b0886b.html">Define RP2040_ENUMS_IO_BANK_GPIO13_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a8640f32dedfd3a5970137f553d970b09.html">Define RP2040_ENUMS_IO_BANK_GPIO14_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4d17373a4e98e7f737da70dfe9b711f3.html">Define RP2040_ENUMS_IO_BANK_GPIO15_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1aca4dead08e137205bf2c39732d8e35bc.html">Define RP2040_ENUMS_IO_BANK_GPIO16_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1acc96c6069792afa61d5a767aaffa8663.html">Define RP2040_ENUMS_IO_BANK_GPIO17_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1afb0e9b224af54865e58c3daf91f2881a.html">Define RP2040_ENUMS_IO_BANK_GPIO18_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a1c2c04771153a701275ba25d3c70b06d.html">Define RP2040_ENUMS_IO_BANK_GPIO19_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a274d90dcd895cb147e411ad4bcd919c4.html">Define RP2040_ENUMS_IO_BANK_GPIO1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a179de94278c2352a5304c8babeece81c.html">Define RP2040_ENUMS_IO_BANK_GPIO20_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1b9eeee91f083446e433c7a54b1085db.html">Define RP2040_ENUMS_IO_BANK_GPIO21_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1aff36aad38b5992b4715d513b530dfee4.html">Define RP2040_ENUMS_IO_BANK_GPIO22_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a2d343a696e87160d1e01463ec273ac05.html">Define RP2040_ENUMS_IO_BANK_GPIO23_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1aa6bf2affe51cc0ad732d77c62f3a4ea3.html">Define RP2040_ENUMS_IO_BANK_GPIO24_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a84ff63a16618de24d0ff92cc7a89cad6.html">Define RP2040_ENUMS_IO_BANK_GPIO25_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a4b62a7b5fbc9a5eab7945b063804c851.html">Define RP2040_ENUMS_IO_BANK_GPIO26_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ac208875a5b409903678065049e7189cb.html">Define RP2040_ENUMS_IO_BANK_GPIO27_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1aae235b3075e0a5dff0e27ebfcde0a86c.html">Define RP2040_ENUMS_IO_BANK_GPIO28_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a174d021ffe3ea303361d83c5a42b1d5e.html">Define RP2040_ENUMS_IO_BANK_GPIO29_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1acd41df4119da5826009439d8d23dafc8.html">Define RP2040_ENUMS_IO_BANK_GPIO2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1aed5221a94a2a87eae8b88fb9f95959fc.html">Define RP2040_ENUMS_IO_BANK_GPIO3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1abd843f9c1d69e09e0c9222d623260b05.html">Define RP2040_ENUMS_IO_BANK_GPIO4_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a205ecfe0148c0bd4bba7392bb838b0a2.html">Define RP2040_ENUMS_IO_BANK_GPIO5_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a042943a3629fb44641d0c744179a4489.html">Define RP2040_ENUMS_IO_BANK_GPIO6_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a1b3a5c95d75b74a0ce172ff674da5205.html">Define RP2040_ENUMS_IO_BANK_GPIO7_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1afc62b486e4b27fd7cdf35c869fbfca79.html">Define RP2040_ENUMS_IO_BANK_GPIO8_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a3d96cf05ac077302fb79889751ab6c19.html">Define RP2040_ENUMS_IO_BANK_GPIO9_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OEOVER_8h_1a3a0bdc41e12e52f77ba90e10abf6cd54.html">Define RP2040_ENUMS_IO_BANK_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OVER_8h_1a9384bb977b37014d7638d64234e53cb4.html">Define RP2040_ENUMS_IO_BANK_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a3611da08d3f42653f3475cd970615ae4.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a87ed4e000b108090b5b41c63ed824bfc.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a474a1c3eb1ef08ad6a846ba8e9efa0b8.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1aaf28315913e214dc1218dc4d7bca05a6.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a11881944c08d0d9ea80c4810df2177ff.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aaeb1591d890d451df73bc18d33a59414.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OEOVER_8h_1a00f86df61f6356d2d7fed5614743f5b3.html">Define RP2040_ENUMS_IO_QSPI_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OVER_8h_1a7488908b78aaf1186d29ff9c7ace15d2.html">Define RP2040_ENUMS_IO_QSPI_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__BANK__DRIVE_8h_1adde5100d19a9bd94d3e5cdc07a6ef09f.html">Define RP2040_ENUMS_PADS_BANK_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__QSPI__DRIVE_8h_1a55b6196bf9e276cd92839343730c912e.html">Define RP2040_ENUMS_PADS_QSPI_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PWM__DIVMODE_8h_1ae5a934a89eb55ca6aacf23bcc5c21289.html">Define RP2040_ENUMS_PWM_DIVMODE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__ENABLE_8h_1a1c2a47d90c49e7b8ac06ca285391c712.html">Define RP2040_ENUMS_ROSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__FREQ__RANGE_8h_1a867f5d2b3d60c59e05815b0915bbb977.html">Define RP2040_ENUMS_ROSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__DIV__DIV_8h_1ae9d787dc703456dcc98cbc1d4db9c2d0.html">Define RP2040_ENUMS_ROSC_DIV_DIV_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQA__PASSWD_8h_1ac37e9d1ae97729a21cbca7ea43775c50.html">Define RP2040_ENUMS_ROSC_FREQA_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQB__PASSWD_8h_1afd9291fe9fc5833b462e979565dd2534.html">Define RP2040_ENUMS_ROSC_FREQB_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1aab00bb488738fec51ea44cf513be62c6.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ENDPOINT_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ISO__OFFSET_8h_1a1dc1ec4a24dcc92adf77d0deb43aa1c8.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ISO_OFFSET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__SPI__FRF_8h_1a92ef28fd22c28f79c017db984e19c648.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_SPI_FRF_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__TMOD_8h_1a8531da05fd3650601ea90cdd071650a3.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_TMOD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a09a0a883c9ea99cb3239ac9c04b1738e.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_INST_L_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1ad4d2169e5f5b56957eda0342e36ced0f.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_TRANS_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__ENABLE_8h_1a614b4faed94e6e4db5c53bd129c20169.html">Define RP2040_ENUMS_XOSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__FREQ__RANGE_8h_1a76cc6d58b78699195265e1bcb8322c6e.html">Define RP2040_ENUMS_XOSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__STATUS__FREQ__RANGE_8h_1ad55aa24844a491e9f607056f8cd5b942.html">Define RP2040_ENUMS_XOSC_STATUS_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_common_8h_1a207a999f714c275f12f79494ff04a316.html">Define RP2040_IFGEN_COMMON_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_adc_8h_1aa66a84d4b73056600f0cf9725d0b7171.html">Define RP2040_STRUCTS_ADC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_busctrl_8h_1a564910620cd54c54e77d15199215c085.html">Define RP2040_STRUCTS_BUSCTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_clocks_8h_1a23e23ec33f5834e6cdb83693a69acc98.html">Define RP2040_STRUCTS_CLOCKS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__control_8h_1ad93b540f432df86d47fcd411ef99cdb4.html">Define RP2040_STRUCTS_DMA_CONTROL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__debug_8h_1a7c14a8710ece66bc080d3ca05b20f632.html">Define RP2040_STRUCTS_DMA_DEBUG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma_8h_1a1b827b2405d392f67ca015074e19895f.html">Define RP2040_STRUCTS_DMA_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_i2c_8h_1ab38d25e47e1eef95e46b382de2549ccc.html">Define RP2040_STRUCTS_I2C_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_interrupt__cluster_8h_1a9c5a14c0ecdde3f4b136cd0324b0f1a6.html">Define RP2040_STRUCTS_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__bank_8h_1a574ef89b5c80e30c8f325f27723f187e.html">Define RP2040_STRUCTS_IO_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__qspi_8h_1acef8929288df914da030d8a693a5cdd4.html">Define RP2040_STRUCTS_IO_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__bank_8h_1a580625d4be1732cb5ffeb5a581ccfb45.html">Define RP2040_STRUCTS_PADS_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__qspi_8h_1a321da89356a789b6bd49a3e286d74ab9.html">Define RP2040_STRUCTS_PADS_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio_8h_1a4306007fa75a72aedcfc5de917d7e752.html">Define RP2040_STRUCTS_PIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__interrupt__cluster_8h_1a728a568380eb0f22f5a601f10c5cf24d.html">Define RP2040_STRUCTS_PIO_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__sm_8h_1ab55058003493ff095a8bc70ab6e7c40b.html">Define RP2040_STRUCTS_PIO_SM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pll__sys_8h_1aa38bf151784a06289a56d2d0f66d8a95.html">Define RP2040_STRUCTS_PLL_SYS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ppb_8h_1a7ffb646e7c5499c06d36ab95a3a5f5fb.html">Define RP2040_STRUCTS_PPB_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_psm_8h_1abee2759369733ed8dbb59fe7ff5d900e.html">Define RP2040_STRUCTS_PSM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pwm_8h_1a9dd6d28c6ab3b0f89606bc6f165d004f.html">Define RP2040_STRUCTS_PWM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_resets_8h_1a928b032b2dc56bca5159649958d9b268.html">Define RP2040_STRUCTS_RESETS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rosc_8h_1a859504356f17f84becb3ef76323d1559.html">Define RP2040_STRUCTS_ROSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rtc_8h_1aee66b423c02dc3d6b4321f0b19e033ce.html">Define RP2040_STRUCTS_RTC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sio_8h_1a46401caa90b3ab19e9928570e9d1498d.html">Define RP2040_STRUCTS_SIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_spi_8h_1a8444795c50c553f8b4b81230305285f3.html">Define RP2040_STRUCTS_SPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_syscfg_8h_1a7a0fcb31dac827370917e755b0088d32.html">Define RP2040_STRUCTS_SYSCFG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sysinfo_8h_1a2afc7d1003a0ec839885624d86e4b5ee.html">Define RP2040_STRUCTS_SYSINFO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_tbman_8h_1adb80db37d340c01c0c686e36506c7e42.html">Define RP2040_STRUCTS_TBMAN_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_timer_8h_1a162505cbc33474815fa67ffa598525de.html">Define RP2040_STRUCTS_TIMER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_uart_8h_1a5ebd7450c3a72a6c259a07bc1a7e6ed1.html">Define RP2040_STRUCTS_UART_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__dpram_8h_1a91eceb42735a2137d5b18dd529707022.html">Define RP2040_STRUCTS_USBCTRL_DPRAM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__regs_8h_1a6997aeedbc0199464d73f01f22bc18b3.html">Define RP2040_STRUCTS_USBCTRL_REGS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_vreg__and__chip__reset_8h_1a7391981a90e42e45b7b69319d0cca05d.html">Define RP2040_STRUCTS_VREG_AND_CHIP_RESET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_watchdog_8h_1aedc004b5fe047ef90aa14afaf3b0d108.html">Define RP2040_STRUCTS_WATCHDOG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ctrl_8h_1ab87ea3934d7d3262a36136f14e9302e4.html">Define RP2040_STRUCTS_XIP_CTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ssi_8h_1a63afd39f99f0a5ea760cdc196e13aaef.html">Define RP2040_STRUCTS_XIP_SSI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xosc_8h_1aed697587b671e1a428cec43db9749d09.html">Define RP2040_STRUCTS_XOSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a039b662ae926d72b2114688f6e7b6612.html">Typedef RP2040::byte_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1ab6003b08f24d1fb81d0d62dcd916fb64.html">Typedef RP2040::byte_istream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a7da87a6a71a84074bbefc893bb657fe3.html">Typedef RP2040::byte_ostream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a4258d1f4583893fe90c7b18aa972f3e7.html">Typedef RP2040::byte_span</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1acd5068cec5be794f01d3f0d7bec6d0b3.html">Typedef RP2040::byte_spanbuf</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a69a2fa9eb10e155d7f18ceabd0456ab7.html">Typedef RP2040::byte_spanstream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a3dcab1853822d1b181f34b0c379f3a6d.html">Typedef RP2040::enum_id_t</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html">Typedef RP2040::struct_id_t</a></li>
</ul>
</details></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main" role="main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><button class="sidebar-toggle primary-toggle btn btn-sm" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</button></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/generated/structRP2040_1_1io__qspi.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>



<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>


<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>
<button class="sidebar-toggle secondary-toggle btn btn-sm" title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</button>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Struct io_qspi</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspiE"><code class="docutils literal notranslate"><span class="pre">RP2040::io_qspi</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_OUTTOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OUTTOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_OEFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OEFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SCLK_STATUS_OETOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OETOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_INFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_INFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_INTOPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_INTOPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_IRQFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_IRQFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_IRQTOPROCEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_IRQTOPROC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi25get_GPIO_QSPI_SCLK_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_FUNCSELEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_FUNCSELE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_OUTOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_OUTOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_OEOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_OEOVERE14IO_QSPI_OEOVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_INOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_INOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_IRQOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_IRQOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi23get_GPIO_QSPI_SCLK_CTRLER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi23set_GPIO_QSPI_SCLK_CTRLE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SCLK_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SS_STATUS_OUTFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_OUTFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_OUTTOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_OUTTOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_OEFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_OEFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SS_STATUS_OETOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_OETOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_INFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_INFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_INTOPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_INTOPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_IRQFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_IRQFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_IRQTOPROCEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_IRQTOPROC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi23get_GPIO_QSPI_SS_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_FUNCSELEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_FUNCSELE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SS_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_OUTOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_OUTOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SS_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_OEOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_OEOVERE14IO_QSPI_OEOVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SS_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_INOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_INOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SS_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_IRQOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_IRQOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SS_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21get_GPIO_QSPI_SS_CTRLER33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21set_GPIO_QSPI_SS_CTRLE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SS_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD0_STATUS_OUTFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OUTFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_OUTTOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OUTTOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_OEFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OEFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD0_STATUS_OETOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OETOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_INFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_INFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_INTOPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_INTOPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_IRQFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_IRQFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_IRQTOPROCEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_IRQTOPROC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD0_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_FUNCSELEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD0_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_OUTOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_OUTOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD0_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_OEOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_OEOVERE14IO_QSPI_OEOVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD0_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_INOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_INOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD0_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_IRQOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_IRQOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD0_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD0_CTRLER34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD0_CTRLE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD0_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD1_STATUS_OUTFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OUTFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_OUTTOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OUTTOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_OEFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OEFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD1_STATUS_OETOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OETOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_INFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_INFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_INTOPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_INTOPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_IRQFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_IRQFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_IRQTOPROCEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_IRQTOPROC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD1_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_FUNCSELEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD1_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_OUTOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_OUTOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD1_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_OEOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_OEOVERE14IO_QSPI_OEOVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD1_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_INOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_INOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD1_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_IRQOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_IRQOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD1_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD1_CTRLER34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD1_CTRLE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD1_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD2_STATUS_OUTFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OUTFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_OUTTOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OUTTOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_OEFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OEFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD2_STATUS_OETOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OETOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_INFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_INFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_INTOPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_INTOPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_IRQFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_IRQFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_IRQTOPROCEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_IRQTOPROC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD2_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_FUNCSELEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD2_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_OUTOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_OUTOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD2_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_OEOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_OEOVERE14IO_QSPI_OEOVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD2_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_INOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_INOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD2_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_IRQOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_IRQOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD2_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD2_CTRLER34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD2_CTRLE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD2_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD3_STATUS_OUTFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OUTFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_OUTTOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OUTTOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_OEFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OEFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD3_STATUS_OETOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OETOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_INFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_INFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_INTOPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_INTOPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_IRQFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_IRQFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_IRQTOPROCEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_IRQTOPROC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD3_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_FUNCSELEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD3_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_OUTOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_OUTOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD3_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_OEOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_OEOVERE14IO_QSPI_OEOVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD3_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_INOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_INOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD3_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_IRQOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_IRQOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD3_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD3_CTRLER34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD3_CTRLE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD3_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33set_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_INTR_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_INTR_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32clear_INTR_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33toggle_INTR_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi8get_INTRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi8set_INTREbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_INTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14get_PROC0_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14set_PROC0_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14get_PROC0_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14set_PROC0_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14get_PROC0_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14get_PROC1_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14set_PROC1_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14get_PROC1_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14set_PROC1_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14get_PROC1_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21set_DORMANT_WAKE_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21set_DORMANT_WAKE_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi21GPIO_QSPI_SCLK_STATUSE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SCLK_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi19GPIO_QSPI_SCLK_CTRLE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SCLK_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi19GPIO_QSPI_SS_STATUSE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SS_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi17GPIO_QSPI_SS_CTRLE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SS_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD0_STATUSE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD0_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD0_CTRLE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD0_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD1_STATUSE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD1_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD1_CTRLE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD1_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD2_STATUSE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD2_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD2_CTRLE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD2_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD3_STATUSE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD3_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD3_CTRLE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD3_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi4INTRE"><code class="docutils literal notranslate"><span class="pre">INTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi10PROC0_INTEE"><code class="docutils literal notranslate"><span class="pre">PROC0_INTE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi10PROC0_INTFE"><code class="docutils literal notranslate"><span class="pre">PROC0_INTF</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi10PROC0_INTSE"><code class="docutils literal notranslate"><span class="pre">PROC0_INTS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi10PROC1_INTEE"><code class="docutils literal notranslate"><span class="pre">PROC1_INTE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi10PROC1_INTFE"><code class="docutils literal notranslate"><span class="pre">PROC1_INTF</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi10PROC1_INTSE"><code class="docutils literal notranslate"><span class="pre">PROC1_INTS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTEE"><code class="docutils literal notranslate"><span class="pre">DORMANT_WAKE_INTE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTFE"><code class="docutils literal notranslate"><span class="pre">DORMANT_WAKE_INTF</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTSE"><code class="docutils literal notranslate"><span class="pre">DORMANT_WAKE_INTS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article">
                  
  <section id="struct-io-qspi">
<span id="exhale-struct-structrp2040-1-1io-qspi"></span><h1>Struct io_qspi<a class="headerlink" href="#struct-io-qspi" title="Link to this heading">#</a></h1>
<ul class="simple">
<li><p>Defined in <a class="reference internal" href="file_src_generated_structs_io_qspi.h.html#file-src-generated-structs-io-qspi-h"><span class="std std-ref">File io_qspi.h</span></a></p></li>
</ul>
<section id="struct-documentation">
<h2>Struct Documentation<a class="headerlink" href="#struct-documentation" title="Link to this heading">#</a></h2>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspiE">
<span id="_CPPv3N6RP20407io_qspiE"></span><span id="_CPPv2N6RP20407io_qspiE"></span><span id="RP2040::io_qspi"></span><span class="target" id="structRP2040_1_1io__qspi"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">io_qspi</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspiE" title="Link to this definition">#</a><br /></dt>
<dd><div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi37get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a803463199c163de8bce78f11c7dd2bab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUSs OUTFROMPERI bit.</p>
<p>output signal from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_OUTTOPADEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_OUTTOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_OUTTOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_OUTTOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa751a0fd7647eefd82f771ce7f73481a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OUTTOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_OUTTOPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUSs OUTTOPAD bit.</p>
<p>output signal to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_OEFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_OEFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_OEFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_OEFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a203199ae5584641efe96ca6f85f895f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OEFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_OEFROMPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUSs OEFROMPERI bit.</p>
<p>output enable from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SCLK_STATUS_OETOPADEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SCLK_STATUS_OETOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SCLK_STATUS_OETOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_OETOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1af0ba174a35ab5cdc5058b59fca17ead2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OETOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SCLK_STATUS_OETOPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUSs OETOPAD bit.</p>
<p>output enable to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_INFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_INFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_INFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_INFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a323591777765637777b31af75e52c960"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_INFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_INFROMPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUSs INFROMPAD bit.</p>
<p>input signal from pad, before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_INTOPERIEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_INTOPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_INTOPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_INTOPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a375f7709b853c1fb6440d146cb2fad37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_INTOPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_INTOPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUSs INTOPERI bit.</p>
<p>input signal to peripheral, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_IRQFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_IRQFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_IRQFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_IRQFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae0816e1cb2ab569020a63ad8ac8c5f11"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_IRQFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_IRQFROMPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUSs IRQFROMPAD bit.</p>
<p>interrupt from pad before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_IRQTOPROCEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_IRQTOPROCEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_IRQTOPROCEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS_IRQTOPROCV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad4e6b85c2b896560a752fb63c2d0e76c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_IRQTOPROC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_IRQTOPROCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_STATUSs IRQTOPROC bit.</p>
<p>interrupt to processors, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi25get_GPIO_QSPI_SCLK_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi25get_GPIO_QSPI_SCLK_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi25get_GPIO_QSPI_SCLK_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac474f712a9cca8479efceca14d7fb53e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTTOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OETOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INTOPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQTOPROC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi25get_GPIO_QSPI_SCLK_STATUSERbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SCLK_STATUSs bit fields.</p>
<p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_FUNCSELEv">
<span id="_CPPv3NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_FUNCSELEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_FUNCSELEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5dc21d0b14a4af42e9797893ac85759b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_FUNCSELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_CTRLs FUNCSEL field.</p>
<p>0-31 -&gt; selects pin function according to the gpio table 31 == NULL </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_FUNCSELE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL">
<span id="_CPPv3NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_FUNCSELE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"></span><span id="_CPPv2NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_FUNCSELE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SCLK_CTRL_FUNCSEL__IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa520a5ca43e7949bc0e99f9d84b729e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_FUNCSELE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SCLK_CTRLs FUNCSEL field.</p>
<p>0-31 -&gt; selects pin function according to the gpio table 31 == NULL </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_OUTOVEREv">
<span id="_CPPv3NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_OUTOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_OUTOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4cf68f17157f99adf16c8ac889c9bc04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_OUTOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_CTRLs OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_OUTOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_OUTOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_OUTOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SCLK_CTRL_OUTOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8625238519fde470a20be296af6be55d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_OUTOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SCLK_CTRLs OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_OEOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_OEOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_OEOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac68ed41623e5c8e588184db425b2b6e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_OEOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_CTRLs OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_OEOVERE14IO_QSPI_OEOVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_OEOVERE14IO_QSPI_OEOVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_OEOVERE14IO_QSPI_OEOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SCLK_CTRL_OEOVER__IO_QSPI_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0c15b149977ae2fe32b267137635019c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_OEOVERE14IO_QSPI_OEOVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SCLK_CTRLs OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_INOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_INOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_INOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a62f5955ced6585d77d698359a8bfc606"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_INOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_CTRLs INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_INOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_INOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_INOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SCLK_CTRL_INOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8b6f0a1638078a2cd64c6795561b1dee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_INOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SCLK_CTRLs INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_IRQOVEREv">
<span id="_CPPv3NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_IRQOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_IRQOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae3c590f45e82368aa172f46079483266"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_IRQOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SCLK_CTRLs IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_IRQOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_IRQOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_IRQOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SCLK_CTRL_IRQOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a37fa0c24694138ef98a157d2f8a59f63"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_IRQOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SCLK_CTRLs IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi23get_GPIO_QSPI_SCLK_CTRLER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi23get_GPIO_QSPI_SCLK_CTRLER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi23get_GPIO_QSPI_SCLK_CTRLER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SCLK_CTRL__IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELR.IO_QSPI_OVERR.IO_QSPI_OEOVERR.IO_QSPI_OVERR.IO_QSPI_OVERRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a64028f5781acb249b044a09009c0ed3c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SCLK_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi23get_GPIO_QSPI_SCLK_CTRLER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SCLK_CTRLs bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi23set_GPIO_QSPI_SCLK_CTRLE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi23set_GPIO_QSPI_SCLK_CTRLE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi23set_GPIO_QSPI_SCLK_CTRLE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SCLK_CTRL__IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL.IO_QSPI_OVER.IO_QSPI_OEOVER.IO_QSPI_OVER.IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1aaa7eadaced195cf07d58f0a7e5165297"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SCLK_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html#_CPPv4N6RP204035IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi23set_GPIO_QSPI_SCLK_CTRLE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of GPIO_QSPI_SCLK_CTRLs bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SS_STATUS_OUTFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SS_STATUS_OUTFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SS_STATUS_OUTFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_OUTFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1acbb58349661fd69237f1abb0d5cc2af2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_OUTFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SS_STATUS_OUTFROMPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUSs OUTFROMPERI bit.</p>
<p>output signal from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_OUTTOPADEv">
<span id="_CPPv3NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_OUTTOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_OUTTOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_OUTTOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae81fbdfbf21c96f184150c706614cc32"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_OUTTOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_OUTTOPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUSs OUTTOPAD bit.</p>
<p>output signal to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_OEFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_OEFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_OEFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_OEFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1af8301d106993c591632f71932274e428"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_OEFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_OEFROMPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUSs OEFROMPERI bit.</p>
<p>output enable from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SS_STATUS_OETOPADEv">
<span id="_CPPv3NV6RP20407io_qspi31get_GPIO_QSPI_SS_STATUS_OETOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_GPIO_QSPI_SS_STATUS_OETOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_OETOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab857661f58269f0ef1292dd25cc15639"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_OETOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SS_STATUS_OETOPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUSs OETOPAD bit.</p>
<p>output enable to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_INFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_INFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_INFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_INFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9683bd00db4d886ac2c166bd4f2b065f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_INFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_INFROMPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUSs INFROMPAD bit.</p>
<p>input signal from pad, before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_INTOPERIEv">
<span id="_CPPv3NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_INTOPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_INTOPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_INTOPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1afc203d01947bdb131f3c05361cd31eaf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_INTOPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_INTOPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUSs INTOPERI bit.</p>
<p>input signal to peripheral, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_IRQFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_IRQFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_IRQFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_IRQFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac18557984eb624bfefbd543489e0ac1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_IRQFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_IRQFROMPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUSs IRQFROMPAD bit.</p>
<p>interrupt from pad before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_IRQTOPROCEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_IRQTOPROCEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_IRQTOPROCEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS_IRQTOPROCV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6d028ad07fc0c74e71d3de9aa8b5a2c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS_IRQTOPROC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_IRQTOPROCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_STATUSs IRQTOPROC bit.</p>
<p>interrupt to processors, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi23get_GPIO_QSPI_SS_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi23get_GPIO_QSPI_SS_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi23get_GPIO_QSPI_SS_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a927a7a3b8579aff69983e3a23d271166"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTTOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OETOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INTOPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQTOPROC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi23get_GPIO_QSPI_SS_STATUSERbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SS_STATUSs bit fields.</p>
<p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_FUNCSELEv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_FUNCSELEv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_FUNCSELEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae649b447d1c9ed7c099196aa2cdbf4b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_FUNCSELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_CTRLs FUNCSEL field.</p>
<p>0-31 -&gt; selects pin function according to the gpio table 31 == NULL </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_FUNCSELE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_FUNCSELE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_FUNCSELE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SS_CTRL_FUNCSEL__IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a098643a888752f2002205d9ab0344328"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SS_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_FUNCSELE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SS_CTRLs FUNCSEL field.</p>
<p>0-31 -&gt; selects pin function according to the gpio table 31 == NULL </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_OUTOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_OUTOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_OUTOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4e0fc10d64b9fe691587d37aae6b3141"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_OUTOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_CTRLs OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_OUTOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_OUTOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_OUTOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SS_CTRL_OUTOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9352b4383d312d91406632d592bb576a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SS_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_OUTOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SS_CTRLs OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_OEOVEREv">
<span id="_CPPv3NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_OEOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_OEOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7eb586fd5daad61d0e8ecd365064c127"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_OEOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_CTRLs OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_OEOVERE14IO_QSPI_OEOVER">
<span id="_CPPv3NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_OEOVERE14IO_QSPI_OEOVER"></span><span id="_CPPv2NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_OEOVERE14IO_QSPI_OEOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SS_CTRL_OEOVER__IO_QSPI_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac8426c2bfbea5fe60f6bd9481bbf8066"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SS_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_OEOVERE14IO_QSPI_OEOVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SS_CTRLs OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_INOVEREv">
<span id="_CPPv3NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_INOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_INOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1aacd3934bdce7fe498d43ff97dfc9439f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_INOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_CTRLs INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_INOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_INOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_INOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SS_CTRL_INOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7e0e02cc77ec6269ab0b8c15122fae68"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SS_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_INOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SS_CTRLs INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_IRQOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_IRQOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_IRQOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2b18b332d6acea646210dd28f2804a6d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_IRQOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SS_CTRLs IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_IRQOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_IRQOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_IRQOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SS_CTRL_IRQOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0eefd8eebe201f397f63cf86715a72e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SS_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_IRQOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SS_CTRLs IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21get_GPIO_QSPI_SS_CTRLER33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi21get_GPIO_QSPI_SS_CTRLER33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi21get_GPIO_QSPI_SS_CTRLER33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SS_CTRL__IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELR.IO_QSPI_OVERR.IO_QSPI_OEOVERR.IO_QSPI_OVERR.IO_QSPI_OVERRV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac06604c61f640f98f56154ad12d46505"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SS_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21get_GPIO_QSPI_SS_CTRLER33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SS_CTRLs bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21set_GPIO_QSPI_SS_CTRLE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi21set_GPIO_QSPI_SS_CTRLE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi21set_GPIO_QSPI_SS_CTRLE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SS_CTRL__IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL.IO_QSPI_OVER.IO_QSPI_OEOVER.IO_QSPI_OVER.IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9126113b45497201556680d36689b1dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SS_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html#_CPPv4N6RP204033IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21set_GPIO_QSPI_SS_CTRLE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of GPIO_QSPI_SS_CTRLs bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD0_STATUS_OUTFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi36get_GPIO_QSPI_SD0_STATUS_OUTFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_GPIO_QSPI_SD0_STATUS_OUTFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_OUTFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0fb740e8d59ae36f1a04549224d2cc3c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OUTFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD0_STATUS_OUTFROMPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUSs OUTFROMPERI bit.</p>
<p>output signal from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_OUTTOPADEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_OUTTOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_OUTTOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_OUTTOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a31a600f2330056f75c83d2b5fe36226e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OUTTOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_OUTTOPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUSs OUTTOPAD bit.</p>
<p>output signal to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_OEFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_OEFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_OEFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_OEFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1acba6a594b1a083de51fc90f33e20fef2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OEFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_OEFROMPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUSs OEFROMPERI bit.</p>
<p>output enable from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD0_STATUS_OETOPADEv">
<span id="_CPPv3NV6RP20407io_qspi32get_GPIO_QSPI_SD0_STATUS_OETOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_GPIO_QSPI_SD0_STATUS_OETOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_OETOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a10130887f090e326597c306c27d4eb2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OETOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD0_STATUS_OETOPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUSs OETOPAD bit.</p>
<p>output enable to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_INFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_INFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_INFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_INFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5cd31f7cc01799ce6284f40314a1c560"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_INFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_INFROMPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUSs INFROMPAD bit.</p>
<p>input signal from pad, before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_INTOPERIEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_INTOPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_INTOPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_INTOPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab57eae47452de302e5cc7fa98327bd83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_INTOPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_INTOPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUSs INTOPERI bit.</p>
<p>input signal to peripheral, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_IRQFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_IRQFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_IRQFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_IRQFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1abd14905168791c85e3127e73a48b00bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_IRQFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_IRQFROMPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUSs IRQFROMPAD bit.</p>
<p>interrupt from pad before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_IRQTOPROCEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_IRQTOPROCEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_IRQTOPROCEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS_IRQTOPROCV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0c7cb663ad08f79b736cb23be451dbc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS_IRQTOPROC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_IRQTOPROCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_STATUSs IRQTOPROC bit.</p>
<p>interrupt to processors, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD0_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi24get_GPIO_QSPI_SD0_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi24get_GPIO_QSPI_SD0_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa811f465796128987a5fae0ca7269431"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTTOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OETOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INTOPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQTOPROC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD0_STATUSERbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD0_STATUSs bit fields.</p>
<p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_FUNCSELEv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_FUNCSELEv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_FUNCSELEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8d095d0a50649d7b8fe3b16a4674677d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_FUNCSELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_CTRLs FUNCSEL field.</p>
<p>0-31 -&gt; selects pin function according to the gpio table 31 == NULL </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD0_CTRL_FUNCSEL__IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1abf82110cc4db3c0b9134fae06b9ca1e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD0_CTRLs FUNCSEL field.</p>
<p>0-31 -&gt; selects pin function according to the gpio table 31 == NULL </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_OUTOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_OUTOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_OUTOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a366a0548c2971bcc3aec5d486de3819e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_OUTOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_CTRLs OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_OUTOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_OUTOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_OUTOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD0_CTRL_OUTOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5dbb0dc677cb75d6d7163e43a24971cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD0_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_OUTOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD0_CTRLs OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_OEOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_OEOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_OEOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0c70241683df2625915566f0b631cb3b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_OEOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_CTRLs OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_OEOVERE14IO_QSPI_OEOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_OEOVERE14IO_QSPI_OEOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_OEOVERE14IO_QSPI_OEOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD0_CTRL_OEOVER__IO_QSPI_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac5e0ab7248abba41d6a85b3da03fe517"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD0_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_OEOVERE14IO_QSPI_OEOVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD0_CTRLs OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_INOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_INOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_INOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a57d5959a2faf42b86fdf3f4587ffc20a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_INOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_CTRLs INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_INOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_INOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_INOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD0_CTRL_INOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1c70c3f9993b91199c00b3f42b8ff48a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD0_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_INOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD0_CTRLs INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_IRQOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_IRQOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_IRQOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a216ecd72a02b2338e2e4f73981676c0d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_IRQOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD0_CTRLs IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_IRQOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_IRQOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_IRQOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD0_CTRL_IRQOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3f2df14f6238c9d329b24447628966d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD0_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_IRQOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD0_CTRLs IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD0_CTRLER34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi22get_GPIO_QSPI_SD0_CTRLER34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi22get_GPIO_QSPI_SD0_CTRLER34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD0_CTRL__IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELR.IO_QSPI_OVERR.IO_QSPI_OEOVERR.IO_QSPI_OVERR.IO_QSPI_OVERRV"></span><span class="target" id="structRP2040_1_1io__qspi_1abb046af85b940e2dc958be07e8e3bb39"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD0_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD0_CTRLER34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD0_CTRLs bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD0_CTRLE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi22set_GPIO_QSPI_SD0_CTRLE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi22set_GPIO_QSPI_SD0_CTRLE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD0_CTRL__IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL.IO_QSPI_OVER.IO_QSPI_OEOVER.IO_QSPI_OVER.IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7e73293aec83590f69d47ae95cb365ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD0_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD0_CTRLE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of GPIO_QSPI_SD0_CTRLs bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD1_STATUS_OUTFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi36get_GPIO_QSPI_SD1_STATUS_OUTFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_GPIO_QSPI_SD1_STATUS_OUTFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_OUTFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a295570d64cf949be42e39324a24d0e03"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OUTFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD1_STATUS_OUTFROMPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUSs OUTFROMPERI bit.</p>
<p>output signal from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_OUTTOPADEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_OUTTOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_OUTTOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_OUTTOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1aecee00625071b60db79787ae3ab476e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OUTTOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_OUTTOPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUSs OUTTOPAD bit.</p>
<p>output signal to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_OEFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_OEFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_OEFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_OEFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a955aa84f4a1d5f3a9860df9c28003214"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OEFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_OEFROMPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUSs OEFROMPERI bit.</p>
<p>output enable from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD1_STATUS_OETOPADEv">
<span id="_CPPv3NV6RP20407io_qspi32get_GPIO_QSPI_SD1_STATUS_OETOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_GPIO_QSPI_SD1_STATUS_OETOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_OETOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4e6e05ab75276aba7b4cad984e1c6034"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OETOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD1_STATUS_OETOPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUSs OETOPAD bit.</p>
<p>output enable to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_INFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_INFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_INFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_INFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0b870f2ad655cfe466241df675b5c083"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_INFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_INFROMPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUSs INFROMPAD bit.</p>
<p>input signal from pad, before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_INTOPERIEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_INTOPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_INTOPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_INTOPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a023af1c95fbe8483c98762cca25a11cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_INTOPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_INTOPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUSs INTOPERI bit.</p>
<p>input signal to peripheral, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_IRQFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_IRQFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_IRQFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_IRQFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a17b5460b0d6d79b728a21ba1987f593f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_IRQFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_IRQFROMPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUSs IRQFROMPAD bit.</p>
<p>interrupt from pad before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_IRQTOPROCEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_IRQTOPROCEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_IRQTOPROCEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS_IRQTOPROCV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8a79504a4dbc8115255d366c1fc3a571"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS_IRQTOPROC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_IRQTOPROCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_STATUSs IRQTOPROC bit.</p>
<p>interrupt to processors, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD1_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi24get_GPIO_QSPI_SD1_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi24get_GPIO_QSPI_SD1_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1aadccd842e6fb4976fa1873522a3dd398"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTTOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OETOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INTOPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQTOPROC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD1_STATUSERbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD1_STATUSs bit fields.</p>
<p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_FUNCSELEv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_FUNCSELEv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_FUNCSELEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6c90106d3be2446c22b187b787260720"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_FUNCSELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_CTRLs FUNCSEL field.</p>
<p>0-31 -&gt; selects pin function according to the gpio table 31 == NULL </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD1_CTRL_FUNCSEL__IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a530b6b82f237c043e593163be07922be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD1_CTRLs FUNCSEL field.</p>
<p>0-31 -&gt; selects pin function according to the gpio table 31 == NULL </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_OUTOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_OUTOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_OUTOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a94d6052ef6252a0772844fd1269b9433"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_OUTOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_CTRLs OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_OUTOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_OUTOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_OUTOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD1_CTRL_OUTOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a414415643550eb38b923606ab4d696e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD1_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_OUTOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD1_CTRLs OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_OEOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_OEOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_OEOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a99ff208d7e68531e2f7015b93f4f7ad7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_OEOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_CTRLs OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_OEOVERE14IO_QSPI_OEOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_OEOVERE14IO_QSPI_OEOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_OEOVERE14IO_QSPI_OEOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD1_CTRL_OEOVER__IO_QSPI_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1abd8ca9a61edb66265181f5cfd4b6a72b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD1_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_OEOVERE14IO_QSPI_OEOVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD1_CTRLs OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_INOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_INOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_INOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0cb199479007c845010fc6ad21124aa4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_INOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_CTRLs INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_INOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_INOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_INOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD1_CTRL_INOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad4b4dfac2709498a5852da77d8bd05eb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD1_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_INOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD1_CTRLs INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_IRQOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_IRQOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_IRQOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac8fa8ca9fd0830aa7896adb1ec14c0ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_IRQOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD1_CTRLs IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_IRQOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_IRQOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_IRQOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD1_CTRL_IRQOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1af9d774ca3dbf0ba7c8275975fb8f9403"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD1_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_IRQOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD1_CTRLs IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD1_CTRLER34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi22get_GPIO_QSPI_SD1_CTRLER34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi22get_GPIO_QSPI_SD1_CTRLER34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD1_CTRL__IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELR.IO_QSPI_OVERR.IO_QSPI_OEOVERR.IO_QSPI_OVERR.IO_QSPI_OVERRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0cafbbbc91ba09b58b791e9673a9af12"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD1_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD1_CTRLER34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD1_CTRLs bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD1_CTRLE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi22set_GPIO_QSPI_SD1_CTRLE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi22set_GPIO_QSPI_SD1_CTRLE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD1_CTRL__IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL.IO_QSPI_OVER.IO_QSPI_OEOVER.IO_QSPI_OVER.IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1087fcdba3af5aa944c42fe63ae05454"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD1_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD1_CTRLE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of GPIO_QSPI_SD1_CTRLs bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD2_STATUS_OUTFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi36get_GPIO_QSPI_SD2_STATUS_OUTFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_GPIO_QSPI_SD2_STATUS_OUTFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_OUTFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a64d8e8829d46b629bed4d896dd9cc6b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OUTFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD2_STATUS_OUTFROMPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUSs OUTFROMPERI bit.</p>
<p>output signal from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_OUTTOPADEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_OUTTOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_OUTTOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_OUTTOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9b594b2dafb91268ec5a30182f6d2631"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OUTTOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_OUTTOPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUSs OUTTOPAD bit.</p>
<p>output signal to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_OEFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_OEFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_OEFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_OEFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1aba097e21ebb302b37a6f8ecc977a116c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OEFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_OEFROMPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUSs OEFROMPERI bit.</p>
<p>output enable from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD2_STATUS_OETOPADEv">
<span id="_CPPv3NV6RP20407io_qspi32get_GPIO_QSPI_SD2_STATUS_OETOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_GPIO_QSPI_SD2_STATUS_OETOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_OETOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae3fc50dda227ce77adc2f8e3c1b22893"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OETOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD2_STATUS_OETOPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUSs OETOPAD bit.</p>
<p>output enable to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_INFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_INFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_INFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_INFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a445c093f4d2dafd98e926c1635713eed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_INFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_INFROMPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUSs INFROMPAD bit.</p>
<p>input signal from pad, before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_INTOPERIEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_INTOPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_INTOPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_INTOPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a423ef3b444f9044d977d87b4739f42d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_INTOPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_INTOPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUSs INTOPERI bit.</p>
<p>input signal to peripheral, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_IRQFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_IRQFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_IRQFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_IRQFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad3cd42120be730227669fc91c248ab12"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_IRQFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_IRQFROMPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUSs IRQFROMPAD bit.</p>
<p>interrupt from pad before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_IRQTOPROCEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_IRQTOPROCEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_IRQTOPROCEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS_IRQTOPROCV"></span><span class="target" id="structRP2040_1_1io__qspi_1a89a30377c8e9eb9f170a32f095753318"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS_IRQTOPROC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_IRQTOPROCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_STATUSs IRQTOPROC bit.</p>
<p>interrupt to processors, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD2_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi24get_GPIO_QSPI_SD2_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi24get_GPIO_QSPI_SD2_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a71e217a89aa19827ee72f412a4f96dc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTTOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OETOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INTOPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQTOPROC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD2_STATUSERbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD2_STATUSs bit fields.</p>
<p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_FUNCSELEv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_FUNCSELEv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_FUNCSELEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5ce7921ceab59c4f768624c16a5e6467"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_FUNCSELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_CTRLs FUNCSEL field.</p>
<p>0-31 -&gt; selects pin function according to the gpio table 31 == NULL </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD2_CTRL_FUNCSEL__IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6b0c2b1a52a75e080d7c850bc7d18ee7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD2_CTRLs FUNCSEL field.</p>
<p>0-31 -&gt; selects pin function according to the gpio table 31 == NULL </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_OUTOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_OUTOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_OUTOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1aca679fd157df1d380beb67451f2d2728"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_OUTOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_CTRLs OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_OUTOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_OUTOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_OUTOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD2_CTRL_OUTOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1aba3bb96d3c989a4ba32abf80fd88d13e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD2_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_OUTOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD2_CTRLs OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_OEOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_OEOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_OEOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3d73b9050a25a55a82e8ec7b0908adcb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_OEOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_CTRLs OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_OEOVERE14IO_QSPI_OEOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_OEOVERE14IO_QSPI_OEOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_OEOVERE14IO_QSPI_OEOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD2_CTRL_OEOVER__IO_QSPI_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1e03dbe4fbde30834527020b01030fd7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD2_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_OEOVERE14IO_QSPI_OEOVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD2_CTRLs OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_INOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_INOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_INOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7c78ec7c57a18a4da36c9a5eb0348e46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_INOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_CTRLs INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_INOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_INOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_INOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD2_CTRL_INOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a690aaf8cdf90d515ac2fbafeb963984f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD2_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_INOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD2_CTRLs INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_IRQOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_IRQOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_IRQOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8896b64cf80f08c645987cd7963b33bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_IRQOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD2_CTRLs IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_IRQOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_IRQOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_IRQOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD2_CTRL_IRQOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1afd0a44f513964a0d3dd37ce773ac4132"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD2_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_IRQOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD2_CTRLs IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD2_CTRLER34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi22get_GPIO_QSPI_SD2_CTRLER34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi22get_GPIO_QSPI_SD2_CTRLER34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD2_CTRL__IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELR.IO_QSPI_OVERR.IO_QSPI_OEOVERR.IO_QSPI_OVERR.IO_QSPI_OVERRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a108f4a710e58add1afd56edbbedbef9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD2_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD2_CTRLER34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD2_CTRLs bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD2_CTRLE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi22set_GPIO_QSPI_SD2_CTRLE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi22set_GPIO_QSPI_SD2_CTRLE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD2_CTRL__IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL.IO_QSPI_OVER.IO_QSPI_OEOVER.IO_QSPI_OVER.IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a47c7c1446bb54c272e15bee937d878ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD2_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD2_CTRLE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of GPIO_QSPI_SD2_CTRLs bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD3_STATUS_OUTFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi36get_GPIO_QSPI_SD3_STATUS_OUTFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_GPIO_QSPI_SD3_STATUS_OUTFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_OUTFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae6fa9ef83504ffd3a41d15429d8be909"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OUTFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD3_STATUS_OUTFROMPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUSs OUTFROMPERI bit.</p>
<p>output signal from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_OUTTOPADEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_OUTTOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_OUTTOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_OUTTOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f51af58a5459564319238cbe62c0893"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OUTTOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_OUTTOPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUSs OUTTOPAD bit.</p>
<p>output signal to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_OEFROMPERIEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_OEFROMPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_OEFROMPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_OEFROMPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a247d5f15cbdfcb78d029ba360a3cab09"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OEFROMPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_OEFROMPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUSs OEFROMPERI bit.</p>
<p>output enable from selected peripheral, before register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD3_STATUS_OETOPADEv">
<span id="_CPPv3NV6RP20407io_qspi32get_GPIO_QSPI_SD3_STATUS_OETOPADEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_GPIO_QSPI_SD3_STATUS_OETOPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_OETOPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8c908611fd80910b2cd54fcc6bbb316c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OETOPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD3_STATUS_OETOPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUSs OETOPAD bit.</p>
<p>output enable to pad after register override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_INFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_INFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_INFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_INFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1a74a2a6ac0684e7f5e2689b880b3b3a04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_INFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_INFROMPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUSs INFROMPAD bit.</p>
<p>input signal from pad, before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_INTOPERIEv">
<span id="_CPPv3NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_INTOPERIEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_INTOPERIEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_INTOPERIV"></span><span class="target" id="structRP2040_1_1io__qspi_1a07e75fce067229ef1a019aab3e0a9d2e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_INTOPERI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_INTOPERIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUSs INTOPERI bit.</p>
<p>input signal to peripheral, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_IRQFROMPADEv">
<span id="_CPPv3NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_IRQFROMPADEv"></span><span id="_CPPv2NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_IRQFROMPADEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_IRQFROMPADV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa34e0115971d2a887f95f3799b5b3d76"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_IRQFROMPAD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_IRQFROMPADEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUSs IRQFROMPAD bit.</p>
<p>interrupt from pad before override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_IRQTOPROCEv">
<span id="_CPPv3NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_IRQTOPROCEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_IRQTOPROCEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS_IRQTOPROCV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae081ecb7f617673b29e75ed097441478"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS_IRQTOPROC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_IRQTOPROCEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_STATUSs IRQTOPROC bit.</p>
<p>interrupt to processors, after override is applied </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD3_STATUSERbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi24get_GPIO_QSPI_SD3_STATUSERbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi24get_GPIO_QSPI_SD3_STATUSERbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_STATUS__bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3e43c14b369d0a2a775fe3447aaa1824"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_STATUS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTTOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEFROMPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OETOPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INTOPERI</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQFROMPAD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQTOPROC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD3_STATUSERbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD3_STATUSs bit fields.</p>
<p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_FUNCSELEv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_FUNCSELEv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_FUNCSELEv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1ab9f6c077af4f7645e25e2319bcf9e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_FUNCSELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_CTRLs FUNCSEL field.</p>
<p>0-31 -&gt; selects pin function according to the gpio table 31 == NULL </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD3_CTRL_FUNCSEL__IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELV"></span><span class="target" id="structRP2040_1_1io__qspi_1a276c622e870aa62c1d1f57760b3e7f4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD3_CTRLs FUNCSEL field.</p>
<p>0-31 -&gt; selects pin function according to the gpio table 31 == NULL </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_OUTOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_OUTOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_OUTOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_CTRL_OUTOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7f156b3f4af0d02c128fe69ab6235e49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_OUTOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_CTRLs OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_OUTOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_OUTOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_OUTOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD3_CTRL_OUTOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab21b000fbe5b0c92b00e05afbfbe7979"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD3_CTRL_OUTOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_OUTOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD3_CTRLs OUTOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_OEOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_OEOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_OEOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_CTRL_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4094eb140bd8887a19541d55bf5c37a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_OEOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_CTRLs OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_OEOVERE14IO_QSPI_OEOVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_OEOVERE14IO_QSPI_OEOVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_OEOVERE14IO_QSPI_OEOVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD3_CTRL_OEOVER__IO_QSPI_OEOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8bd1cd61b75a66b941f7ea22403ef7de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD3_CTRL_OEOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_OEOVERE14IO_QSPI_OEOVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD3_CTRLs OEOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_INOVEREv">
<span id="_CPPv3NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_INOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_INOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_CTRL_INOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a617451e8803ed995cb611063c8f4f22b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_INOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_CTRLs INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_INOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_INOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_INOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD3_CTRL_INOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a97b6920aed80323363310569d30f7f4c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD3_CTRL_INOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_INOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD3_CTRLs INOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_IRQOVEREv">
<span id="_CPPv3NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_IRQOVEREv"></span><span id="_CPPv2NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_IRQOVEREv"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_CTRL_IRQOVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5f4968c76642b48ce49656ae4383d415"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_IRQOVEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_QSPI_SD3_CTRLs IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_IRQOVERE12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_IRQOVERE12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_IRQOVERE12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD3_CTRL_IRQOVER__IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a74441c6a692b22cbb61c49745ed70e36"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD3_CTRL_IRQOVER</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_IRQOVERE12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_QSPI_SD3_CTRLs IRQOVER field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD3_CTRLER34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi22get_GPIO_QSPI_SD3_CTRLER34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi22get_GPIO_QSPI_SD3_CTRLER34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::get_GPIO_QSPI_SD3_CTRL__IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELR.IO_QSPI_OVERR.IO_QSPI_OEOVERR.IO_QSPI_OVERR.IO_QSPI_OVERRV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa45939b0f83a293ed95fffe1e83ec8f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_QSPI_SD3_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD3_CTRLER34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of GPIO_QSPI_SD3_CTRLs bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD3_CTRLE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER">
<span id="_CPPv3NV6RP20407io_qspi22set_GPIO_QSPI_SD3_CTRLE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"></span><span id="_CPPv2NV6RP20407io_qspi22set_GPIO_QSPI_SD3_CTRLE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"></span><span id="RP2040::io_qspi::set_GPIO_QSPI_SD3_CTRL__IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL.IO_QSPI_OVER.IO_QSPI_OEOVER.IO_QSPI_OVER.IO_QSPI_OVERV"></span><span class="target" id="structRP2040_1_1io__qspi_1a97522b910a85e9eb9c3ff082771e07fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_QSPI_SD3_CTRL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html#_CPPv4N6RP204034IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELE" title="RP2040::IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"><span class="n"><span class="pre">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">FUNCSEL</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OUTOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html#_CPPv4N6RP204014IO_QSPI_OEOVERE" title="RP2040::IO_QSPI_OEOVER"><span class="n"><span class="pre">IO_QSPI_OEOVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">OEOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">INOVER</span></span>, <a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html#_CPPv4N6RP204012IO_QSPI_OVERE" title="RP2040::IO_QSPI_OVER"><span class="n"><span class="pre">IO_QSPI_OVER</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">IRQOVER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD3_CTRLE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of GPIO_QSPI_SD3_CTRLs bit fields.</p>
<p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6cd94855cb66d2ac8b882d762becb262"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi34get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi34get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9ecd01d45c3ca947bdfaa2d6ab112190"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abcf6f0fd12d5a6cee871b25a9d1a977e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa8c92c693f1b39bb17388eddc624fade"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afbd3cbf5f85711205e51f60f668149d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1961fb3d231c55e640e0334fd8afb589"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aab60525afb5f4cd8ebcd6e746184c928"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33set_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33set_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33set_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aed54b357f4332459afe1ee207bd08210"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33set_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi35clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi35clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a728f8343b921a7392811167322fd371f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi36toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi36toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af1075e64077c93e4379771c05f4935a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad13afe1d408665b31adc0410b6168e9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad09e7e4d632eec1f7e7eca8870d3f82f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30get_INTR_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi30get_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi30get_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aabea1e406c1fc36db81343d65ed9df9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30get_INTR_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi30set_INTR_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi30set_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi30set_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad72acc5ee9a41c7e21b3922bf3c9ce27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi30set_INTR_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32clear_INTR_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32clear_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32clear_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a07ea939afc678ef57c1378c2cea821f0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32clear_INTR_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33toggle_INTR_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi33toggle_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi33toggle_INTR_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a46e86f2ea1e224a106e1f11b9416f617"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33toggle_INTR_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad8b24006ae385e8b4c781b84bcae03a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af16cd6dfefbc2da0f4f2f54b3f1c90df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a117fc0ac93d5bb4c04f1a8304114d497"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae31a58e5b80a985d4f5d1de441ec0caf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afccdaff2f9f5f77cf6d11a1e16ee4dcd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1afb43c22ee707d8cf5efebc28a8624fa2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afa742d2bad608d8f365a250e847ecb38"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3ecdda2f64af2fb4bd3ec58c0444b983"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a20386a9ec7581b70deb20c78788ed307"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad7598385737ce4f67b6ade8c39721573"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1d85dba370c34b1a514d8a6365e60067"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aaa7c8be486a986e542bcde536874429e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a65180c8637cce45e20d621abf6d4de24"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aced9b0cd8da91158585e56066ba19f3a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abb3342ec29b5a5717bfc4446757ffe23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a153c9615ac88365288807985d88604ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7b00423acc9c8b70457361237fa927fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa5836536db44eb5abf619a11e277636f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a43b403cd356bc0c824620c5a148b5c15"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a55f2a7f0a1637a40e591ca4ba2cd44a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a222ee3ee37fdef2cb39200b24ff01988"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a414e8e8bd2382d2c39364b941f52af39"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7753f96da9bf08565877d9b3056cba51"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ada92f1201de973f344f573684ee938d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aff0f7867665bef74f7d2c8d355e0ebcd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5f39973c4388b3e5ecd0f50bc52241c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac957af7668be6a863e39c6e7618bf6af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7bb8c5c1987f1b0edfc680adc0aeaca7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0af74058694ed03e6c7feac26bf5654e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a662406b7a032bd9283741b51c8128fda"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae251f4d9fc4a162045d1ba5550377791"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a24d7aef5983e49dae153d05efad92853"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a099a8ef416bab42c24f37d5a17724352"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5d053624bb620b95163dc337687339a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1de09eb292c80294217da3ec64a519f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae5883684e860803e0650a3d1fae3e3d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab11e06de3f1c076fd58b9fbf477e9932"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae1f219529c5faf8869893735e31d9ff5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0504d0e3246a198a4499ff2c4cf292f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab7146bcda07b84e1b6a5e43e9c70cae1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_INTR_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acb2976e7be6e6d609380a2dd0cace0c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTRs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_INTR_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a26fd031c68e063d25fdd9d82c1cdb5b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTRs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_INTR_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1cfec006404c9bd4d940aa094f86b581"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTR_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTRs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a88c37e0b23d5f14ee280b5ab28eeaa6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTRs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi8get_INTRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi8get_INTRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi8get_INTRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_INTR__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1e5f4553bca7ad55e063c54b21342991"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi8get_INTRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of INTRs bit fields.</p>
<p>(read-write) Raw Interrupts </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi8set_INTREbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi8set_INTREbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi8set_INTREbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_INTR__b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1a69cdb423385f711616577225b1ccc80e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi8set_INTREbbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of INTRs bit fields.</p>
<p>(read-write) Raw Interrupts </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a100338fdac7c95b7d169dd9d06134d8f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f82ba309f5b1d617ce712f328071fc3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a47056754777b2f94127c232652ffe086"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a39bdf51e7bdc8534dabc19f072839e9d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a695dd0d9a01c0247ecc6d288a9d0b510"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab171a06403bc88f16effa8a12757915c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa33fc3b6f2b2f515dd41f37ede5ab7dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi43toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi43toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7b81bc3dd801f9de0c7023005a7ca960"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8d4302c974f8408ffd64270387156deb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae480138721330f0abdbd90e7762fa5ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a570b748c42211eaa20c3ef107759690d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7bc865111c533248b6de8a65ade60bb1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab3e48e7390b0293624f619f6f04ff3f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5a4cdb612ae8065b102bdd692fa55a1e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a998dc3a0047551978c57a3c60ec1f8f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a78c839f884649171950b4a097bc00a88"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aea5f406341a7621a76a63bbf14df9f9a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1acdb42378698220538a6dbc7adf65ed47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad8da896b01e84f5d660885d53c24a02c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac1045d478929f8dc61c9154e57714b38"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9b4890b831ffed0f2e01abfbcc0b0500"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6b266eb1abbaeff98e2d326f571b71d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acddc867a944c41b25a233d0c6a40fe84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3423717e44400fa7d49439448fc81f18"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae8dbabc8a5ae393eb239bf0c5605de82"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa04f67c4e99bcdcb2a7da13d82d9c6b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a10d56b8a96ec9a89e4f97737b1d51161"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8d294034d1c2ce7ab03377496adab756"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a02eb4e7464b337a521266674ad752a13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1ac37b587c8c972ae2558fbc9ba7b4a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a414918dab307484a10e5b536031982ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aba189e19efb5ad5a46d86d8f382fafef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab810c1ffe2486288af78934b02aff85c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a849e5bb35e6dec5f6a25e4d6b297ca1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1a173263dd9efe8c4031d9c83380803e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af8424426f5da69b58b063288f9017a44"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2d7843704f5caa2c68fa96540483f73a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a86301f7d6f5bf0149a65d39816e2ea49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8f03937df2b6e0009b9a1da707283040"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a773c89cc2caf935a610ee15863b69947"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a73ce4f470ade60bac2e5d23b30dd4f13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab65efae65803ffe7c67d630dfe851939"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af08f780076679cc68b32f2e9d11d70a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9cae8b793761dbaa26183595a0ef55fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae793622adcdfec84d76604e3b6e70432"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a997c1352e29c8526cb1c7a2192ad23a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1b9cd556faf134a65f2423956aa81f69"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acbb1287ca279a0d3c009e36cf063814e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a69379121e6160d20c54fddaedb8d6634"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af25241426a97ca1d5bf42650525b6cce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a671b9baa1dc9f4f4a95633c029a9f5bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a126298f14dd2cacd8cc7f4d37c111548"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a98286253f1a1de481156ef5bae61b46c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af68fc104856ad395beb65d9cc79c9905"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5cb1934660bee399c516f912f108d2c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a80f8300186dc0f089527010d9c204d0a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae9acb2f5cbf81d87f9175555da078649"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aad238e410267d2be241812e207dd9f30"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a54f3ce0e64a5f87bdd786b4677ce89b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a82b6e7e400017f3c42d9066691a901c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2b0fad93292a6e352f52b7b98f3b43a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7f81d154dd2271c86305cc8ad183a7f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7b26eaccbfbfd44615eb15ea3f019e85"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac444d82e9eae85e0490e851e864f8b27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae53b0f4e4f045c09fe2adbda3ef99f1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a22699274bb3f2de47f5f1b0105caa0c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4338d4d6a6f0a38692dac8f86dd14738"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2b20e1fac3db8442a69d399ff23fb169"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a38d2e896406f4a30c6e49321f4685f3c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a12f013b0a736a903ee6ae9ed909ce80d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a72cf352d7ffa4c1b22d37c2f73c5b4fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac0816fb72ce82915d5507209f25bed2c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aac792aa2c1260f6bd8a7d2fbe8070dfc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0cc4f1f4c83180b87a516690c3c9813e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a726867d8f0bfe7f3e409a27c7aa3d404"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0dc19bf707822ba82482235b3a6837ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a77702b064e184d8b00e78befc3976741"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af14862874c5323379cf047f53fc0f041"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af4dac707c93264f6fbddd0ef0b029217"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aef0e471099ead98a6942ba2b78075874"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae959821253be25b8919221b8ce89ff06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af9662890a2e73a75993a50041107c193"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8379ca5692c050bde21e7571de9d3c0c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2c86cff064db39439d2e1eeda246b7fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a01941d3d95f0ab4da5082206ecfc886c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6a976463d1f808b0df9b2e63c33f4052"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae8142fa3a1fa18f25b227f1fc72e0d9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa97fbfa73fb0bb6cc356399c6fbe7d9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6106327aa7bbcf091b1afb7446933393"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a60b051d306a29b1397ec9fd22e986bd8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a702dc9171b08d25e2bb7d4e9749d0f33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abf83ce55c0b71cb01e7dcfdfbdd407e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a15ec22438bbdb2027ddd4181e0ee69ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTEs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2138bf07d003a8eefc1a251dcc9882d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTEs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3080acf66fe70708697d8a8907a1efbd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTEs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6753ec078f3f5c9b3d4fa20f1d91a349"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTEs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14get_PROC0_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi14get_PROC0_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi14get_PROC0_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_PROC0_INTE__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a662116c3c78e85f45618704eecd65787"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14get_PROC0_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of PROC0_INTEs bit fields.</p>
<p>(read-write) Interrupt Enable for proc0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14set_PROC0_INTEEbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi14set_PROC0_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi14set_PROC0_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_PROC0_INTE__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1a02ad50751d6c5c93d2c2478e688589ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14set_PROC0_INTEEbbbbbbbbbbbbbbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of PROC0_INTEs bit fields.</p>
<p>(read-write) Interrupt Enable for proc0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a29605f1f2b55186b6ace6a48b4e8b71f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a35a45ab8b338e967e243a20d0ec131a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab9acc3053f7efa98a82feacb14b8b738"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3594ad5021e72db8963eb68f455fee98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7709bf5ddfb95624022ab5c891881014"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aed2ecd2eb7494a90d8c5f1a8363a4fe0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5f4687e7b3d37b7b681a1f745b1f1439"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi43toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi43toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa92170c571aba4e25216013fcb7fee6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a88ed3820dc6156c2de46543bc1af7931"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af584e379f8776a584f8aaf7fc72bd204"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af25080354ff0e6d9bdb591123d21668b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a99ef457acc63c8e129cb1df40d30a7d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a97a564e10a3565d32db1232a2fa86dd0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6abf9d32d24c925b5b01bebff49e2c5d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa754a87c898df27657fe83ac046d5a00"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1adc9d711b7e8b37d02319e67a4c6a751c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a11ed6c50576806e07d4ccd252a944dcb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2da740ea29b2b067bc51652e6775b227"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a20aa4d81c8c6a26156a199e37b957511"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a832ef533c65be8e9bed8555578a2a916"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acf013658b795842d5374e1c8309c804e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a45b1fbf3359d70f6ee0ccf981a6fd4eb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2c7a0c9364fc6a3557da9683e67e6c27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a680cd4b106ec411b6fdbda5458827ea6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3b4f0f2354e34b4d14669ff8f03b97c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a315d1d304aed425034a2684d91b47f94"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a621df23ebac7ec7837f725f5dd4250a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ace15d753cd21c3c983a6771fc0ac480d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab748bf433856e50d83950a7ba343749c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a96780ea1ddb7354503d7068a3130c540"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8ac8b89a5c0d6970c871eb6692b92413"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a82a07183756f19aca65fd2bf0df105ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3edbe6cf55d8d116aebafee27d93c8a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f1c4f171abf64889530ae031a5cd674"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1acf7474e1ceeb0ba02b3b91fca08f53da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac87720f936a9efddba961f214d2b393a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acd9db7413e466ce1cf9f32c25b61cbec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1c029297b727b229d02fa40a11e0b3cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aef962701d663371afd1dda411a89b95b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5c8bc16aaf959dc6d29fb02a2604a812"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a17aaef24f4a5bd16eced1b3cc63d6455"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abf1b1998b61584f43bd9235841bf022d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a513e2d5ebc2e13c06497546c217fffe4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a45befa3612726593e8c35049e40bf885"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad93459ad1054fd68186fe1fbb6f46ed7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a60092d022846d57a4fc768b68a96541e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5b7a63e1869c4823d8679026254807a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aaea32284f3a449d6cb69d2cd3cd732c6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6aee79745fa088d45e14ac63823d66b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3210651f062847b66525be139057c94a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5b91e9d44d10bb6e682259d9c3f83c0f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a80e4ae4c552f84d648250c0313fa0d65"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9486d0fbddfc7d4114d0bc2eec54b04f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3745fa804494df78cf6c5995f5e48d4a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9dac7ccd8530065118e43d3ee4ac78c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae64ad99f89e850a7b2ecbea02b6650c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a54eb1d959d91594518936f23b828ddf2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a32deb7558db2f63a8712304304c345c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3ad1a1d1ff79f6270b25f099436a17a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a61379e2ff16c04ff3560f08a69094d66"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a79b32897913fbf3af3c7f85026588465"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa7594a424be47fb963247a310211cc13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a18862289f075e89ff1a427268c2a6f21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a49c0d78697ee8f18bcef55738322c161"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a800caf02a348600930403f44af9e4ed7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab6be7e4596a2c30fea99b49ce473ffa5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae0fba74c9dbaacd7e8cdad2470da6632"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a55e0bc5e6d79c030cdc94a101deec410"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aadda3b5795e265ce423e5e9493819924"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a138d8de14675599c66da475eadf1e09c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae888b45f04fc33858dd7dce7112ad871"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a275e2b9171adf3cee724934532001f4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a59e1faca3494829337d6f4f3b2793ca0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a436dd85b162b0fbd6660c52a8a30551a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a105aa8ebb487da9d4980975c72612f20"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac9bcfd78848e839e81122d5015f96562"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af52b0c1a51c380e1947210b7254a990c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a95dbae92d39b28adce4de150992b2b23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aed39598094d83df79bc6291dceb1cfb2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1afe3f72f366cab1b015f1099e54f4b379"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac2d192099509b878332377556c50c25a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afcd02628fe6937bbcf0ee0f5f7bba0b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a86b468d7d5ce841a41806cde69d1e6d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abcc724de7cb5aea1a3eef7203b522833"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6254e284e8487f77b0690b5cfc971887"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aaaea5aba04f1443bcdb048f08b72d27c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a152e7a7ca5457b8a1cb8b942a6732dde"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a27a2ec5672e71dcb6770517195cf2c8e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a21952832fa09367bbd570dc1ef148dab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac1026af6265f48b70fa2a5da63e88190"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a257f47f4e2dbc8a617e18ed2b68e66a1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5df5b20137eaf38ceb23d2103ea22427"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa7902852b6246fc3645e5f1b088d5bfb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTFs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1adfae9225fabf03ba9f71f1a7e51b4ae3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC0_INTFs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab6b585bcc20e7280a52681d54cddefba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC0_INTFs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5532d419fe2ae39dd07717d7c53396ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC0_INTFs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14get_PROC0_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi14get_PROC0_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi14get_PROC0_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_PROC0_INTF__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8a95c7e7f48c4fc9cbc2dd3e15b2ddd9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14get_PROC0_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of PROC0_INTFs bit fields.</p>
<p>(read-write) Interrupt Force for proc0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14set_PROC0_INTFEbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi14set_PROC0_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi14set_PROC0_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_PROC0_INTF__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0a6f2537f2fbd9562433c49e923c5bfb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC0_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14set_PROC0_INTFEbbbbbbbbbbbbbbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of PROC0_INTFs bit fields.</p>
<p>(read-write) Interrupt Force for proc0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abbec6f5a18dc36022d0c880f658c8700"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8522aac28012f1feb59833bc9138b1b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a66737eb35e1b5eb3027e31ac79df317b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8d5cfe7802ecf6191cceeab76a4acc91"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9b96fd58f0a2512b610bb576cdaf80bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a19a633a41a6a36aa2a6b4cec2a6e858e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a149c4e5744a33301ca3e14f0b769ef6f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa59d384205455d64cdb9b1adebd9303a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7d071cef3ef31a0c04ba511edb4e8e77"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3ece88f169ae3c2e796815f9ffe7ee24"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad6cbe71317d739b3386e53fb1d76c494"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae10826ee40eef8306b50a52649bd253a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4583f9f121ba58c27548b7525cf54d6e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6e6097e6276573ea7fd24b31961e868b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a031e0f65e6126f83e2807cb8ab8fc5e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a519ab9e146018fcba61c91ca5c240c04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad68d81a1fd8045db29ad098da8e1ae97"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae7137529bbb614ca6d86d44371a7da5a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1adc8d5a2c6a085e843020c54283aa7c4f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a392f22137fb584ec51802c88c2e19506"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a432573c56622e4c0ad56f059adb35503"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a748b227a04a8e28fc65b0dcef569111a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a73ff2967c87521100631a18b037efbf5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acac0078dee657b99c0e08a3fba862753"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC0_INTSs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14get_PROC0_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi14get_PROC0_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi14get_PROC0_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_PROC0_INTS__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a03f1163225d9412efb2f0f49d078a39c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC0_INTS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14get_PROC0_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of PROC0_INTSs bit fields.</p>
<p>(read-only) Interrupt status after masking &amp; forcing for proc0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab05031a45fd94e00253c5577b3acd9c3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a87e2bea7aa603e9d726150732d66294b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3a380520b187f8d53428f03fbfa9208c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1acc2740d9aa70142ca5b1f67176e00465"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a70107a33517dca395099d414fc65ad1e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4aa4f7257271d181cca4b94d82422008"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a730e28f9fcf0e5fa6c4bf9bd60a6e2b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi43toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi43toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeedd2fde7e0af97f488497d53ccb114b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2cb6dc59c7f06ce1d5b21a700c0c8b79"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2758e47ebc5653fed4bde184e9dd556a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a222ad856e63a39c7939dc8a91a6d49ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a91d0847565f6aca829745ce4b06c33bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a01efadbdbbc68bbc8e18baca8b027494"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1185e153971fa8c3d8fb56051c00e25b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1956d6e707f0610234bfe2224c189ab2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad520267d4e5f337ef37e88412acda1d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a84cb1cf036327aa5d36e0a14961e9869"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5d6cd8a67cbac6fc52687fcd3377a0cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a840c1163842a98217f3158dde404e9c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5a20edfca08adc59f30334000bcbc517"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a31b61a2e43e1082f92ab6f47df0043b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4fd1a27a3276b715277e11add2206f69"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a13b44b8c8deabda75860a7958761eb9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1afbf51aaba924286646751dab66795d42"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3ac6371ee4d334e498feefe286d0bf12"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0fbbad6678ecf565b622a69ba5e3ce01"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aac4023940927b1cff6315d6bc3a80590"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa67709e7b37e1ca2f7a1ed76c5ac5f96"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a40c679c05c91400543018f7cf2a0536f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a922ce2df047cb7077e8bf1e959276896"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4e661bdcf292c10f3e56fb2f798bd44f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac934148dcddbf0d16ae01c80f43d4c1b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac9d156737b456efd823ced74c003b211"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a54fca3a0c6b708cdefda5e0747cf89b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad3c1693eb98bbc876ce292818e730558"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a660f93de1b337248f16f8010fbc09729"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f5cb467a7836c1cdafff78fe54e2e6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af22a46e3c4f44388f31e418516bc93ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae096520307bafbb9c42a3bc3fb82e74d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa089a0b6a737d6a05343513a901e0dec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a87bfa00baa1cd40e4d255a2d04f221b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae39cdb7636e5f8fcbec043c363c31122"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a551d671889f293663474a41302a0debe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3b1ef165f5bb23e9554a0211ee167fcd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1abbbade4b176c8be26a72d55db48ca6ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0246720e89133d453c4d7b495d73aedb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0576f267623b670e9a4053ef755a2bc7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aefe61b265588816cb015d27dee36aba6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af413f35d54be55be6d5860b6eadbcebb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8a36caab56dfc24fb360aa6f5e23e656"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a34c0147ff7c8045f7808754260919ebc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae336f096d8c59e4b89b2659925bc877f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a83239b652f16c1d360a7984081956d61"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a80b63cf46ae6cec8dd60cb7db8de1a83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a911c2ee5ef9e02826f854c088d48ca1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7af509e2bf12a30383c1d2d90eb291b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a21fadae491400b23cf90075a72ab9f38"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5eba8fc60f19b6aee731ccf285d82bf6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a05b291b2140dc2ad63dd51da722dc61f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab1fb313d9f9f9c1c7a7931c372dfea18"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1afc89fe34f885c24803848b08ca512e5f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4d23ff8fc1cb6daa2afe07a6e3aec56e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3b3c0ab4a07c4fe073c319298b1008d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a72cdfff49c0032e909d7b0c0f2709663"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a86a8bfa31f62b4edc28ae88b7fe6005c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae5d99117575ea441a3739b5b472bf3ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a552ab242728c65ded68531a3d0b8d430"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa2355a372255ce0bcf34e961a906a0ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeae87d57bc60e89c5cf4eaced7317955"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a73422df1211f1d8bdd65572f003c579d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5ef432db70decf0dbf62ace1aae64f1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a25dc8f0497167aaa0f4dcd4ea83a55da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afc154db39df454d31ccc9352f4c77c52"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4b56f2eadba1e284156874c2980ebeed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa91a6e8b08431257b173fddc6ef26003"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a60ff4af4cffc50b2a90d91ecf8a7a6fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a445603465f699d4a4176da0fba336177"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a599ba8126747114444a899a972b7f02f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa1cffe5c3c14cae0d058fe8af98eb92a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a95384be6cfe9ee971fdce3758dba5ebd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6a8bd98d43cf0d418146771013311927"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af6858866c5fdc224fb3c112cba812b9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5bd21d8cf63db61b24ca2d50a74f5e5b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a186518bdf69a07df85ce292845b81cf9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a051a98d97ae2e75ef525f721e337d89e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad4e4f16513c4023c11a773c56d068c65"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1afc923bef964455833b23c5e72bd6b45a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2fe6523c495ea0e991de1e41dfb22421"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4e1ebb46918fd8aac1a3c6546db1699c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad1f5af78b430d602e76b6f00df9baeb3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab0c2d5c95527fd980d442e93bcd4fcb8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2f104f462a197ff01dc8d049a9b47a15"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acb8a26d44ce184e78ca8788b97a2bf7f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTEs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acc5a0772671f5df42231c470fbf8b752"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTEs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7e5716000f27508fd79156f799ef0677"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTEs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af97d45ba6f40a82028f45226e5a6ccdc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTEs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14get_PROC1_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi14get_PROC1_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi14get_PROC1_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_PROC1_INTE__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa0eb35876bc03d494875786e81611670"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14get_PROC1_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of PROC1_INTEs bit fields.</p>
<p>(read-write) Interrupt Enable for proc1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14set_PROC1_INTEEbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi14set_PROC1_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi14set_PROC1_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_PROC1_INTE__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1ada303a30a2639ba22ff895f450a9e4d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14set_PROC1_INTEEbbbbbbbbbbbbbbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of PROC1_INTEs bit fields.</p>
<p>(read-write) Interrupt Enable for proc1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5ad7da07ca907a22bb1098d7b252cbfb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad51761f4dfe5a3bc780b4f690ed136b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac983ac9bf551b8d28ea2876ae3d1e5a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa8479466af9ea992f4049fa6d109c0e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4b1882e044f2c1d09e7781ab5abef8a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae4c7265f6cbc5e6a2f4d5a435d55f42b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeed6be1ecb307c12312eb01fe6b08900"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi43toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi43toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac3cd351d32805f0fafd143173bdc8c6b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6606fcff07371b45a6359dd86b44f33a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9b687ddc93c2100f0aac0960d210070d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af528ac47a6149ecd23561055e431f7f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2e74a7d342a99cb6b37cc10e5a491974"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a756eb8468785546d9ca5bda47f9edb30"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeb3fbbca20dca3555d2abff111dc5545"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac82bf457c72adf6cb052fc737b444a02"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aecbc72727459af368fefd7f0b6dd7c8d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a031e4e98249629da388e00fc72a89406"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6d70b512d327496aebb1523c148e2a21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a730b086e14cbbb6474360ed848f0f5de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab72dbd92fdda1809dc57bc8036dddabd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6b51febe066651c6ff8e879866f90adc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1cf14b4c8104fabeae79aad295188858"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae7a4dbcd864e765dece8d8d36325d22c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa8081fe041596056c074f65963a6a290"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad91cdc5bc14308019c8d7fd434562c34"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a918c9719e182c69bc5daa3784bcbf06b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af6e8b64bfc4f686226a4fa74aca2ed31"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad2105d88cf6cb592d7e7684c42d11934"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa269963c308d4d871e4434e10838107c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aece8a94253dda3bbe23349bbb387733d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3b8034fc774254561d8d06a34e60fe93"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aae66b7bded2ec48815562d8529f111a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a79a88c9e6cef419201dd951462ee4d1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a71aed5f4eedcbd6ea0a6f197941531cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abfeb837af1ab1bb3dd8bf7f231df080b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a24b886e8d38bb167ac77b7fac943c8fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a236517648b39f6d1ef257e4366683a68"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af32edd13e1e60eb0bd51481b11860b27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5e81936d72791dcbf4b0dd32dbc6888e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2d44fa69f50ade5f38f49b5ecf33568b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af9d21dbedf351dcd90feb124fe902deb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8053181af4b23437ecd21b88ecfa9af2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a74e035ab5cbeacde2ba3a3d7ab02a7f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a47719d81e43d62a9429bf29189405022"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af9b4613aafb82dc4cae43d0c1d15ba90"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a69faaffee9f4c236aac345691fc38de1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad4f0ffc43c020d123a7dae29de778fd7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2639a007083e0c34469b6659a73b2889"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a40da57f9cd3df23c85cc759d4946bdf3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3e1c5bec53ae3531deafd159247a1e9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aed3132087ae218b483e58a8cde5ba186"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8ce23ddf35906bb21ee2f763226f410a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2080c0ba904bf800ee39850a523a8735"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2e3c1cf6fa17cda3059af0313133f687"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4984ad297d56f24f5c0700bbd3f62d7b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae133177c012fa2a45193e1388a244f9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a883f5ef775fca4f920ed73d70e8ee440"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1adb3624cae24a9bb5a34e6d6e0a9c99a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9aa3d23dab7d93309e1a864f008a884c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aacae6b44d4cfefa342247a4d58145328"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9bbeaabff967b0005c011403fc30c693"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeb615624743584456eaa90e2751b225d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae05851448d8d7556bc09117f131fe3a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a62a76bcae35000029b05be3ecf2180f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a53223d2a6cfa58f059685a2531d143dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4dfef98cb095af04be43e0159adc3c00"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f47c65b77634e999802f574be846167"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aee426b5c2d41c608cc197a0cfded7d51"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2f7e23922bab81148a584545515e54d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9af17fee89b63da09c9f4d8ea69cacee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a97818b1c59cb546b5cf314a0fc6c6d41"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9a81d3a0ec7502a1e65f596dbb4b6cc9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad8540f35a26c92aa6df0e1f876b47af7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac21161356dbb7c634a39b050557c43c3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1e0c34eb841bfe7b1bd1ae590fe1b1df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a63fc484df00acd3eb36fdd9f39c45ba4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a90b1be302a32213664808135a26eecf2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6d5f773e78b53969981b836581b91722"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f206034d601df973ad2169ce285b5ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8a54aeeae4e82137883854d882f4a0bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1adfa25fbdc50eebd455f1b1a7405cc31c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ade5031b5cfd9a762c3ff4ef11a4b02cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a94ef601b637ac4c8bbd4be4531d164f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af485f39ae4ad90d9d9cc29ede90f6479"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a052e04d93038013a4cdef39bc8224b57"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa05504ce5c7fa8870892e1a9c71dcdc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aeca53edc34691b9c40f8e23fa9ff454a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9da72cfb918b9600e73fbd92a0b39937"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abbd180071183f4d05ace616622592f84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aee35b6c125b9cf98781b9a55775e2f46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abae9d1c2d03e4741dd93c26c47608813"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aadd3e44aef0e0ee8006ed4abc911faf2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1add30cf9ce2ff56c04e99fe24411bf729"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTFs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad9de63f7fa18ded34beec35043e54f6f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set PROC1_INTFs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a67e779af282d52753c829ff6c1b31674"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear PROC1_INTFs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7d34cc77735281c069c8acba86d0ec19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle PROC1_INTFs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14get_PROC1_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi14get_PROC1_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi14get_PROC1_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_PROC1_INTF__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1aecc3734dc69e7580329d45da6e1dd6e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14get_PROC1_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of PROC1_INTFs bit fields.</p>
<p>(read-write) Interrupt Force for proc1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14set_PROC1_INTFEbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi14set_PROC1_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi14set_PROC1_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_PROC1_INTF__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa0062098c3561b5901f8670c611e8f99"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_PROC1_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14set_PROC1_INTFEbbbbbbbbbbbbbbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of PROC1_INTFs bit fields.</p>
<p>(read-write) Interrupt Force for proc1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9555fe925efb357b771f86eb881e8964"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi40get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi40get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi40get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4deabe98f5bdbbd068e1e06ab224accf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi40get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a374d1aaa8f113ffd4fa5e5430e0365b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3bdf25a2020a880137ca693e68e69f8a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa9afe6acbbd98467851fa8b58b8cafc0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a654929e1c6949df9941c2bd6b5e6a425"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi36get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi36get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi36get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2a73a910d52f13650ec86310e3688d7d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi36get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a726000549817b61367ac05e172718bd0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac5dafa9b904ab1386652d9b42c61bfe2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a74e92037536a9e84c5b76e3a7280706e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aabedb8d77e04971d9e0d6be3d494d817"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1adeb068c5fef5400be612697a2f075f0e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a371be1d65db00aafc2d343521c1898ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af698c39a1c2645ac016372ad8d5c0952"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1acb5f13f8ccc01adfe566351e97db0057"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5c9ea4313d48a0a5e407640fd36c2776"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a71d2e38cef9f182754a456c645e22737"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a35dc26567dc58b32aacb26c0d11d69d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1ea6d11b9d215b5485338bb180ce8701"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2049d06f5c368d93f1fd3258132bc161"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a095e6f68ca2205d3407347ea4f3e9091"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5f3361c75110832805552eeca798f9b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a594a0d52d156fce97b2ffeacadbdb973"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a38bd6b22b5ea21f2b50f60e5c93271e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get PROC1_INTSs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi14get_PROC1_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi14get_PROC1_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi14get_PROC1_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_PROC1_INTS__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a40004724319de49dd7c30464685ef76c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_PROC1_INTS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi14get_PROC1_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of PROC1_INTSs bit fields.</p>
<p>(read-only) Interrupt status after masking &amp; forcing for proc1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9d37dd04337b574b22c8be2a519e6248"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a43fc4491710b1a4bc6da8cc6425c164d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9cdd31636d1993b01a5a98ce86de9e33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a31e4df01876e5c0db5017f11dbbb7516"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a70d30f1c0e038be2acf306c60fefacc8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad4e09f043cd90dc35d9a5f804c9a76b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a18be448e2fdb05386794311713871cb3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af9280301465151a98606ecf05f8c5147"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a50984ef4c882f7f778d3592e70d67dbc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6a0cf0dfcddc045e57659c1c0e00c73b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1c135efc2402e8938e2d1691f654a92f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae723536eb4197541e3f2889499f302a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae3a6674a58ae2a5a00fe721df9a96a67"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a46e96dc50a03301f826c665373777a96"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a85644ffd4027b858c0be83ad7c54b927"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ade201ff278cf80d743f17b07b3991ef1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad600539208ba015abc907e2c16da88d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a37485b030cb8114f3bb6e8dc4ac8b6bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a10ee75c38217c5c3c07c9183066477aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a11b63f848935b580179635bd7cc585a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aaa8756f8f22e9ef45b3548cf56af35ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a324820bfdc13668f20b940e63057fa38"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5136b882cb896c9db90f43b1b5fd3b3d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a08e10c3c4fd7278ae676f413ebc2d6da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi43get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi43get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4fa7cc6b2a4192767b2f406e67bf39f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi43set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi43set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa553a16f6d1f41214844a3e53ca6ab5a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1acead5d714c4541d3d0325be2275b8e8f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aab0a2fac0ba674f66276f695ae96fcc6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae87e6696f0ce4d4ad748daa51f2f2cb7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3d8a4ec346c7d30c8d6daa228d5aebcf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a073e6e09fd2964e46e47974fb4e49177"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a52e081701e82e8bb948d54a20b5848e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a712b29d2b20b4b59b3e2a3a0a911e6cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae4a56814b7d057fdc78e9a25e14381f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a98d27f4b1e95c985d204a50bbf4462f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4ccf4b8bd71f33a01ac08133f78737f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab92ff0d95030c92ad967cc70bf524e8f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3dda70007d0082d449c25c2d97610153"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1abefcef8a272d32a5daa8506053b66501"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8470f056664c864545bc5d5a357b11ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad059213885b8fc14281270ccead1b799"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a214d3f0d60aaa3218bf398f8f99db708"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af870417a25d51ca2d93487764dad6960"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a47e41bb7b1cba23ed01d5dde368581b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1abf231c6060f08369e18ad60036acb5ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3dde74f25c43db093150a9a76a6cb439"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a45348f9c4d95c8424f052c62bb223827"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a641ac76462aeec80d7b993de1a70f3d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9e24883665972f6f72a3d3b5289018d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac597c3bdb91039fbc9812ba2f9d7210a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0e69475c1062d031d943cca618386fd7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1adb20643d6a6f6f59c0de292c158bcd3f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7d5d987f7138af40cce4bdec352fd458"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a28f388947b899a1dc0d882ca686280cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7b8519907a8bda263782f68f9c985e19"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2930bde9aac3cadc996470aadd2430ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a560bd54ed90f158eccd489928811035f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a958e5a7c2669cd550a7317b8bf1e6b52"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6bf1630785da3fd51d1a5f11cf1ec3aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aad565ce156c001c9cead114929ee7d53"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4ef71b7504955f05c2f15ae79684a7ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a91a474f48428c68df0eeac6f0289805d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad4781cd4e23bac155b0c53475b0b0349"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1b770385dbfd9fe63d36ec049621a1ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3a17dc82175525a63a2c570d16509295"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab7fec946f46b23c708f8225761c7bf9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0f4ff9c76d2eb32d97446b274025a10c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2696bb3ded120073cbe445f3c425e1e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2a8f572c2e6c5700e7ef27beb2bd503a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae85b9c267622b13d8fb561ed76848c68"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa5e4209f57304287add6ab192d65e38e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a64d0c688d0df2f2fe2bf5bd1afb2256f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abf162396495a0917c8141a4ebab4de2c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1adcbd3021aeadc6ff705440dae8e9ff1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aca18de80b036d826c85b52931b00291e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad54ab33712799d2c6e32930daecaf57a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa9bb3a99af6356315716c09f8a464f78"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0ed1aa5bc23307406a439d0a00843d5d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af1e6db40237b6e4289795eda8aec41ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad1d5221c2a23e5c10f32d0496034105a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8cfef39405cef5f7f2402abda2275dc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1031f0d5db8d0926a91744d8830d3c78"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a79e33b1896a9dbc98da1b3640a43b332"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aabe56a42b587380bfd6e5d124c8abe5a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a901cc11d339599f021ed06cec41fa7ae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a665451ba5e3493a90c3d1a416298b590"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1f867d43be15dcb76b8631b6b3b655d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8249273129eab8ec2b338ce87740a06f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac4c92f9d61ec0d74d00a2b90e8b3298c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa081e837adaabd78387e08aae656cf07"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad05629c941ccefededba1249126cdda3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3c06fecd82ef6467d39c1963e1f624d7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae8c8bb2ec29fb22de66328b04b5ab8c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTEs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3db23d38e8b0c5f17377ae97f715a73f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTEs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1acf1ff6caba610b333bc912a36d6e172a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTEs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4d6ddb2b5c529e7017db66f8973d8410"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTEs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi21get_DORMANT_WAKE_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi21get_DORMANT_WAKE_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTE__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a495cb8041f74312e7dadb22df27c1904"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of DORMANT_WAKE_INTEs bit fields.</p>
<p>(read-write) Interrupt Enable for dormant_wake </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21set_DORMANT_WAKE_INTEEbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi21set_DORMANT_WAKE_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi21set_DORMANT_WAKE_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTE__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4d1d3c14ae21dee5bf7312210cdc96e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21set_DORMANT_WAKE_INTEEbbbbbbbbbbbbbbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of DORMANT_WAKE_INTEs bit fields.</p>
<p>(read-write) Interrupt Enable for dormant_wake </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9a31c572ed6b7463bb3a49a342e7acf7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3beda493e60de97fe5bcd194555a5fdc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af768902f8804a1d612f435e39bf6ed96"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1f870b5518f62fac2cdb4a7fddd68a98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a295ea1789dcbdc9bfcdcdf08a8a9f8e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6bfa708cf18ad297c38dad410fa77193"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a67ebf89462b0d45910fd79e48bc67536"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1bca014b5094e617d3acb3dbeb95162e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae5233e63bd95b7bf2bf7843bf49f683e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afa5cd42b6e0e4a1042b111eac56a26b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a452f8d5ab2eae5224907320d2b1ee7d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae4b212f0bcc2120269feede81d450709"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1abe8da7b88ddea7da0a0158d63dab573e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1abc0287439e8ca70c7e8fca29a2f0c527"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a69fa120b9398adc17db3602b8d52ae8b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1af50101fba6e8b361e179cdc3aadfb85c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a089a032821f1e4d93c3c6b94cae665f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7b0b0ecc0aac0bc07deb75e15ee2722d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8d9511a6c8f36cfeb5267fd7bd00a460"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a41893667c6a94c2a67f88055f61ae70f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6fedf906d75225e77dc2aa98380f26a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7427d6f59e1f66abeacafa824d55e3ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1adab85b3f63126d71c518fdd71ac772b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3b3188ace7fcc8ab4be79c3f314c4486"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi43get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi43get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a50cdc02189722166bb1644bacee7c764"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi43set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi43set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1acf2c17ea82fd5cc97972f03476cba070"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa0b21ae2da0b61e5697337af2dfc5267"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a44e2236c42c13616932bebf29d09b78e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4253aec53db553a1dd26baac01c8d499"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9818a5acaaa7e0a5f023e0c49b33b6ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab9fe4bb4585cb04e0f22125bf91f9609"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1adde529068b96538f1cb5c89f5efe8ee9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1abef9aa7c4c7a5dc4d0886eac10aebf0d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3ff27dd6d5cc55a938edc07d185dfe5d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac965fcf00a3eb0087d31c718a8a48d4c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a83815cd4781772ef5c64b4c6504d9b3f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae22a9d8f5ac9cab058981081c7284aea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae8aea1ae6d309cda414f199ad8a19a4c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac3ab4cd1af075846416f603f80379475"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2c03323a1c6ae941b492168bd1651ae6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a79e54e4a9ff6f13e90274ca5f0412547"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa4d2dd1a5e566489841b4bca86343c49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6915405209475d201f5b82b6c7e83a29"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4286a9acd3f4f787c952821023b3246d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a24e7c3932b861f165d5f9aea0ad7e56a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3a5b5ecc44ae8ee4d55856838efe4e06"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1adef176b889192d84c114448b97a6f1d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab30a7474810e7842345a0b7db47511dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a91b8dbf58bf69b15b4c141058a47b900"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a45182f9bbd276a79eff1522a0dda11d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa4656765119ad0868fa047e9b926c42b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae23dfb4d1665a11ecb3ff6a042683371"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1408ef40e4491e762842ddf1b74fc359"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac18b6362b10a4c986dc7105e5d810027"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3c7ec020916c3faee37b1f48219c605c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aa329ae167bdedbc89f6af4f3ec4757ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af9044b85076dc2da7df71b13b178732a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae73c2ea32e159fc9e043358b3bd8e857"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6f3aa8ece3a3c098b4d948418abef2f0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afc2942c8e63fe69736160d465170f253"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aef0c8795c3ef11221c6853b4897a95dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac429dcc6645990f867590c54877b1e70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aee873c9ce22343f147201514a7589b80"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5761d9f9cf7806dd2eb5d7577130ff53"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a787526a9ea707b0ea27a98379796a874"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a875180a7568ba1bef24c6204ac15038c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5716ab8ff5dbd1586b0a206639eeb9c1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1afd68f1c4e2ac160bab6f911182e60848"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7db60e9c40d6eaa5bf8ece4299b1f8b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a13e4582572ce52ef77ba6287779c830e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a712c7df5ee2c1a1d6ebe0edc7f1a656a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7cd8184ffa0230cb31f74a57753a7228"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ab73eb638d2fd4635d393a4b56c85c2e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a69187de300712c79c583a75f0f10e449"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aab5bbe51b714e1016748bfeff4dd5632"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac4b495a1db78433fdab13d737c323b5e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8937e218e9ab92bee2d666b5a55fab3d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1abcc8974ded7c70b4c01f6a1c4864fd75"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac465ebc212c3375e22ba0892cf0b1b10"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4ea5dbd901fd2c41b08d9008e1660b6b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1aac859bd69cb21948c2ca2234fd325279"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1fc292b319ef6f05a1c24877c8f39fd3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a3e3b468fde4e7c0425085e51c5db61d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a170baa0503595598bdea97293baf2f5c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad582954606c13da34a87282f363721e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a2ec1af0989a2f7b458941ceb88f1700a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8790bcf084e364b90993bf5c7b93376b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a96b93f257f3f76666db8d75ca093656a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5e18c819b6ca7e241c51edcb7e63062d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9b6dae73e57ecf6c1eb67b2d9f6d3699"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1af6e6dbf8a0980c3c22b4f1643ff37ffb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a25835db38dac76e4c7a2317320e9a206"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a37c5e051b96f314aeb97125514355ec6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTFs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1aca04261515ecbb15d7a31d4b8366a939"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set DORMANT_WAKE_INTFs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5e1742ea1a3f43de4055f63d65356555"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear DORMANT_WAKE_INTFs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae0569488d811bf743583cc0625115cbc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle DORMANT_WAKE_INTFs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi21get_DORMANT_WAKE_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi21get_DORMANT_WAKE_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTF__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a828bf7cc3767014a0d96a85e9eb29b02"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of DORMANT_WAKE_INTFs bit fields.</p>
<p>(read-write) Interrupt Force for dormant_wake </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21set_DORMANT_WAKE_INTFEbbbbbbbbbbbbbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20407io_qspi21set_DORMANT_WAKE_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20407io_qspi21set_DORMANT_WAKE_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"></span><span id="RP2040::io_qspi::set_DORMANT_WAKE_INTF__b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1io__qspi_1a6aac384fb8ad1a5cce2fa7591e8bdc3e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_DORMANT_WAKE_INTF</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21set_DORMANT_WAKE_INTFEbbbbbbbbbbbbbbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of DORMANT_WAKE_INTFs bit fields.</p>
<p>(read-write) Interrupt Force for dormant_wake </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a4ccd2e461f7317c99a191d3f287bc9b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SCLK_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi47get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi47get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a119b6ecb1fbeb33662eb7219704f7236"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SCLK_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a58033f6f29215ce699755b7ede32e01c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SCLK_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a91b46f6711250cf183327c05df68cd75"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SCLK_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a195b0adc1fbb854af0deb8795622dc48"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SS_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a29abec0082a35606c52314ca8c7fe564"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SS_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi43get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi43get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ac1491a0bc78f41429e7e5bce59066345"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SS_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a89a49f425ea9e3adfc1d842c3dc0a4fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SS_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a8f9c3b1e707f4a3371714b00cc73d5a1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD0_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a9d8483138efe4ddf8eab05d319a10594"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD0_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a0f8695a33bb0fa8108333f1e7ad88546"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD0_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae019027bc4e50bca953bf99c621da808"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD0_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1ae90c649ebdfbb69d768655f517072951"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD1_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a188524299eae8378095bff8f5c142442"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD1_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1b0ea6f5805939575993e8584c13a84d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD1_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5498e749513a7d49f3c8b4250e91ea4a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD1_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1dd4442220bd16d6f1e06536ec0f6f2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD2_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a1c85a8b055ec5486266957f7b6accfcc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD2_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5a13a9bcc672912ef89c3e09a495c666"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD2_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5ac702c05e788fb26d1f73e0bf1811fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD2_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a7ebe2cf43d6673bf48b8071d368bdb47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD3_LEVEL_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1ad9e690a8a95280adba0646a07a791a05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD3_LEVEL_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOWEv">
<span id="_CPPv3NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="_CPPv2NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOWV"></span><span class="target" id="structRP2040_1_1io__qspi_1a170b0470d8faeb5bed613515329b47a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD3_EDGE_LOW bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv">
<span id="_CPPv3NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="_CPPv2NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGHV"></span><span class="target" id="structRP2040_1_1io__qspi_1a61eec84e6fa9ced03393d0c60f6ebdec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DORMANT_WAKE_INTSs GPIO_QSPI_SD3_EDGE_HIGH bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20407io_qspi21get_DORMANT_WAKE_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20407io_qspi21get_DORMANT_WAKE_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::io_qspi::get_DORMANT_WAKE_INTS__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1io__qspi_1a5996ad43ac0c95c9c305b0bdecb50a1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DORMANT_WAKE_INTS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SCLK_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SS_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD0_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD1_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD2_EDGE_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_LEVEL_HIGH</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_LOW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">GPIO_QSPI_SD3_EDGE_HIGH</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of DORMANT_WAKE_INTSs bit fields.</p>
<p>(read-only) Interrupt status after masking &amp; forcing for dormant_wake </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi21GPIO_QSPI_SCLK_STATUSE">
<span id="_CPPv3N6RP20407io_qspi21GPIO_QSPI_SCLK_STATUSE"></span><span id="_CPPv2N6RP20407io_qspi21GPIO_QSPI_SCLK_STATUSE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SCLK_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1ad65fd2df4c171105cdf193495407962e"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SCLK_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi21GPIO_QSPI_SCLK_STATUSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi19GPIO_QSPI_SCLK_CTRLE">
<span id="_CPPv3N6RP20407io_qspi19GPIO_QSPI_SCLK_CTRLE"></span><span id="_CPPv2N6RP20407io_qspi19GPIO_QSPI_SCLK_CTRLE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SCLK_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a5f38ff978e5a0b31abcc89b23babc453"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SCLK_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi19GPIO_QSPI_SCLK_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi19GPIO_QSPI_SS_STATUSE">
<span id="_CPPv3N6RP20407io_qspi19GPIO_QSPI_SS_STATUSE"></span><span id="_CPPv2N6RP20407io_qspi19GPIO_QSPI_SS_STATUSE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SS_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1a3e8453394bc42898f8f3745786c5c297"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SS_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi19GPIO_QSPI_SS_STATUSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi17GPIO_QSPI_SS_CTRLE">
<span id="_CPPv3N6RP20407io_qspi17GPIO_QSPI_SS_CTRLE"></span><span id="_CPPv2N6RP20407io_qspi17GPIO_QSPI_SS_CTRLE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SS_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a10d1da565040fa0f345b888686f3afe8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SS_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi17GPIO_QSPI_SS_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD0_STATUSE">
<span id="_CPPv3N6RP20407io_qspi20GPIO_QSPI_SD0_STATUSE"></span><span id="_CPPv2N6RP20407io_qspi20GPIO_QSPI_SD0_STATUSE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD0_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1aac1fa1ee8a3f93f966376f7375c5cbe0"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD0_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD0_STATUSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD0_CTRLE">
<span id="_CPPv3N6RP20407io_qspi18GPIO_QSPI_SD0_CTRLE"></span><span id="_CPPv2N6RP20407io_qspi18GPIO_QSPI_SD0_CTRLE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD0_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1ae589a92d2b884c18ac434e1c2e48779e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD0_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD0_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD1_STATUSE">
<span id="_CPPv3N6RP20407io_qspi20GPIO_QSPI_SD1_STATUSE"></span><span id="_CPPv2N6RP20407io_qspi20GPIO_QSPI_SD1_STATUSE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD1_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1aedccdbae3407d5f41fdd84d6cf708e91"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD1_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD1_STATUSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD1_CTRLE">
<span id="_CPPv3N6RP20407io_qspi18GPIO_QSPI_SD1_CTRLE"></span><span id="_CPPv2N6RP20407io_qspi18GPIO_QSPI_SD1_CTRLE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1ac2782bc7da10346775c8c71bd2015d0f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD1_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD2_STATUSE">
<span id="_CPPv3N6RP20407io_qspi20GPIO_QSPI_SD2_STATUSE"></span><span id="_CPPv2N6RP20407io_qspi20GPIO_QSPI_SD2_STATUSE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD2_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1a0f4b3279fbacc27828e90de548f7adc9"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD2_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD2_STATUSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD2_CTRLE">
<span id="_CPPv3N6RP20407io_qspi18GPIO_QSPI_SD2_CTRLE"></span><span id="_CPPv2N6RP20407io_qspi18GPIO_QSPI_SD2_CTRLE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a380586bf20d8167c3bacef54db44bbea"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD2_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD3_STATUSE">
<span id="_CPPv3N6RP20407io_qspi20GPIO_QSPI_SD3_STATUSE"></span><span id="_CPPv2N6RP20407io_qspi20GPIO_QSPI_SD3_STATUSE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD3_STATUS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1a6a239bd077ae7443d8d2fa23b251c6c6"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD3_STATUS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD3_STATUSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) GPIO status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD3_CTRLE">
<span id="_CPPv3N6RP20407io_qspi18GPIO_QSPI_SD3_CTRLE"></span><span id="_CPPv2N6RP20407io_qspi18GPIO_QSPI_SD3_CTRLE"></span><span id="RP2040::io_qspi::GPIO_QSPI_SD3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a09a37fb39cc651d4f1140d3b86fe2937"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_QSPI_SD3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD3_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO control including function select and overrides. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi4INTRE">
<span id="_CPPv3N6RP20407io_qspi4INTRE"></span><span id="_CPPv2N6RP20407io_qspi4INTRE"></span><span id="RP2040::io_qspi::INTR__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a59f41e4d1d8caee42db7e28f82f64273"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi4INTRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Raw Interrupts </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi10PROC0_INTEE">
<span id="_CPPv3N6RP20407io_qspi10PROC0_INTEE"></span><span id="_CPPv2N6RP20407io_qspi10PROC0_INTEE"></span><span id="RP2040::io_qspi::PROC0_INTE__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1ae02f0c068ca20cc8edff846b17837f78"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PROC0_INTE</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi10PROC0_INTEE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Enable for proc0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi10PROC0_INTFE">
<span id="_CPPv3N6RP20407io_qspi10PROC0_INTFE"></span><span id="_CPPv2N6RP20407io_qspi10PROC0_INTFE"></span><span id="RP2040::io_qspi::PROC0_INTF__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1af90cf72c77d3fe2a6a330e36b85757e2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PROC0_INTF</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi10PROC0_INTFE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Force for proc0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi10PROC0_INTSE">
<span id="_CPPv3N6RP20407io_qspi10PROC0_INTSE"></span><span id="_CPPv2N6RP20407io_qspi10PROC0_INTSE"></span><span id="RP2040::io_qspi::PROC0_INTS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1a7ca198e5836326bf39e3f3fec69ba2e7"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PROC0_INTS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi10PROC0_INTSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Interrupt status after masking &amp; forcing for proc0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi10PROC1_INTEE">
<span id="_CPPv3N6RP20407io_qspi10PROC1_INTEE"></span><span id="_CPPv2N6RP20407io_qspi10PROC1_INTEE"></span><span id="RP2040::io_qspi::PROC1_INTE__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a8a7784be0844b0f2185b1b9c24c05427"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PROC1_INTE</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi10PROC1_INTEE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Enable for proc1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi10PROC1_INTFE">
<span id="_CPPv3N6RP20407io_qspi10PROC1_INTFE"></span><span id="_CPPv2N6RP20407io_qspi10PROC1_INTFE"></span><span id="RP2040::io_qspi::PROC1_INTF__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a244fd03620c3c991c66e4931847c209f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PROC1_INTF</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi10PROC1_INTFE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Force for proc1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi10PROC1_INTSE">
<span id="_CPPv3N6RP20407io_qspi10PROC1_INTSE"></span><span id="_CPPv2N6RP20407io_qspi10PROC1_INTSE"></span><span id="RP2040::io_qspi::PROC1_INTS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1aafae022f626781be6e34b0b6e663287e"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">PROC1_INTS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi10PROC1_INTSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Interrupt status after masking &amp; forcing for proc1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTEE">
<span id="_CPPv3N6RP20407io_qspi17DORMANT_WAKE_INTEE"></span><span id="_CPPv2N6RP20407io_qspi17DORMANT_WAKE_INTEE"></span><span id="RP2040::io_qspi::DORMANT_WAKE_INTE__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1ae2242ad0773fb84af253f848f7730f12"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DORMANT_WAKE_INTE</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTEE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Enable for dormant_wake </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTFE">
<span id="_CPPv3N6RP20407io_qspi17DORMANT_WAKE_INTFE"></span><span id="_CPPv2N6RP20407io_qspi17DORMANT_WAKE_INTFE"></span><span id="RP2040::io_qspi::DORMANT_WAKE_INTF__uint32_t"></span><span class="target" id="structRP2040_1_1io__qspi_1a57d621b3c2a174746b4b7bccc60fcd5f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DORMANT_WAKE_INTF</span></span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTFE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Force for dormant_wake </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTSE">
<span id="_CPPv3N6RP20407io_qspi17DORMANT_WAKE_INTSE"></span><span id="_CPPv2N6RP20407io_qspi17DORMANT_WAKE_INTSE"></span><span id="RP2040::io_qspi::DORMANT_WAKE_INTS__uint32_tC"></span><span class="target" id="structRP2040_1_1io__qspi_1af496fa25f0820e3e7d5ab469f082b2cd"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DORMANT_WAKE_INTS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Interrupt status after masking &amp; forcing for dormant_wake </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-static-attributes">Public Static Attributes</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi2idE">
<span id="_CPPv3N6RP20407io_qspi2idE"></span><span id="_CPPv2N6RP20407io_qspi2idE"></span><span id="RP2040::io_qspi::id__struct_id_t"></span><span class="target" id="structRP2040_1_1io__qspi_1ae575c89862701c45cf9e08c43b256d18"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html#_CPPv4N6RP204011struct_id_tE" title="RP2040::struct_id_t"><span class="n"><span class="pre">struct_id_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">id</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">10</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi2idE" title="Link to this definition">#</a><br /></dt>
<dd><p><a class="reference internal" href="#structRP2040_1_1io__qspi"><span class="std std-ref">io_qspi</span></a>s identifier. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20407io_qspi4sizeE">
<span id="_CPPv3N6RP20407io_qspi4sizeE"></span><span id="_CPPv2N6RP20407io_qspi4sizeE"></span><span id="RP2040::io_qspi::size__std::s"></span><span class="target" id="structRP2040_1_1io__qspi_1adc2beec44e0ae79730691d5578bed06a"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">size</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">88</span></span><a class="headerlink" href="#_CPPv4N6RP20407io_qspi4sizeE" title="Link to this definition">#</a><br /></dt>
<dd><p><a class="reference internal" href="#structRP2040_1_1io__qspi"><span class="std std-ref">io_qspi</span></a>s size in bytes. </p>
</dd></dl>

</div>
</dd></dl>

</section>
</section>


                </article>
              

              
              
              
              
                <footer class="prev-next-footer d-print-none">
                  
<div class="prev-next-area">
    <a class="left-prev"
       href="structRP2040_1_1io__bank.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Struct io_bank</p>
      </div>
    </a>
    <a class="right-next"
       href="structRP2040_1_1pads__bank.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Struct pads_bank</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div>
                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">


  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspiE"><code class="docutils literal notranslate"><span class="pre">RP2040::io_qspi</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OUTFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_OUTTOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OUTTOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_OEFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OEFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SCLK_STATUS_OETOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_OETOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_INFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_INFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SCLK_STATUS_INTOPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_INTOPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SCLK_STATUS_IRQFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_IRQFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SCLK_STATUS_IRQTOPROCEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS_IRQTOPROC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi25get_GPIO_QSPI_SCLK_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_FUNCSELEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_FUNCSELE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_OUTOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_OUTOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_OEOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_OEOVERE14IO_QSPI_OEOVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SCLK_CTRL_INOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SCLK_CTRL_INOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SCLK_CTRL_IRQOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_GPIO_QSPI_SCLK_CTRL_IRQOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SCLK_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi23get_GPIO_QSPI_SCLK_CTRLER35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SCLK_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi23set_GPIO_QSPI_SCLK_CTRLE35IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SCLK_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SS_STATUS_OUTFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_OUTFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_OUTTOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_OUTTOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_OEFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_OEFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_GPIO_QSPI_SS_STATUS_OETOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_OETOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_INFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_INFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SS_STATUS_INTOPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_INTOPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SS_STATUS_IRQFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_IRQFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SS_STATUS_IRQTOPROCEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS_IRQTOPROC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi23get_GPIO_QSPI_SS_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_FUNCSELEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_FUNCSELE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SS_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_OUTOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_OUTOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SS_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_OEOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_OEOVERE14IO_QSPI_OEOVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SS_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi28get_GPIO_QSPI_SS_CTRL_INOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi28set_GPIO_QSPI_SS_CTRL_INOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SS_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SS_CTRL_IRQOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SS_CTRL_IRQOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SS_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21get_GPIO_QSPI_SS_CTRLER33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SS_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21set_GPIO_QSPI_SS_CTRLE33IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SS_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD0_STATUS_OUTFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OUTFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_OUTTOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OUTTOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_OEFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OEFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD0_STATUS_OETOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_OETOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_INFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_INFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD0_STATUS_INTOPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_INTOPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD0_STATUS_IRQFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_IRQFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD0_STATUS_IRQTOPROCEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS_IRQTOPROC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD0_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_FUNCSELEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD0_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_OUTOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_OUTOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD0_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_OEOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_OEOVERE14IO_QSPI_OEOVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD0_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD0_CTRL_INOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD0_CTRL_INOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD0_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD0_CTRL_IRQOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD0_CTRL_IRQOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD0_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD0_CTRLER34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD0_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD0_CTRLE34IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD0_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD1_STATUS_OUTFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OUTFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_OUTTOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OUTTOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_OEFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OEFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD1_STATUS_OETOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_OETOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_INFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_INFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD1_STATUS_INTOPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_INTOPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD1_STATUS_IRQFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_IRQFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD1_STATUS_IRQTOPROCEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS_IRQTOPROC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD1_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_FUNCSELEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD1_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_OUTOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_OUTOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD1_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_OEOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_OEOVERE14IO_QSPI_OEOVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD1_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD1_CTRL_INOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD1_CTRL_INOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD1_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD1_CTRL_IRQOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD1_CTRL_IRQOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD1_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD1_CTRLER34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD1_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD1_CTRLE34IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD1_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD2_STATUS_OUTFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OUTFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_OUTTOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OUTTOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_OEFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OEFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD2_STATUS_OETOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_OETOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_INFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_INFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD2_STATUS_INTOPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_INTOPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD2_STATUS_IRQFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_IRQFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD2_STATUS_IRQTOPROCEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS_IRQTOPROC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD2_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_FUNCSELEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD2_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_OUTOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_OUTOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD2_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_OEOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_OEOVERE14IO_QSPI_OEOVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD2_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD2_CTRL_INOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD2_CTRL_INOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD2_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD2_CTRL_IRQOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD2_CTRL_IRQOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD2_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD2_CTRLER34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD2_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD2_CTRLE34IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD2_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_GPIO_QSPI_SD3_STATUS_OUTFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OUTFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_OUTTOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OUTTOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_OEFROMPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OEFROMPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_GPIO_QSPI_SD3_STATUS_OETOPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_OETOPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_INFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_INFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_GPIO_QSPI_SD3_STATUS_INTOPERIEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_INTOPERI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35get_GPIO_QSPI_SD3_STATUS_IRQFROMPADEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_IRQFROMPAD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_GPIO_QSPI_SD3_STATUS_IRQTOPROCEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS_IRQTOPROC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi24get_GPIO_QSPI_SD3_STATUSERbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_STATUS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_FUNCSELEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_FUNCSELE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD3_CTRL_FUNCSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_OUTOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_OUTOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD3_CTRL_OUTOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_OEOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_OEOVERE14IO_QSPI_OEOVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD3_CTRL_OEOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29get_GPIO_QSPI_SD3_CTRL_INOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi29set_GPIO_QSPI_SD3_CTRL_INOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD3_CTRL_INOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_GPIO_QSPI_SD3_CTRL_IRQOVEREv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_GPIO_QSPI_SD3_CTRL_IRQOVERE12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD3_CTRL_IRQOVER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22get_GPIO_QSPI_SD3_CTRLER34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSELR12IO_QSPI_OVERR14IO_QSPI_OEOVERR12IO_QSPI_OVERR12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">get_GPIO_QSPI_SD3_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi22set_GPIO_QSPI_SD3_CTRLE34IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL12IO_QSPI_OVER14IO_QSPI_OEOVER12IO_QSPI_OVER12IO_QSPI_OVER"><code class="docutils literal notranslate"><span class="pre">set_GPIO_QSPI_SD3_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33set_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30get_INTR_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi30set_INTR_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32clear_INTR_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33toggle_INTR_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33get_INTR_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31get_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi31set_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi33clear_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34toggle_INTR_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32get_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_INTR_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi32set_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_INTR_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi34clear_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_INTR_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi35toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTR_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi8get_INTRERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi8set_INTREbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_INTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14get_PROC0_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14set_PROC0_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14get_PROC0_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14set_PROC0_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_PROC0_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14get_PROC0_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_PROC0_INTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14get_PROC1_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14set_PROC1_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi42toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi41toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14get_PROC1_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14set_PROC1_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_PROC1_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi40get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi36get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi39get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi37get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi38get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi14get_PROC1_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_PROC1_INTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTEERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21set_DORMANT_WAKE_INTEEbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi50toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi49toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">clear_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi48toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">toggle_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTFERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21set_DORMANT_WAKE_INTFEbbbbbbbbbbbbbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_DORMANT_WAKE_INTF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi47get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi43get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi46get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi44get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOWEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi45get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGHEv"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20407io_qspi21get_DORMANT_WAKE_INTSERbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_DORMANT_WAKE_INTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi21GPIO_QSPI_SCLK_STATUSE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SCLK_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi19GPIO_QSPI_SCLK_CTRLE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SCLK_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi19GPIO_QSPI_SS_STATUSE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SS_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi17GPIO_QSPI_SS_CTRLE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SS_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD0_STATUSE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD0_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD0_CTRLE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD0_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD1_STATUSE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD1_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD1_CTRLE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD1_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD2_STATUSE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD2_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD2_CTRLE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD2_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi20GPIO_QSPI_SD3_STATUSE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD3_STATUS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi18GPIO_QSPI_SD3_CTRLE"><code class="docutils literal notranslate"><span class="pre">GPIO_QSPI_SD3_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi4INTRE"><code class="docutils literal notranslate"><span class="pre">INTR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi10PROC0_INTEE"><code class="docutils literal notranslate"><span class="pre">PROC0_INTE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi10PROC0_INTFE"><code class="docutils literal notranslate"><span class="pre">PROC0_INTF</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi10PROC0_INTSE"><code class="docutils literal notranslate"><span class="pre">PROC0_INTS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi10PROC1_INTEE"><code class="docutils literal notranslate"><span class="pre">PROC1_INTE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi10PROC1_INTFE"><code class="docutils literal notranslate"><span class="pre">PROC1_INTF</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi10PROC1_INTSE"><code class="docutils literal notranslate"><span class="pre">PROC1_INTS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTEE"><code class="docutils literal notranslate"><span class="pre">DORMANT_WAKE_INTE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTFE"><code class="docutils literal notranslate"><span class="pre">DORMANT_WAKE_INTF</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi17DORMANT_WAKE_INTSE"><code class="docutils literal notranslate"><span class="pre">DORMANT_WAKE_INTS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20407io_qspi4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Libre Embedded
</p>

  </div>
  
  <div class="footer-item">
    

  <p class="copyright">
    
       Copyright 2026, Libre Embedded.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>