Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Aug 11 20:52:44 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         592         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (592)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2318)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (592)
--------------------------
 There are 592 register/latch pins with no clock driven by root clock pin: MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2318)
---------------------------------------------------
 There are 2318 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.651    -4420.463                   2772                 8770        0.031        0.000                      0                 8770        1.100        0.000                       0                  3454  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.701        0.000                      0                  303        0.213        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk_fpga_0                                -4.651    -4420.438                   2771                 8455        0.031        0.000                      0                 8455        1.520        0.000                       0                  3181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_MicroBlaze_clk_wiz_0_0  clk_fpga_0                            -0.026       -0.026                      1                   12        0.363        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_fpga_0                                                        
(none)                           clk_out1_MicroBlaze_clk_wiz_0_0                                   
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   
(none)                                                            clk_fpga_0                       
(none)                                                            clk_out1_MicroBlaze_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.701ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 2.843ns (34.170%)  route 5.477ns (65.830%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 32.965 - 31.250 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980     1.980    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.912     1.912    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X88Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/Q
                         net (fo=16, routed)          1.013     3.381    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]
    SLICE_X89Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.961 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X89Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X89Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.189    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X89Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.303    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X89Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.417 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.417    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X89Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.531 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.531    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X89Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.645    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X89Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.867 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.793     5.660    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X87Y147        LUT4 (Prop_lut4_I0_O)        0.299     5.959 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.405     6.365    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     6.489 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.433    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X87Y142        LUT4 (Prop_lut4_I0_O)        0.152     7.585 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.536     9.121    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X88Y139        LUT6 (Prop_lut6_I4_O)        0.326     9.447 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.786    10.232    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1_n_0
    SLICE_X88Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    33.020    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    29.147 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.715    32.965    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X88Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.159    33.124    
                         clock uncertainty           -0.089    33.035    
    SLICE_X88Y135        FDRE (Setup_fdre_C_D)       -0.102    32.933    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 22.701    

Slack (MET) :             22.977ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 2.834ns (35.038%)  route 5.254ns (64.962%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 33.027 - 31.250 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980     1.980    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.972     1.972    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X92Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDRE (Prop_fdre_C_Q)         0.518     2.490 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.843     3.333    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X93Y137        LUT1 (Prop_lut1_I0_O)        0.124     3.457 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.457    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.858 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.858    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.972    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X93Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.086    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X93Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.200    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.314 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.314    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.428 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.428    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.741 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           0.799     5.540    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[28]
    SLICE_X92Y145        LUT4 (Prop_lut4_I1_O)        0.306     5.846 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.452     6.298    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.124     6.422 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.161     7.583    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X91Y139        LUT4 (Prop_lut4_I0_O)        0.152     7.735 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.668     9.403    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X96Y137        LUT6 (Prop_lut6_I2_O)        0.326     9.729 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.331    10.060    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1_n_0
    SLICE_X96Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    33.020    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    29.147 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.777    33.027    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X96Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.122    33.149    
                         clock uncertainty           -0.089    33.060    
    SLICE_X96Y135        FDRE (Setup_fdre_C_D)       -0.023    33.037    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         33.037    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                 22.977    

Slack (MET) :             23.033ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.029ns  (logic 2.834ns (35.296%)  route 5.195ns (64.704%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 33.027 - 31.250 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980     1.980    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.972     1.972    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X92Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDRE (Prop_fdre_C_Q)         0.518     2.490 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.843     3.333    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X93Y137        LUT1 (Prop_lut1_I0_O)        0.124     3.457 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.457    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.858 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.858    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.972    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X93Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.086    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X93Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.200    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.314 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.314    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.428 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.428    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.741 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           0.799     5.540    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[28]
    SLICE_X92Y145        LUT4 (Prop_lut4_I1_O)        0.306     5.846 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.452     6.298    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.124     6.422 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.161     7.583    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X91Y139        LUT4 (Prop_lut4_I0_O)        0.152     7.735 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.309     9.044    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X96Y137        LUT6 (Prop_lut6_I4_O)        0.326     9.370 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.632    10.001    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1_n_0
    SLICE_X96Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    33.020    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    29.147 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.777    33.027    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X96Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.122    33.149    
                         clock uncertainty           -0.089    33.060    
    SLICE_X96Y135        FDRE (Setup_fdre_C_D)       -0.026    33.034    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         33.034    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                 23.033    

Slack (MET) :             23.139ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 2.843ns (36.058%)  route 5.041ns (63.942%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 32.965 - 31.250 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980     1.980    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.912     1.912    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X88Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/Q
                         net (fo=16, routed)          1.013     3.381    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]
    SLICE_X89Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.961 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X89Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X89Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.189    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X89Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.303    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X89Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.417 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.417    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X89Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.531 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.531    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X89Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.645    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X89Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.867 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.793     5.660    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X87Y147        LUT4 (Prop_lut4_I0_O)        0.299     5.959 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.405     6.365    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     6.489 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.433    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X87Y142        LUT4 (Prop_lut4_I0_O)        0.152     7.585 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.156     8.741    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X88Y138        LUT6 (Prop_lut6_I4_O)        0.326     9.067 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.729     9.796    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1_n_0
    SLICE_X88Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    33.020    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    29.147 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.715    32.965    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X88Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.159    33.124    
                         clock uncertainty           -0.089    33.035    
    SLICE_X88Y135        FDRE (Setup_fdre_C_D)       -0.100    32.935    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.935    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                 23.139    

Slack (MET) :             23.148ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 2.843ns (36.108%)  route 5.031ns (63.893%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 32.965 - 31.250 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980     1.980    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.912     1.912    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X88Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/Q
                         net (fo=16, routed)          1.013     3.381    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]
    SLICE_X89Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.961 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X89Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X89Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.189    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X89Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.303    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X89Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.417 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.417    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X89Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.531 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.531    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X89Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.645    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X89Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.867 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.793     5.660    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X87Y147        LUT4 (Prop_lut4_I0_O)        0.299     5.959 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.405     6.365    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     6.489 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.433    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X87Y142        LUT4 (Prop_lut4_I0_O)        0.152     7.585 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.909     8.494    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X88Y139        LUT6 (Prop_lut6_I2_O)        0.326     8.820 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.966     9.786    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_1_n_0
    SLICE_X88Y136        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    33.020    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    29.147 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.715    32.965    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X88Y136        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.159    33.124    
                         clock uncertainty           -0.089    33.035    
    SLICE_X88Y136        FDRE (Setup_fdre_C_D)       -0.102    32.933    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                 23.148    

Slack (MET) :             23.162ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 2.834ns (35.933%)  route 5.053ns (64.067%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 33.027 - 31.250 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980     1.980    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.972     1.972    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X92Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDRE (Prop_fdre_C_Q)         0.518     2.490 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.843     3.333    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X93Y137        LUT1 (Prop_lut1_I0_O)        0.124     3.457 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.457    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.858 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.858    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.972    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X93Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.086    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X93Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.200    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.314 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.314    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.428 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.428    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.741 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           0.799     5.540    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[28]
    SLICE_X92Y145        LUT4 (Prop_lut4_I1_O)        0.306     5.846 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.452     6.298    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.124     6.422 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.161     7.583    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X91Y139        LUT4 (Prop_lut4_I0_O)        0.152     7.735 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.157     8.892    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X96Y137        LUT6 (Prop_lut6_I4_O)        0.326     9.218 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.641     9.859    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1_n_0
    SLICE_X96Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    33.020    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    29.147 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.777    33.027    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X96Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.122    33.149    
                         clock uncertainty           -0.089    33.060    
    SLICE_X96Y135        FDRE (Setup_fdre_C_D)       -0.040    33.020    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                         33.020    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                 23.162    

Slack (MET) :             23.294ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 2.843ns (36.779%)  route 4.887ns (63.221%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 32.965 - 31.250 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980     1.980    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.912     1.912    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X88Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/Q
                         net (fo=16, routed)          1.013     3.381    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]
    SLICE_X89Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.961 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X89Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X89Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.189    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X89Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.303    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X89Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.417 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.417    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X89Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.531 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.531    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X89Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.645    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X89Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.867 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.793     5.660    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X87Y147        LUT4 (Prop_lut4_I0_O)        0.299     5.959 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.405     6.365    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     6.489 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.433    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X87Y142        LUT4 (Prop_lut4_I0_O)        0.152     7.585 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.154     8.739    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X89Y138        LUT6 (Prop_lut6_I2_O)        0.326     9.065 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.577     9.642    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1_n_0
    SLICE_X89Y136        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    33.020    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    29.147 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.715    32.965    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X89Y136        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.159    33.124    
                         clock uncertainty           -0.089    33.035    
    SLICE_X89Y136        FDRE (Setup_fdre_C_D)       -0.100    32.935    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.935    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                 23.294    

Slack (MET) :             23.322ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 2.834ns (36.615%)  route 4.906ns (63.385%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 33.027 - 31.250 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980     1.980    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.972     1.972    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X92Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDRE (Prop_fdre_C_Q)         0.518     2.490 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.843     3.333    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X93Y137        LUT1 (Prop_lut1_I0_O)        0.124     3.457 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.457    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.858 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.858    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.972    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X93Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.086    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X93Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.200    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.314 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.314    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.428 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.428    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.741 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           0.799     5.540    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[28]
    SLICE_X92Y145        LUT4 (Prop_lut4_I1_O)        0.306     5.846 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.452     6.298    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.124     6.422 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.161     7.583    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X91Y139        LUT4 (Prop_lut4_I0_O)        0.152     7.735 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.320     9.055    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X96Y137        LUT6 (Prop_lut6_I4_O)        0.326     9.381 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.331     9.712    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1_n_0
    SLICE_X96Y136        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    33.020    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    29.147 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.777    33.027    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X96Y136        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.122    33.149    
                         clock uncertainty           -0.089    33.060    
    SLICE_X96Y136        FDRE (Setup_fdre_C_D)       -0.026    33.034    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         33.034    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 23.322    

Slack (MET) :             23.337ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 2.613ns (33.994%)  route 5.074ns (66.006%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 32.965 - 31.250 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980     1.980    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.912     1.912    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X88Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]/Q
                         net (fo=16, routed)          1.013     3.381    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[0]
    SLICE_X89Y140        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.961 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.961    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X89Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.075 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X89Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.189    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X89Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.303 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.303    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X89Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.417 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.417    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X89Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.531 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.531    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X89Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.645 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.645    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X89Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.867 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.793     5.660    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X87Y147        LUT4 (Prop_lut4_I0_O)        0.299     5.959 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.405     6.365    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124     6.489 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.433    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X87Y142        LUT3 (Prop_lut3_I2_O)        0.124     7.557 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.875     8.432    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X87Y139        LUT5 (Prop_lut5_I3_O)        0.124     8.556 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_2/O
                         net (fo=2, routed)           1.043     9.599    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_2_n_0
    SLICE_X87Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    33.020    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    29.147 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.715    32.965    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X87Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.159    33.124    
                         clock uncertainty           -0.089    33.035    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)       -0.100    32.935    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                         32.935    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 23.337    

Slack (MET) :             23.345ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 2.834ns (36.706%)  route 4.887ns (63.294%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 33.027 - 31.250 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980     1.980    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.972     1.972    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X92Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDRE (Prop_fdre_C_Q)         0.518     2.490 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.843     3.333    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X93Y137        LUT1 (Prop_lut1_I0_O)        0.124     3.457 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.457    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X93Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.858 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.858    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X93Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.972    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X93Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.086    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X93Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.200    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.314 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.314    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.428 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.428    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.741 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/O[3]
                         net (fo=1, routed)           0.799     5.540    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[28]
    SLICE_X92Y145        LUT4 (Prop_lut4_I1_O)        0.306     5.846 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.452     6.298    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.124     6.422 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.161     7.583    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X91Y139        LUT4 (Prop_lut4_I0_O)        0.152     7.735 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.151     8.886    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X96Y138        LUT6 (Prop_lut6_I2_O)        0.326     9.212 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.481     9.693    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1_n_0
    SLICE_X96Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    33.020    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    29.147 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.777    33.027    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X96Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.122    33.149    
                         clock uncertainty           -0.089    33.060    
    SLICE_X96Y135        FDRE (Setup_fdre_C_D)       -0.023    33.037    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                         33.037    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                 23.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.312ns  (logic 0.191ns (61.129%)  route 0.121ns (38.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 32.187 - 31.250 ) 
    Source Clock Delay      (SCD):    0.664ns = ( 31.914 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.664    31.914    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X84Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.146    32.060 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/Q
                         net (fo=1, routed)           0.121    32.182    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[5]
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.045    32.227 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.000    32.227    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1_n_0
    SLICE_X84Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945    32.195    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    30.469 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.937    32.187    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X84Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.273    31.914    
    SLICE_X84Y140        FDRE (Hold_fdre_C_D)         0.099    32.013    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]
  -------------------------------------------------------------------
                         required time                        -32.013    
                         arrival time                          32.227    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.349ns  (logic 0.212ns (60.728%)  route 0.137ns (39.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 32.209 - 31.250 ) 
    Source Clock Delay      (SCD):    0.686ns = ( 31.936 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.686    31.936    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X96Y137        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDRE (Prop_fdre_C_Q)         0.167    32.103 r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[7]/Q
                         net (fo=1, routed)           0.137    32.240    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave[7]
    SLICE_X96Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.285 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.000    32.285    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1_n_0
    SLICE_X96Y137        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945    32.195    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    30.469 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.959    32.209    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X96Y137        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.273    31.936    
    SLICE_X96Y137        FDRE (Hold_fdre_C_D)         0.125    32.061    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[7]
  -------------------------------------------------------------------
                         required time                        -32.061    
                         arrival time                          32.285    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672     0.672    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.686     0.686    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X92Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y139        FDRE (Prop_fdre_C_Q)         0.164     0.850 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]/Q
                         net (fo=5, routed)           0.079     0.929    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]
    SLICE_X92Y139        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.058 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.058    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]_i_1_n_6
    SLICE_X92Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945     0.945    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.960     0.960    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X92Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[9]/C
                         clock pessimism             -0.274     0.686    
    SLICE_X92Y139        FDRE (Hold_fdre_C_D)         0.134     0.820    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672     0.672    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.665     0.665    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X80Y143        FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.141     0.806 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/Q
                         net (fo=5, routed)           0.089     0.895    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.019 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.019    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1_n_6
    SLICE_X80Y143        FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945     0.945    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.938     0.938    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X80Y143        FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]/C
                         clock pessimism             -0.273     0.665    
    SLICE_X80Y143        FDRE (Hold_fdre_C_D)         0.105     0.770    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.494%)  route 0.090ns (23.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672     0.672    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.688     0.688    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X92Y144        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y144        FDRE (Prop_fdre_C_Q)         0.164     0.852 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]/Q
                         net (fo=5, routed)           0.090     0.942    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]
    SLICE_X92Y144        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.071 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.071    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1_n_6
    SLICE_X92Y144        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945     0.945    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.962     0.962    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X92Y144        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[29]/C
                         clock pessimism             -0.274     0.688    
    SLICE_X92Y144        FDRE (Hold_fdre_C_D)         0.134     0.822    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (55.027%)  route 0.156ns (44.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 32.187 - 31.250 ) 
    Source Clock Delay      (SCD):    0.663ns = ( 31.913 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.663    31.913    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X89Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y138        FDRE (Prop_fdre_C_Q)         0.146    32.059 r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/Q
                         net (fo=1, routed)           0.156    32.215    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave[5]
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.045    32.260 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.000    32.260    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945    32.195    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    30.469 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.937    32.187    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X89Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.274    31.913    
    SLICE_X89Y138        FDRE (Hold_fdre_C_D)         0.098    32.011    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]
  -------------------------------------------------------------------
                         required time                        -32.011    
                         arrival time                          32.260    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.641%)  route 0.090ns (25.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672     0.672    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.661     0.661    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X65Y145        FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]/Q
                         net (fo=5, routed)           0.090     0.892    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]
    SLICE_X65Y145        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.016 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.016    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_6
    SLICE_X65Y145        FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945     0.945    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.934     0.934    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X65Y145        FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[13]/C
                         clock pessimism             -0.273     0.661    
    SLICE_X65Y145        FDRE (Hold_fdre_C_D)         0.105     0.766    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.641%)  route 0.090ns (25.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672     0.672    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.661     0.661    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X65Y144        FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]/Q
                         net (fo=5, routed)           0.090     0.892    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]
    SLICE_X65Y144        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.016 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.016    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1_n_6
    SLICE_X65Y144        FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945     0.945    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.934     0.934    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X65Y144        FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[9]/C
                         clock pessimism             -0.273     0.661    
    SLICE_X65Y144        FDRE (Hold_fdre_C_D)         0.105     0.766    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.518%)  route 0.163ns (43.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns = ( 32.188 - 31.250 ) 
    Source Clock Delay      (SCD):    0.664ns = ( 31.914 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.664    31.914    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X86Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.167    32.081 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/Q
                         net (fo=1, routed)           0.163    32.244    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[11]
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.045    32.289 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_2/O
                         net (fo=2, routed)           0.000    32.289    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_2_n_0
    SLICE_X86Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945    32.195    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    30.469 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.938    32.188    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X86Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.274    31.914    
    SLICE_X86Y140        FDRE (Hold_fdre_C_D)         0.124    32.038    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]
  -------------------------------------------------------------------
                         required time                        -32.038    
                         arrival time                          32.289    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.518%)  route 0.163ns (43.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 32.209 - 31.250 ) 
    Source Clock Delay      (SCD):    0.686ns = ( 31.936 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.686    31.936    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X96Y137        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDRE (Prop_fdre_C_Q)         0.167    32.103 r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[0]/Q
                         net (fo=1, routed)           0.163    32.266    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave[0]
    SLICE_X96Y137        LUT6 (Prop_lut6_I0_O)        0.045    32.311 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.000    32.311    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1_n_0
    SLICE_X96Y137        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945    32.195    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    30.469 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.959    32.209    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X96Y137        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.273    31.936    
    SLICE_X96Y137        FDRE (Hold_fdre_C_D)         0.124    32.060    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[0]
  -------------------------------------------------------------------
                         required time                        -32.060    
                         arrival time                          32.311    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y18   MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y2  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X84Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X86Y139    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X86Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X84Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X84Y139    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X84Y139    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X84Y139    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X84Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y2  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X84Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X84Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X86Y139    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X86Y139    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X86Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X86Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X84Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X84Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X84Y139    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X84Y139    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X84Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X84Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X86Y139    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X86Y139    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X86Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X86Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X84Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X84Y140    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X84Y139    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X84Y139    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2771  Failing Endpoints,  Worst Slack       -4.651ns,  Total Violation    -4420.438ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.651ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[17]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.643ns  (logic 4.356ns (56.992%)  route 3.287ns (43.008%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 10.374 - 7.500 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 5.570 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.776     5.570    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X95Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.459     6.029 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.664     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[19]_P[35])
                                                      2.077     8.770 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[35]
                         net (fo=13, routed)          1.239    10.009    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_70
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[35])
                                                      1.820    11.829 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.385    13.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.695    10.374    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.229    10.604    
                         clock uncertainty           -0.083    10.521    
    DSP48_X4Y35          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -1.958     8.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                 -4.651    

Slack (VIOLATED) :        -4.651ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[18]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.643ns  (logic 4.356ns (56.992%)  route 3.287ns (43.008%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 10.374 - 7.500 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 5.570 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.776     5.570    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X95Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.459     6.029 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.664     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[19]_P[35])
                                                      2.077     8.770 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[35]
                         net (fo=13, routed)          1.239    10.009    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_70
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[35])
                                                      1.820    11.829 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.385    13.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.695    10.374    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.229    10.604    
                         clock uncertainty           -0.083    10.521    
    DSP48_X4Y35          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -1.958     8.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                 -4.651    

Slack (VIOLATED) :        -4.651ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[19]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.643ns  (logic 4.356ns (56.992%)  route 3.287ns (43.008%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 10.374 - 7.500 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 5.570 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.776     5.570    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X95Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.459     6.029 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.664     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[19]_P[35])
                                                      2.077     8.770 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[35]
                         net (fo=13, routed)          1.239    10.009    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_70
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[35])
                                                      1.820    11.829 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.385    13.213    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.695    10.374    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.229    10.604    
                         clock uncertainty           -0.083    10.521    
    DSP48_X4Y35          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -1.958     8.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                 -4.651    

Slack (VIOLATED) :        -4.604ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[5]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.596ns  (logic 4.356ns (57.343%)  route 3.240ns (42.657%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 10.374 - 7.500 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 5.570 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.776     5.570    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X95Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.459     6.029 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.664     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[19]_P[35])
                                                      2.077     8.770 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[35]
                         net (fo=13, routed)          1.239    10.009    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_70
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[23])
                                                      1.820    11.829 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[23]
                         net (fo=1, routed)           1.338    13.166    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_82
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.695    10.374    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.229    10.604    
                         clock uncertainty           -0.083    10.521    
    DSP48_X4Y35          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -1.958     8.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                         -13.166    
  -------------------------------------------------------------------
                         slack                                 -4.604    

Slack (VIOLATED) :        -4.604ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[9]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.596ns  (logic 4.356ns (57.343%)  route 3.240ns (42.657%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 10.374 - 7.500 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 5.570 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.776     5.570    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X95Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.459     6.029 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.664     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[19]_P[35])
                                                      2.077     8.770 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[35]
                         net (fo=13, routed)          1.239    10.009    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_70
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[27])
                                                      1.820    11.829 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[27]
                         net (fo=1, routed)           1.338    13.166    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_78
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.695    10.374    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.229    10.604    
                         clock uncertainty           -0.083    10.521    
    DSP48_X4Y35          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -1.958     8.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                         -13.166    
  -------------------------------------------------------------------
                         slack                                 -4.604    

Slack (VIOLATED) :        -4.594ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[13]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.586ns  (logic 4.356ns (57.421%)  route 3.230ns (42.579%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 10.374 - 7.500 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 5.570 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.776     5.570    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X95Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.459     6.029 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.664     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[19]_P[35])
                                                      2.077     8.770 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[35]
                         net (fo=13, routed)          1.239    10.009    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_70
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[31])
                                                      1.820    11.829 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[31]
                         net (fo=1, routed)           1.328    13.156    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_74
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.695    10.374    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.229    10.604    
                         clock uncertainty           -0.083    10.521    
    DSP48_X4Y35          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -1.958     8.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                 -4.594    

Slack (VIOLATED) :        -4.582ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/B[14]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.594ns  (logic 4.356ns (57.357%)  route 3.238ns (42.643%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 10.374 - 7.500 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 5.570 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.776     5.570    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X95Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.459     6.029 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.664     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[19]_P[35])
                                                      2.077     8.770 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[35]
                         net (fo=13, routed)          1.239    10.009    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_70
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[14])
                                                      1.820    11.829 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[14]
                         net (fo=1, routed)           1.336    13.164    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_91
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.695    10.374    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.229    10.604    
                         clock uncertainty           -0.083    10.521    
    DSP48_X4Y35          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -1.938     8.583    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                         -13.164    
  -------------------------------------------------------------------
                         slack                                 -4.582    

Slack (VIOLATED) :        -4.551ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[22]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.544ns  (logic 4.356ns (57.743%)  route 3.188ns (42.257%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 10.374 - 7.500 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 5.570 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.776     5.570    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X95Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.459     6.029 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.664     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[19]_P[35])
                                                      2.077     8.770 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[35]
                         net (fo=13, routed)          1.239    10.009    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_70
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[35])
                                                      1.820    11.829 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.285    13.114    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.695    10.374    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.229    10.604    
                         clock uncertainty           -0.083    10.521    
    DSP48_X4Y35          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -1.958     8.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                 -4.551    

Slack (VIOLATED) :        -4.551ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[23]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.544ns  (logic 4.356ns (57.743%)  route 3.188ns (42.257%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 10.374 - 7.500 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 5.570 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.776     5.570    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X95Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.459     6.029 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.664     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[19]_P[35])
                                                      2.077     8.770 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[35]
                         net (fo=13, routed)          1.239    10.009    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_70
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[35])
                                                      1.820    11.829 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.285    13.114    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.695    10.374    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.229    10.604    
                         clock uncertainty           -0.083    10.521    
    DSP48_X4Y35          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -1.958     8.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                 -4.551    

Slack (VIOLATED) :        -4.542ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[15]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.535ns  (logic 4.356ns (57.811%)  route 3.179ns (42.189%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 10.374 - 7.500 ) 
    Source Clock Delay      (SCD):    3.070ns = ( 5.570 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.776     5.570    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X95Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.459     6.029 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.664     6.693    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[19]_P[35])
                                                      2.077     8.770 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[35]
                         net (fo=13, routed)          1.239    10.009    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_70
    DSP48_X4Y28          DSP48E1 (Prop_dsp48e1_C[45]_P[33])
                                                      1.820    11.829 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[33]
                         net (fo=1, routed)           1.276    13.105    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_72
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.695    10.374    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X4Y35          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.229    10.604    
                         clock uncertainty           -0.083    10.521    
    DSP48_X4Y35          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -1.958     8.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                         -13.105    
  -------------------------------------------------------------------
                         slack                                 -4.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.921%)  route 0.221ns (61.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.633     0.969    MicroBlaze_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X52Y142        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y142        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.221     1.331    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[31]
    SLICE_X46Y141        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.909     1.275    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y141        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X46Y141        FDRE (Hold_fdre_C_D)         0.064     1.300    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.168%)  route 0.228ns (61.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.633     0.969    MicroBlaze_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X52Y141        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[6]/Q
                         net (fo=1, routed)           0.228     1.338    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[25]
    SLICE_X46Y141        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.909     1.275    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y141        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X46Y141        FDRE (Hold_fdre_C_D)         0.060     1.296    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.167%)  route 0.199ns (48.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.633     0.969    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y140        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y140        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/Q
                         net (fo=1, routed)           0.199     1.332    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[11]
    SLICE_X47Y141        LUT5 (Prop_lut5_I3_O)        0.045     1.377 r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.377    MicroBlaze_i/axi_gpio_2/U0/ip2bus_data[11]
    SLICE_X47Y141        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.909     1.275    MicroBlaze_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X47Y141        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[11]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X47Y141        FDRE (Hold_fdre_C_D)         0.091     1.327    MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.918%)  route 0.258ns (58.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.635     0.971    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y147        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[0]/Q
                         net (fo=1, routed)           0.258     1.370    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[0]
    SLICE_X42Y143        LUT5 (Prop_lut5_I0_O)        0.045     1.415 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.415    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[0]
    SLICE_X42Y143        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.910     1.276    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y143        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X42Y143        FDRE (Hold_fdre_C_D)         0.120     1.357    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.194%)  route 0.316ns (65.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.556     0.892    <hidden>
    SLICE_X36Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  <hidden>
                         net (fo=8, routed)           0.316     1.371    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[2]
    SLICE_X37Y102        FDSE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.911     1.277    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y102        FDSE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y102        FDSE (Hold_fdse_C_D)         0.070     1.312    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.814%)  route 0.211ns (50.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.634     0.970    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y144        FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[3]/Q
                         net (fo=1, routed)           0.211     1.345    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[3]
    SLICE_X45Y144        LUT5 (Prop_lut5_I3_O)        0.045     1.390 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.390    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[3]
    SLICE_X45Y144        FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.910     1.276    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X45Y144        FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X45Y144        FDRE (Hold_fdre_C_D)         0.092     1.329    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.738%)  route 0.322ns (66.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.572     0.908    <hidden>
    SLICE_X26Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  <hidden>
                         net (fo=2, routed)           0.322     1.394    <hidden>
    SLICE_X27Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.930     1.296    <hidden>
    SLICE_X27Y102        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y102        FDRE (Hold_fdre_C_D)         0.070     1.331    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[27].reg1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.325%)  route 0.270ns (65.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.630     0.966    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y134        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=3, routed)           0.270     1.377    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X45Y134        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[27].reg1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.904     1.270    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y134        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[27].reg1_reg[27]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X45Y134        FDRE (Hold_fdre_C_D)         0.070     1.301    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[27].reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_3/U0/ip2bus_data_i_D1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.611%)  route 0.266ns (65.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.630     0.966    MicroBlaze_i/axi_gpio_3/U0/s_axi_aclk
    SLICE_X53Y136        FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/ip2bus_data_i_D1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  MicroBlaze_i/axi_gpio_3/U0/ip2bus_data_i_D1_reg[21]/Q
                         net (fo=1, routed)           0.266     1.373    MicroBlaze_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[10]
    SLICE_X44Y136        FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.905     1.271    MicroBlaze_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y136        FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X44Y136        FDRE (Hold_fdre_C_D)         0.059     1.291    MicroBlaze_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.135%)  route 0.379ns (72.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.556     0.892    <hidden>
    SLICE_X37Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  <hidden>
                         net (fo=8, routed)           0.379     1.411    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/s_axi_wdata[13]
    SLICE_X38Y107        FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.909     1.275    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y107        FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X38Y107        FDRE (Hold_fdre_C_D)         0.087     1.327    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y26   MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y26   MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y17   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X4Y30   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y12   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X4Y25   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y14   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X3Y22   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y26   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X4Y50   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y149  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y149  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X82Y149  MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X82Y149  MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y101  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y101  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y125  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y125  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y124  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y124  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y149  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y149  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X82Y149  MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X82Y149  MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y101  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y101  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y125  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y125  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y124  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y124  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.026ns,  Total Violation       -0.026ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.843ns  (logic 0.459ns (24.911%)  route 1.384ns (75.088%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.425 - 32.500 ) 
    Source Clock Delay      (SCD):    1.911ns = ( 33.161 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=13, routed)          1.384    35.004    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[6]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    33.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    33.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.746    35.425    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.425    
                         clock uncertainty           -0.206    35.219    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    34.978    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.978    
                         arrival time                         -35.004    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.748ns  (logic 0.459ns (26.259%)  route 1.289ns (73.741%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.425 - 32.500 ) 
    Source Clock Delay      (SCD):    1.911ns = ( 33.161 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=13, routed)          1.289    34.909    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[1]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    33.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    33.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.746    35.425    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.425    
                         clock uncertainty           -0.206    35.219    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    34.978    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.978    
                         arrival time                         -34.909    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.690ns  (logic 0.459ns (27.159%)  route 1.231ns (72.841%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.425 - 32.500 ) 
    Source Clock Delay      (SCD):    1.911ns = ( 33.161 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=13, routed)          1.231    34.851    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[3]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    33.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    33.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.746    35.425    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.425    
                         clock uncertainty           -0.206    35.219    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241    34.978    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.978    
                         arrival time                         -34.851    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.669ns  (logic 0.459ns (27.496%)  route 1.210ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.425 - 32.500 ) 
    Source Clock Delay      (SCD):    1.911ns = ( 33.161 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=13, routed)          1.210    34.830    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[4]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    33.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    33.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.746    35.425    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.425    
                         clock uncertainty           -0.206    35.219    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241    34.978    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.978    
                         arrival time                         -34.830    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.624ns  (logic 0.459ns (28.264%)  route 1.165ns (71.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.425 - 32.500 ) 
    Source Clock Delay      (SCD):    1.911ns = ( 33.161 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=13, routed)          1.165    34.785    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[7]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    33.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    33.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.746    35.425    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.425    
                         clock uncertainty           -0.206    35.219    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.241    34.978    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.978    
                         arrival time                         -34.785    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.574ns  (logic 0.459ns (29.153%)  route 1.115ns (70.847%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.425 - 32.500 ) 
    Source Clock Delay      (SCD):    1.911ns = ( 33.161 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=13, routed)          1.115    34.735    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[0]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    33.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    33.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.746    35.425    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.425    
                         clock uncertainty           -0.206    35.219    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    34.978    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.978    
                         arrival time                         -34.735    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.527ns  (logic 0.459ns (30.058%)  route 1.068ns (69.942%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.425 - 32.500 ) 
    Source Clock Delay      (SCD):    1.911ns = ( 33.161 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X85Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=13, routed)          1.068    34.688    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[10]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    33.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    33.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.746    35.425    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.425    
                         clock uncertainty           -0.206    35.219    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.241    34.978    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.978    
                         arrival time                         -34.688    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.523ns  (logic 0.459ns (30.145%)  route 1.064ns (69.854%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.425 - 32.500 ) 
    Source Clock Delay      (SCD):    1.911ns = ( 33.161 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X85Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=13, routed)          1.064    34.684    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[8]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    33.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    33.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.746    35.425    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.425    
                         clock uncertainty           -0.206    35.219    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.241    34.978    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.978    
                         arrival time                         -34.684    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.522ns  (logic 0.459ns (30.162%)  route 1.063ns (69.838%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.425 - 32.500 ) 
    Source Clock Delay      (SCD):    1.911ns = ( 33.161 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=13, routed)          1.063    34.683    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[5]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    33.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    33.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.746    35.425    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.425    
                         clock uncertainty           -0.206    35.219    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.241    34.978    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.978    
                         arrival time                         -34.683    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.514ns  (logic 0.459ns (30.317%)  route 1.055ns (69.683%))
  Logic Levels:           0  
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 35.425 - 32.500 ) 
    Source Clock Delay      (SCD):    1.911ns = ( 33.161 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=13, routed)          1.055    34.675    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[2]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    33.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    33.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.746    35.425    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.425    
                         clock uncertainty           -0.206    35.219    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241    34.978    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.978    
                         arrival time                         -34.675    
  -------------------------------------------------------------------
                         slack                                  0.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.238ns  (logic 0.370ns (29.896%)  route 0.868ns (70.104%))
  Logic Levels:           0  
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 95.731 - 92.500 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 95.468 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    95.520    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.647 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.718    95.468    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X85Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.370    95.838 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=13, routed)          0.868    96.706    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[9]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    93.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    93.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.937    95.731    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.731    
                         clock uncertainty            0.206    95.937    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.405    96.342    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.342    
                         arrival time                          96.706    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.242ns  (logic 0.370ns (29.779%)  route 0.872ns (70.221%))
  Logic Levels:           0  
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 95.731 - 92.500 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 95.468 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    95.520    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.647 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.718    95.468    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X85Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.370    95.838 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=13, routed)          0.872    96.711    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[11]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    93.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    93.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.937    95.731    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.731    
                         clock uncertainty            0.206    95.937    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.405    96.342    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.342    
                         arrival time                          96.711    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.268ns  (logic 0.370ns (29.180%)  route 0.898ns (70.820%))
  Logic Levels:           0  
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 95.731 - 92.500 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 95.468 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    95.520    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.647 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.718    95.468    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.370    95.838 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=13, routed)          0.898    96.736    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[2]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    93.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    93.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.937    95.731    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.731    
                         clock uncertainty            0.206    95.937    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.405    96.342    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.342    
                         arrival time                          96.736    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.273ns  (logic 0.370ns (29.074%)  route 0.903ns (70.926%))
  Logic Levels:           0  
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 95.731 - 92.500 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 95.468 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    95.520    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.647 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.718    95.468    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X85Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.370    95.838 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=13, routed)          0.903    96.741    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[8]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    93.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    93.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.937    95.731    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.731    
                         clock uncertainty            0.206    95.937    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.405    96.342    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.342    
                         arrival time                          96.741    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.274ns  (logic 0.370ns (29.047%)  route 0.904ns (70.953%))
  Logic Levels:           0  
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 95.731 - 92.500 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 95.468 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    95.520    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.647 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.718    95.468    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.370    95.838 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=13, routed)          0.904    96.742    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[5]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    93.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    93.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.937    95.731    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.731    
                         clock uncertainty            0.206    95.937    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.405    96.342    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.342    
                         arrival time                          96.742    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.277ns  (logic 0.370ns (28.973%)  route 0.907ns (71.027%))
  Logic Levels:           0  
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 95.731 - 92.500 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 95.468 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    95.520    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.647 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.718    95.468    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X85Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.370    95.838 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=13, routed)          0.907    96.745    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[10]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    93.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    93.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.937    95.731    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.731    
                         clock uncertainty            0.206    95.937    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.405    96.342    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.342    
                         arrival time                          96.745    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.323ns  (logic 0.370ns (27.957%)  route 0.953ns (72.043%))
  Logic Levels:           0  
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 95.731 - 92.500 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 95.468 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    95.520    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.647 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.718    95.468    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.370    95.838 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=13, routed)          0.953    96.792    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[0]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    93.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    93.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.937    95.731    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.731    
                         clock uncertainty            0.206    95.937    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405    96.342    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.342    
                         arrival time                          96.792    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.359ns  (logic 0.370ns (27.226%)  route 0.989ns (72.774%))
  Logic Levels:           0  
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 95.731 - 92.500 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 95.468 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    95.520    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.647 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.718    95.468    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.370    95.838 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=13, routed)          0.989    96.827    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[7]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    93.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    93.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.937    95.731    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.731    
                         clock uncertainty            0.206    95.937    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.405    96.342    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.342    
                         arrival time                          96.827    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.400ns  (logic 0.370ns (26.422%)  route 1.030ns (73.578%))
  Logic Levels:           0  
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 95.731 - 92.500 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 95.468 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    95.520    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.647 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.718    95.468    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.370    95.838 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=13, routed)          1.030    96.868    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[4]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    93.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    93.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.937    95.731    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.731    
                         clock uncertainty            0.206    95.937    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.405    96.342    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.342    
                         arrival time                          96.868    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.409ns  (logic 0.370ns (26.259%)  route 1.039ns (73.741%))
  Logic Levels:           0  
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 95.731 - 92.500 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 95.468 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770    95.520    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.647 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.718    95.468    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.370    95.838 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=13, routed)          1.039    96.877    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[3]
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    93.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    93.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.937    95.731    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.731    
                         clock uncertainty            0.206    95.937    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.405    96.342    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.342    
                         arrival time                          96.877    
  -------------------------------------------------------------------
                         slack                                  0.535    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 0.124ns (2.737%)  route 4.407ns (97.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.586     3.586    MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X66Y147        LUT1 (Prop_lut1_I0_O)        0.124     3.710 r  MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.821     4.531    MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X66Y148        FDRE                                         r  MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.716     2.895    MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X66Y148        FDRE                                         r  MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.045ns (2.378%)  route 1.847ns (97.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.562     1.562    MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X66Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.607 r  MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.285     1.892    MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X66Y148        FDRE                                         r  MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.935     1.301    MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X66Y148        FDRE                                         r  MicroBlaze_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.594ns  (logic 0.459ns (8.205%)  route 5.135ns (91.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.946ns = ( 5.446 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.652     5.446    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X41Y99         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.459     5.905 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          5.135    11.040    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[24]
    SLICE_X44Y146        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.652     2.831    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y146        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 0.459ns (8.690%)  route 4.823ns (91.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.946ns = ( 5.446 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.652     5.446    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X41Y99         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.459     5.905 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          4.823    10.728    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[31]
    SLICE_X50Y147        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.641     2.820    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y147        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.040ns  (logic 0.459ns (9.106%)  route 4.581ns (90.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.946ns = ( 5.446 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.652     5.446    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X41Y99         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.459     5.905 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          4.581    10.486    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[28]
    SLICE_X41Y145        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.653     2.832    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X41Y145        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 0.459ns (9.278%)  route 4.488ns (90.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.946ns = ( 5.446 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.652     5.446    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X41Y99         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.459     5.905 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          4.488    10.393    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[30]
    SLICE_X45Y145        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.652     2.831    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X45Y145        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.760ns  (logic 0.459ns (9.642%)  route 4.301ns (90.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.946ns = ( 5.446 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.652     5.446    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X41Y99         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.459     5.905 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          4.301    10.206    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[25]
    SLICE_X43Y144        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.653     2.832    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X43Y144        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 0.459ns (10.259%)  route 4.015ns (89.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.946ns = ( 5.446 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.652     5.446    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X41Y99         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.459     5.905 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          4.015     9.920    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[23]
    SLICE_X38Y144        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.653     2.832    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X38Y144        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.316ns  (logic 0.459ns (10.635%)  route 3.857ns (89.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.946ns = ( 5.446 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.652     5.446    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X41Y99         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.459     5.905 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          3.857     9.762    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[27]
    SLICE_X36Y143        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.653     2.832    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X36Y143        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.305ns  (logic 0.459ns (10.662%)  route 3.846ns (89.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.946ns = ( 5.446 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.652     5.446    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X41Y99         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.459     5.905 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          3.846     9.751    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[22]
    SLICE_X37Y143        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.653     2.832    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X37Y143        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.763ns  (logic 2.454ns (65.209%)  route 1.309ns (34.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.228ns = ( 5.728 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.934     5.728    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X3Y26         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     8.182 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[8]
                         net (fo=1, routed)           1.309     9.492    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X59Y131        FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.701     2.880    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X59Y131        FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.983ns  (logic 0.459ns (11.523%)  route 3.524ns (88.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.946ns = ( 5.446 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.794 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.652     5.446    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X41Y99         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.459     5.905 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[15]/Q
                         net (fo=17, routed)          3.524     9.429    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[26]
    SLICE_X35Y141        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.653     2.832    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X35Y141        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.396%)  route 0.388ns (67.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.639     0.975    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y148        FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.226     1.342    <hidden>
    SLICE_X39Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  <hidden>
                         net (fo=3, routed)           0.162     1.549    <hidden>
    SLICE_X37Y147        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.911     1.277    <hidden>
    SLICE_X37Y147        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.396%)  route 0.388ns (67.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.639     0.975    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y148        FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.226     1.342    <hidden>
    SLICE_X39Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  <hidden>
                         net (fo=3, routed)           0.162     1.549    <hidden>
    SLICE_X37Y147        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.911     1.277    <hidden>
    SLICE_X37Y147        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.396%)  route 0.388ns (67.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.639     0.975    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y148        FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.226     1.342    <hidden>
    SLICE_X39Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  <hidden>
                         net (fo=3, routed)           0.162     1.549    <hidden>
    SLICE_X37Y147        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.911     1.277    <hidden>
    SLICE_X37Y147        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.183ns (31.226%)  route 0.403ns (68.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.639     0.975    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y148        FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.226     1.342    <hidden>
    SLICE_X39Y147        LUT1 (Prop_lut1_I0_O)        0.042     1.384 f  <hidden>
                         net (fo=3, routed)           0.177     1.561    <hidden>
    SLICE_X39Y147        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.911     1.277    <hidden>
    SLICE_X39Y147        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.183ns (31.226%)  route 0.403ns (68.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.639     0.975    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y148        FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.226     1.342    <hidden>
    SLICE_X39Y147        LUT1 (Prop_lut1_I0_O)        0.042     1.384 f  <hidden>
                         net (fo=3, routed)           0.177     1.561    <hidden>
    SLICE_X39Y147        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.911     1.277    <hidden>
    SLICE_X39Y147        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.183ns (31.226%)  route 0.403ns (68.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.639     0.975    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y148        FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.226     1.342    <hidden>
    SLICE_X39Y147        LUT1 (Prop_lut1_I0_O)        0.042     1.384 f  <hidden>
                         net (fo=3, routed)           0.177     1.561    <hidden>
    SLICE_X39Y147        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.911     1.277    <hidden>
    SLICE_X39Y147        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.397%)  route 0.519ns (73.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.639     0.975    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y148        FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.344     1.460    <hidden>
    SLICE_X35Y148        LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  <hidden>
                         net (fo=3, routed)           0.175     1.680    <hidden>
    SLICE_X34Y147        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.912     1.278    <hidden>
    SLICE_X34Y147        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.397%)  route 0.519ns (73.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.639     0.975    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y148        FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.344     1.460    <hidden>
    SLICE_X35Y148        LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  <hidden>
                         net (fo=3, routed)           0.175     1.680    <hidden>
    SLICE_X34Y147        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.912     1.278    <hidden>
    SLICE_X34Y147        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.397%)  route 0.519ns (73.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.639     0.975    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y148        FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.344     1.460    <hidden>
    SLICE_X35Y148        LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  <hidden>
                         net (fo=3, routed)           0.175     1.680    <hidden>
    SLICE_X34Y147        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.912     1.278    <hidden>
    SLICE_X34Y147        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.186ns (24.998%)  route 0.558ns (75.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.639     0.975    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X37Y148        FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.407     1.523    <hidden>
    SLICE_X34Y148        LUT1 (Prop_lut1_I0_O)        0.045     1.568 f  <hidden>
                         net (fo=3, routed)           0.151     1.719    <hidden>
    SLICE_X40Y148        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.911     1.277    <hidden>
    SLICE_X40Y148        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1854 Endpoints
Min Delay          1854 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.711ns  (logic 1.223ns (9.622%)  route 11.488ns (90.378%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y137        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
    SLICE_X57Y137        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)         11.488    11.947    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X91Y137        LUT4 (Prop_lut4_I0_O)        0.124    12.071 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__22_i_6/O
                         net (fo=1, routed)           0.000    12.071    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__22_i_6_n_0
    SLICE_X91Y137        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.711 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__22/O[3]
                         net (fo=1, routed)           0.000    12.711    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__22_n_4
    SLICE_X91Y137        FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.651ns  (logic 1.163ns (9.193%)  route 11.488ns (90.807%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y137        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
    SLICE_X57Y137        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)         11.488    11.947    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X91Y137        LUT4 (Prop_lut4_I0_O)        0.124    12.071 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__22_i_6/O
                         net (fo=1, routed)           0.000    12.071    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__22_i_6_n_0
    SLICE_X91Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.651 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__22/O[2]
                         net (fo=1, routed)           0.000    12.651    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__22_n_5
    SLICE_X91Y137        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.546ns  (logic 1.399ns (11.151%)  route 11.147ns (88.849%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/C
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/Q
                         net (fo=65, routed)         11.147    11.606    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[3]
    SLICE_X90Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.730 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.730    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry_i_1_n_0
    SLICE_X90Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.106 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.106    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry_n_0
    SLICE_X90Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.223 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.223    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__0_n_0
    SLICE_X90Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.546 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.546    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_in[9]
    SLICE_X90Y139        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.538ns  (logic 1.391ns (11.094%)  route 11.147ns (88.906%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/C
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/Q
                         net (fo=65, routed)         11.147    11.606    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[3]
    SLICE_X90Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.730 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.730    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry_i_1_n_0
    SLICE_X90Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.106 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.106    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry_n_0
    SLICE_X90Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.223 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.223    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__0_n_0
    SLICE_X90Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.538 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.538    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_in[11]
    SLICE_X90Y139        FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[10][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.515ns  (logic 2.896ns (23.140%)  route 9.619ns (76.860%))
  Logic Levels:           14  (CARRY4=7 FDRE=1 LUT2=1 LUT4=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y133        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/C
    SLICE_X47Y133        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/Q
                         net (fo=55, routed)          1.463     1.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[2]
    SLICE_X60Y137        LUT2 (Prop_lut2_I1_O)        0.124     2.046 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_2/O
                         net (fo=1, routed)           0.000     2.046    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_2_n_0
    SLICE_X60Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X60Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.558 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.558    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X60Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.672 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.672    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X60Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.786 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.786    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X60Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.900 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.900    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X60Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.014 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.014    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X60Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[3]
                         net (fo=1, routed)           0.861     4.188    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_4
    SLICE_X61Y143        LUT4 (Prop_lut4_I3_O)        0.306     4.494 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.796     5.291    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X62Y143        LUT4 (Prop_lut4_I0_O)        0.124     5.415 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.450     5.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X61Y140        LUT4 (Prop_lut4_I0_O)        0.124     5.988 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           1.141     7.129    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X64Y139        LUT4 (Prop_lut4_I0_O)        0.152     7.281 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_3/O
                         net (fo=1, routed)           0.968     8.249    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_3_n_0
    SLICE_X62Y141        LUT4 (Prop_lut4_I2_O)        0.326     8.575 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_1/O
                         net (fo=23, routed)          3.940    12.515    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_1_n_0
    SLICE_X53Y72         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[10][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[10][2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.515ns  (logic 2.896ns (23.140%)  route 9.619ns (76.860%))
  Logic Levels:           14  (CARRY4=7 FDRE=1 LUT2=1 LUT4=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y133        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/C
    SLICE_X47Y133        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/Q
                         net (fo=55, routed)          1.463     1.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[2]
    SLICE_X60Y137        LUT2 (Prop_lut2_I1_O)        0.124     2.046 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_2/O
                         net (fo=1, routed)           0.000     2.046    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_2_n_0
    SLICE_X60Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X60Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.558 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.558    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X60Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.672 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.672    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X60Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.786 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.786    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X60Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.900 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.900    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X60Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.014 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.014    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X60Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[3]
                         net (fo=1, routed)           0.861     4.188    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_4
    SLICE_X61Y143        LUT4 (Prop_lut4_I3_O)        0.306     4.494 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.796     5.291    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X62Y143        LUT4 (Prop_lut4_I0_O)        0.124     5.415 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.450     5.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X61Y140        LUT4 (Prop_lut4_I0_O)        0.124     5.988 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           1.141     7.129    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X64Y139        LUT4 (Prop_lut4_I0_O)        0.152     7.281 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_3/O
                         net (fo=1, routed)           0.968     8.249    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_3_n_0
    SLICE_X62Y141        LUT4 (Prop_lut4_I2_O)        0.326     8.575 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_1/O
                         net (fo=23, routed)          3.940    12.515    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_1_n_0
    SLICE_X53Y72         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[10][2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[10][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.515ns  (logic 2.896ns (23.140%)  route 9.619ns (76.860%))
  Logic Levels:           14  (CARRY4=7 FDRE=1 LUT2=1 LUT4=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y133        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/C
    SLICE_X47Y133        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/Q
                         net (fo=55, routed)          1.463     1.922    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[2]
    SLICE_X60Y137        LUT2 (Prop_lut2_I1_O)        0.124     2.046 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_2/O
                         net (fo=1, routed)           0.000     2.046    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_2_n_0
    SLICE_X60Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.444 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.444    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X60Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.558 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.558    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X60Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.672 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.672    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X60Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.786 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.786    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X60Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.900 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.900    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X60Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.014 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.014    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X60Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.327 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[3]
                         net (fo=1, routed)           0.861     4.188    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_4
    SLICE_X61Y143        LUT4 (Prop_lut4_I3_O)        0.306     4.494 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           0.796     5.291    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X62Y143        LUT4 (Prop_lut4_I0_O)        0.124     5.415 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.450     5.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X61Y140        LUT4 (Prop_lut4_I0_O)        0.124     5.988 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           1.141     7.129    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X64Y139        LUT4 (Prop_lut4_I0_O)        0.152     7.281 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_3/O
                         net (fo=1, routed)           0.968     8.249    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_3_n_0
    SLICE_X62Y141        LUT4 (Prop_lut4_I2_O)        0.326     8.575 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_1/O
                         net (fo=23, routed)          3.940    12.515    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_1_n_0
    SLICE_X53Y72         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[10][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.493ns  (logic 1.007ns (8.061%)  route 11.486ns (91.939%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y137        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/C
    SLICE_X57Y137        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/Q
                         net (fo=67, routed)         11.486    11.945    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[8]
    SLICE_X91Y137        LUT4 (Prop_lut4_I1_O)        0.124    12.069 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__22_i_7/O
                         net (fo=1, routed)           0.000    12.069    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__22_i_7_n_0
    SLICE_X91Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.493 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__22/O[1]
                         net (fo=1, routed)           0.000    12.493    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__22_n_6
    SLICE_X91Y137        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.462ns  (logic 1.315ns (10.552%)  route 11.147ns (89.448%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/C
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/Q
                         net (fo=65, routed)         11.147    11.606    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[3]
    SLICE_X90Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.730 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.730    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry_i_1_n_0
    SLICE_X90Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.106 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.106    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry_n_0
    SLICE_X90Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.223 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.223    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__0_n_0
    SLICE_X90Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.462 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.462    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_in[10]
    SLICE_X90Y139        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.442ns  (logic 1.295ns (10.408%)  route 11.147ns (89.592%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/C
    SLICE_X59Y135        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/Q
                         net (fo=65, routed)         11.147    11.606    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[3]
    SLICE_X90Y137        LUT2 (Prop_lut2_I1_O)        0.124    11.730 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.730    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry_i_1_n_0
    SLICE_X90Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.106 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.106    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry_n_0
    SLICE_X90Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.223 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.223    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__0_n_0
    SLICE_X90Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.442 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out__0_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.442    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_in[8]
    SLICE_X90Y139        FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.146ns (48.072%)  route 0.158ns (51.928%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][5]/C
    SLICE_X91Y136        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][5]/Q
                         net (fo=2, routed)           0.158     0.304    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[7][5]
    RAMB36_X4Y27         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.146ns (48.005%)  route 0.158ns (51.995%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDSE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][11]/C
    SLICE_X91Y137        FDSE (Prop_fdse_C_Q)         0.146     0.146 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[7][11]/Q
                         net (fo=2, routed)           0.158     0.304    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[7][11]
    RAMB36_X4Y27         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.167ns (52.862%)  route 0.149ns (47.138%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y112        FDSE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]/C
    SLICE_X90Y112        FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]/Q
                         net (fo=2, routed)           0.149     0.316    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[1][11]
    RAMB18_X4Y45         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_1/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.167ns (52.862%)  route 0.149ns (47.138%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDSE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]/C
    SLICE_X32Y92         FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][11]/Q
                         net (fo=2, routed)           0.149     0.316    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[2][11]
    RAMB18_X2Y37         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.167ns (52.809%)  route 0.149ns (47.191%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDSE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][6]/C
    SLICE_X32Y108        FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][6]/Q
                         net (fo=2, routed)           0.149     0.316    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[3][6]
    RAMB18_X2Y43         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.167ns (52.642%)  route 0.150ns (47.358%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y111        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][5]/C
    SLICE_X90Y111        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][5]/Q
                         net (fo=2, routed)           0.150     0.317    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[1][5]
    RAMB18_X4Y45         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_1/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.167ns (52.642%)  route 0.150ns (47.358%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][5]/C
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][5]/Q
                         net (fo=2, routed)           0.150     0.317    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[2][5]
    RAMB18_X2Y37         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.167ns (52.642%)  route 0.150ns (47.358%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][3]/C
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][3]/Q
                         net (fo=2, routed)           0.150     0.317    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[3][3]
    RAMB18_X2Y43         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.167ns (52.602%)  route 0.150ns (47.398%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDSE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][2]/C
    SLICE_X32Y107        FDSE (Prop_fdse_C_Q)         0.167     0.167 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][2]/Q
                         net (fo=2, routed)           0.150     0.317    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[3][2]
    RAMB18_X2Y43         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_0/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.167ns (51.682%)  route 0.156ns (48.318%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y122        FDRE                         0.000     0.000 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][5]/C
    SLICE_X90Y122        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][5]/Q
                         net (fo=2, routed)           0.156     0.323    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[9][5]
    RAMB36_X4Y24         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 2.941ns (35.778%)  route 5.279ns (64.222%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.844     3.138    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=5, routed)           1.783     5.439    MicroBlaze_i/SineWaveGen_0/inst/delay[7]
    SLICE_X35Y133        LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12/O
                         net (fo=1, routed)           0.000     5.563    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.113 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.113    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.426 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/O[3]
                         net (fo=1, routed)           0.965     7.391    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_4
    SLICE_X37Y135        LUT5 (Prop_lut5_I4_O)        0.306     7.697 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.697    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_7_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.247 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.247    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.361 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.361    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.475    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.589 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.589    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.703 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           1.472    10.176    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X52Y143        LUT2 (Prop_lut2_I0_O)        0.124    10.300 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          1.059    11.358    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X56Y143        FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 2.941ns (35.778%)  route 5.279ns (64.222%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.844     3.138    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=5, routed)           1.783     5.439    MicroBlaze_i/SineWaveGen_0/inst/delay[7]
    SLICE_X35Y133        LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12/O
                         net (fo=1, routed)           0.000     5.563    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.113 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.113    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.426 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/O[3]
                         net (fo=1, routed)           0.965     7.391    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_4
    SLICE_X37Y135        LUT5 (Prop_lut5_I4_O)        0.306     7.697 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.697    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_7_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.247 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.247    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.361 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.361    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.475    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.589 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.589    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.703 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           1.472    10.176    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X52Y143        LUT2 (Prop_lut2_I0_O)        0.124    10.300 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          1.059    11.358    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X56Y143        FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 2.941ns (35.778%)  route 5.279ns (64.222%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.844     3.138    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=5, routed)           1.783     5.439    MicroBlaze_i/SineWaveGen_0/inst/delay[7]
    SLICE_X35Y133        LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12/O
                         net (fo=1, routed)           0.000     5.563    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.113 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.113    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.426 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/O[3]
                         net (fo=1, routed)           0.965     7.391    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_4
    SLICE_X37Y135        LUT5 (Prop_lut5_I4_O)        0.306     7.697 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.697    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_7_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.247 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.247    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.361 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.361    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.475    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.589 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.589    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.703 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           1.472    10.176    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X52Y143        LUT2 (Prop_lut2_I0_O)        0.124    10.300 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          1.059    11.358    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X56Y143        FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 2.941ns (35.778%)  route 5.279ns (64.222%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.844     3.138    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=5, routed)           1.783     5.439    MicroBlaze_i/SineWaveGen_0/inst/delay[7]
    SLICE_X35Y133        LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12/O
                         net (fo=1, routed)           0.000     5.563    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.113 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.113    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.426 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/O[3]
                         net (fo=1, routed)           0.965     7.391    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_4
    SLICE_X37Y135        LUT5 (Prop_lut5_I4_O)        0.306     7.697 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.697    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_7_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.247 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.247    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.361 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.361    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.475    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.589 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.589    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.703 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           1.472    10.176    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X52Y143        LUT2 (Prop_lut2_I0_O)        0.124    10.300 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          1.059    11.358    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X56Y143        FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 2.941ns (35.778%)  route 5.279ns (64.222%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.844     3.138    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=5, routed)           1.783     5.439    MicroBlaze_i/SineWaveGen_0/inst/delay[7]
    SLICE_X35Y133        LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12/O
                         net (fo=1, routed)           0.000     5.563    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.113 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.113    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.426 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/O[3]
                         net (fo=1, routed)           0.965     7.391    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_4
    SLICE_X37Y135        LUT5 (Prop_lut5_I4_O)        0.306     7.697 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.697    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_7_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.247 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.247    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.361 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.361    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.475    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.589 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.589    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.703 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           1.472    10.176    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X52Y143        LUT2 (Prop_lut2_I0_O)        0.124    10.300 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          1.059    11.358    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X56Y143        FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 2.941ns (35.778%)  route 5.279ns (64.222%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.844     3.138    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=5, routed)           1.783     5.439    MicroBlaze_i/SineWaveGen_0/inst/delay[7]
    SLICE_X35Y133        LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12/O
                         net (fo=1, routed)           0.000     5.563    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_12_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.113 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.113    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.426 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/O[3]
                         net (fo=1, routed)           0.965     7.391    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_4
    SLICE_X37Y135        LUT5 (Prop_lut5_I4_O)        0.306     7.697 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.697    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_7_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.247 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.247    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.361 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.361    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.475 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.475    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.589 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.589    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.703 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           1.472    10.176    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X52Y143        LUT2 (Prop_lut2_I0_O)        0.124    10.300 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          1.059    11.358    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X56Y143        FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.216ns  (logic 2.896ns (35.249%)  route 5.320ns (64.751%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.832     3.126    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y130        FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.518     3.644 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=4, routed)           1.330     4.974    MicroBlaze_i/SineWaveGen_1/inst/delay[6]
    SLICE_X44Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.630 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.630    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.964 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           1.002     6.966    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_6
    SLICE_X42Y136        LUT5 (Prop_lut5_I4_O)        0.303     7.269 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.269    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_5_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.645 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.762 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.879 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.879    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.996 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.996    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.113 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.113    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.230 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           2.185    10.416    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X62Y148        LUT2 (Prop_lut2_I0_O)        0.124    10.540 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.802    11.342    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X63Y149        FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.216ns  (logic 2.896ns (35.249%)  route 5.320ns (64.751%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.832     3.126    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y130        FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.518     3.644 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=4, routed)           1.330     4.974    MicroBlaze_i/SineWaveGen_1/inst/delay[6]
    SLICE_X44Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.630 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.630    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.964 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           1.002     6.966    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_6
    SLICE_X42Y136        LUT5 (Prop_lut5_I4_O)        0.303     7.269 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.269    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_5_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.645 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.762 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.879 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.879    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.996 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.996    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.113 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.113    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.230 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           2.185    10.416    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X62Y148        LUT2 (Prop_lut2_I0_O)        0.124    10.540 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.802    11.342    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X63Y149        FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.216ns  (logic 2.896ns (35.249%)  route 5.320ns (64.751%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.832     3.126    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y130        FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.518     3.644 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=4, routed)           1.330     4.974    MicroBlaze_i/SineWaveGen_1/inst/delay[6]
    SLICE_X44Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.630 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.630    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.964 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           1.002     6.966    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_6
    SLICE_X42Y136        LUT5 (Prop_lut5_I4_O)        0.303     7.269 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.269    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_5_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.645 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.762 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.879 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.879    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.996 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.996    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.113 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.113    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.230 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           2.185    10.416    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X62Y148        LUT2 (Prop_lut2_I0_O)        0.124    10.540 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.802    11.342    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X63Y149        FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.216ns  (logic 2.896ns (35.249%)  route 5.320ns (64.751%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.832     3.126    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y130        FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.518     3.644 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=4, routed)           1.330     4.974    MicroBlaze_i/SineWaveGen_1/inst/delay[6]
    SLICE_X44Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.630 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.630    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.964 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/O[1]
                         net (fo=1, routed)           1.002     6.966    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_6
    SLICE_X42Y136        LUT5 (Prop_lut5_I4_O)        0.303     7.269 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.269    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_5_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.645 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.645    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.762 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.879 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.879    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.996 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.996    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.113 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.113    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.230 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           2.185    10.416    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X62Y148        LUT2 (Prop_lut2_I0_O)        0.124    10.540 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.802    11.342    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X63Y149        FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.491%)  route 0.126ns (43.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.658     0.994    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y140        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y140        FDRE (Prop_fdre_C_Q)         0.164     1.158 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=3, routed)           0.126     1.284    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[16]
    SLICE_X61Y141        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.895%)  route 0.204ns (59.105%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.655     0.991    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y134        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y134        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=3, routed)           0.204     1.336    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[3]
    SLICE_X59Y135        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.494%)  route 0.207ns (59.506%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.656     0.992    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y137        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=3, routed)           0.207     1.340    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[10]
    SLICE_X57Y137        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.141ns (36.485%)  route 0.245ns (63.515%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.632     0.968    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y133        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.245     1.354    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[2]
    SLICE_X47Y133        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.128ns (34.795%)  route 0.240ns (65.205%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.656     0.992    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y137        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=3, routed)           0.240     1.360    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[8]
    SLICE_X57Y137        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.733%)  route 0.254ns (64.267%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.632     0.968    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.254     1.363    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[6]
    SLICE_X49Y134        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.141ns (37.567%)  route 0.234ns (62.433%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.658     0.994    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y142        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y142        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=3, routed)           0.234     1.369    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[20]
    SLICE_X58Y142        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.164ns (37.735%)  route 0.271ns (62.265%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.634     0.970    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y134        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y134        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=3, routed)           0.271     1.405    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[1]
    SLICE_X47Y133        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.141ns (33.652%)  route 0.278ns (66.348%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.658     0.994    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y142        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y142        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.278     1.413    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[31]
    SLICE_X58Y144        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.141ns (29.485%)  route 0.337ns (70.515%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.632     0.968    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y139        FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=3, routed)           0.337     1.446    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[19]
    SLICE_X59Y140        FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay           432 Endpoints
Min Delay           432 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram8_reg_1/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.531ns  (logic 0.524ns (6.142%)  route 8.007ns (93.858%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X86Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.524    33.685 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/Q
                         net (fo=12, routed)          8.007    41.692    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[9]
    RAMB18_X4Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram8_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.267ns  (logic 0.459ns (5.552%)  route 7.808ns (94.448%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.909    33.159    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X88Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y135        FDRE (Prop_fdre_C_Q)         0.459    33.618 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=12, routed)          7.808    41.426    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[3]
    RAMB36_X2Y17         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.993ns  (logic 0.459ns (5.743%)  route 7.534ns (94.257%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X87Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=12, routed)          7.534    41.154    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X2Y17         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 0.459ns (5.887%)  route 7.338ns (94.113%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X87Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=12, routed)          7.338    40.958    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X2Y16         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.754ns  (logic 0.459ns (5.920%)  route 7.295ns (94.080%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.909    33.159    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X88Y135        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y135        FDRE (Prop_fdre_C_Q)         0.459    33.618 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=12, routed)          7.295    40.913    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[3]
    RAMB36_X2Y16         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram005_reg_0/DIADI[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 0.459ns (6.318%)  route 6.806ns (93.682%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X87Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=12, routed)          6.806    40.426    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X2Y14         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram005_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_1/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 0.524ns (7.261%)  route 6.693ns (92.739%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X86Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.524    33.685 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/Q
                         net (fo=12, routed)          6.693    40.378    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[9]
    RAMB18_X3Y23         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram07_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_1/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 0.524ns (7.335%)  route 6.619ns (92.665%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X86Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.524    33.685 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/Q
                         net (fo=12, routed)          6.619    40.304    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[9]
    RAMB18_X3Y25         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIADI[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 0.459ns (6.454%)  route 6.653ns (93.546%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X87Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=12, routed)          6.653    40.273    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[6]
    RAMB36_X2Y10         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram7_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram007_reg_0/DIADI[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.059ns  (logic 0.459ns (6.502%)  route 6.600ns (93.498%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980    33.230    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    28.943 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.911    33.161    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X87Y138        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.459    33.620 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=12, routed)          6.600    40.220    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X2Y13         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram007_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/DIADI[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.146ns (30.919%)  route 0.326ns (69.081%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.663    31.913    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.146    32.059 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=13, routed)          0.326    32.385    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[4]
    RAMB36_X4Y27         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_1/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.146ns (29.984%)  route 0.341ns (70.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.664    31.914    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X85Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.146    32.060 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=13, routed)          0.341    32.401    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[11]
    RAMB18_X4Y56         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/DIADI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.146ns (29.848%)  route 0.343ns (70.152%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.663    31.913    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.146    32.059 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=13, routed)          0.343    32.402    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[3]
    RAMB36_X4Y27         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/DIADI[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.146ns (29.656%)  route 0.346ns (70.345%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.663    31.913    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.146    32.059 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=13, routed)          0.346    32.405    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[7]
    RAMB36_X4Y27         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_1/DIADI[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.146ns (28.775%)  route 0.361ns (71.225%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.663    31.913    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X85Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.146    32.059 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=13, routed)          0.361    32.420    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[10]
    RAMB18_X4Y56         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.146ns (28.612%)  route 0.364ns (71.388%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.664    31.914    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.146    32.060 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=13, routed)          0.364    32.424    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[0]
    RAMB36_X4Y27         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/DIADI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.146ns (28.316%)  route 0.370ns (71.684%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.664    31.914    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.146    32.060 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=13, routed)          0.370    32.430    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[6]
    RAMB36_X4Y27         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/DIADI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.146ns (28.068%)  route 0.374ns (71.933%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.664    31.914    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDRE (Prop_fdre_C_Q)         0.146    32.060 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=13, routed)          0.374    32.434    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[5]
    RAMB36_X4Y27         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_1/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.146ns (27.872%)  route 0.378ns (72.128%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.664    31.914    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X85Y140        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.146    32.060 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=13, routed)          0.378    32.438    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[9]
    RAMB18_X4Y56         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram04_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_0/DIADI[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.146ns (27.796%)  route 0.379ns (72.204%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672    31.922    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    30.528 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.663    31.913    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X83Y139        FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.146    32.059 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=13, routed)          0.379    32.438    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[4]
    RAMB36_X4Y29         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y19       BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.980     4.480    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.287     0.193 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     4.480    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.026ns (1.864%)  route 1.369ns (98.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.672     0.672    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.395    -0.722 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.696    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.672     0.672    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.926ns  (logic 2.527ns (42.639%)  route 3.399ns (57.361%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
    SLICE_X54Y135        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           1.111     1.635    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X55Y135        LUT2 (Prop_lut2_I0_O)        0.124     1.759 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000     1.759    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.309 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000     2.309    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.423 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.423    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.537    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.651 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.651    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.765    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.879 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.879    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.993 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.993    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.215 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__6/O[0]
                         net (fo=1, routed)           0.827     4.042    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[28]
    SLICE_X56Y142        LUT6 (Prop_lut6_I2_O)        0.299     4.341 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3/O
                         net (fo=1, routed)           0.790     5.132    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3_n_0
    SLICE_X56Y139        LUT5 (Prop_lut5_I3_O)        0.124     5.256 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.671     5.926    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     3.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     3.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.705     5.384    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.926ns  (logic 2.527ns (42.639%)  route 3.399ns (57.361%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
    SLICE_X54Y135        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           1.111     1.635    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X55Y135        LUT2 (Prop_lut2_I0_O)        0.124     1.759 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000     1.759    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.309 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000     2.309    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.423 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.423    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.537    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.651 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.651    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.765    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.879 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.879    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.993 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.993    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.215 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__6/O[0]
                         net (fo=1, routed)           0.827     4.042    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[28]
    SLICE_X56Y142        LUT6 (Prop_lut6_I2_O)        0.299     4.341 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3/O
                         net (fo=1, routed)           0.790     5.132    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3_n_0
    SLICE_X56Y139        LUT5 (Prop_lut5_I3_O)        0.124     5.256 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.671     5.926    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     3.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     3.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.705     5.384    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.926ns  (logic 2.527ns (42.639%)  route 3.399ns (57.361%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
    SLICE_X54Y135        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           1.111     1.635    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X55Y135        LUT2 (Prop_lut2_I0_O)        0.124     1.759 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000     1.759    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.309 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000     2.309    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.423 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.423    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.537    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.651 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.651    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.765    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.879 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.879    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.993 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.993    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.215 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__6/O[0]
                         net (fo=1, routed)           0.827     4.042    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[28]
    SLICE_X56Y142        LUT6 (Prop_lut6_I2_O)        0.299     4.341 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3/O
                         net (fo=1, routed)           0.790     5.132    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3_n_0
    SLICE_X56Y139        LUT5 (Prop_lut5_I3_O)        0.124     5.256 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.671     5.926    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     3.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     3.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.705     5.384    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.926ns  (logic 2.527ns (42.639%)  route 3.399ns (57.361%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
    SLICE_X54Y135        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           1.111     1.635    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X55Y135        LUT2 (Prop_lut2_I0_O)        0.124     1.759 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000     1.759    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.309 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000     2.309    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.423 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.423    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.537    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.651 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.651    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.765    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.879 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.879    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.993 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.993    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.215 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__6/O[0]
                         net (fo=1, routed)           0.827     4.042    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[28]
    SLICE_X56Y142        LUT6 (Prop_lut6_I2_O)        0.299     4.341 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3/O
                         net (fo=1, routed)           0.790     5.132    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3_n_0
    SLICE_X56Y139        LUT5 (Prop_lut5_I3_O)        0.124     5.256 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.671     5.926    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     3.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     3.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.705     5.384    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.908ns  (logic 2.527ns (42.774%)  route 3.381ns (57.226%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
    SLICE_X54Y135        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           1.111     1.635    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X55Y135        LUT2 (Prop_lut2_I0_O)        0.124     1.759 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000     1.759    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.309 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000     2.309    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.423 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.423    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.537    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.651 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.651    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.765    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.879 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.879    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.993 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.993    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.215 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__6/O[0]
                         net (fo=1, routed)           0.827     4.042    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[28]
    SLICE_X56Y142        LUT6 (Prop_lut6_I2_O)        0.299     4.341 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3/O
                         net (fo=1, routed)           0.790     5.132    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3_n_0
    SLICE_X56Y139        LUT5 (Prop_lut5_I3_O)        0.124     5.256 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.652     5.908    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     3.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     3.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.706     5.385    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.908ns  (logic 2.527ns (42.774%)  route 3.381ns (57.226%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
    SLICE_X54Y135        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           1.111     1.635    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X55Y135        LUT2 (Prop_lut2_I0_O)        0.124     1.759 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000     1.759    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.309 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000     2.309    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.423 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.423    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.537    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.651 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.651    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.765    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.879 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.879    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.993 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.993    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.215 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__6/O[0]
                         net (fo=1, routed)           0.827     4.042    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[28]
    SLICE_X56Y142        LUT6 (Prop_lut6_I2_O)        0.299     4.341 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3/O
                         net (fo=1, routed)           0.790     5.132    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3_n_0
    SLICE_X56Y139        LUT5 (Prop_lut5_I3_O)        0.124     5.256 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.652     5.908    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     3.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     3.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.706     5.385    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.908ns  (logic 2.527ns (42.774%)  route 3.381ns (57.226%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
    SLICE_X54Y135        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           1.111     1.635    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X55Y135        LUT2 (Prop_lut2_I0_O)        0.124     1.759 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000     1.759    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.309 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000     2.309    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.423 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.423    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.537    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.651 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.651    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.765    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.879 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.879    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.993 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.993    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.215 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__6/O[0]
                         net (fo=1, routed)           0.827     4.042    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[28]
    SLICE_X56Y142        LUT6 (Prop_lut6_I2_O)        0.299     4.341 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3/O
                         net (fo=1, routed)           0.790     5.132    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3_n_0
    SLICE_X56Y139        LUT5 (Prop_lut5_I3_O)        0.124     5.256 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.652     5.908    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     3.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     3.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.706     5.385    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.908ns  (logic 2.527ns (42.774%)  route 3.381ns (57.226%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
    SLICE_X54Y135        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           1.111     1.635    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X55Y135        LUT2 (Prop_lut2_I0_O)        0.124     1.759 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000     1.759    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.309 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000     2.309    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.423 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.423    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.537    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.651 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.651    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.765    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.879 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.879    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.993 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.993    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.215 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__6/O[0]
                         net (fo=1, routed)           0.827     4.042    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[28]
    SLICE_X56Y142        LUT6 (Prop_lut6_I2_O)        0.299     4.341 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3/O
                         net (fo=1, routed)           0.790     5.132    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3_n_0
    SLICE_X56Y139        LUT5 (Prop_lut5_I3_O)        0.124     5.256 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.652     5.908    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     3.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     3.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.706     5.385    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.903ns  (logic 2.527ns (42.806%)  route 3.376ns (57.194%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
    SLICE_X54Y135        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           1.111     1.635    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X55Y135        LUT2 (Prop_lut2_I0_O)        0.124     1.759 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000     1.759    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.309 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000     2.309    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.423 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.423    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.537    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.651 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.651    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.765    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.879 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.879    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.993 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.993    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.215 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__6/O[0]
                         net (fo=1, routed)           0.827     4.042    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[28]
    SLICE_X56Y142        LUT6 (Prop_lut6_I2_O)        0.299     4.341 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3/O
                         net (fo=1, routed)           0.790     5.132    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3_n_0
    SLICE_X56Y139        LUT5 (Prop_lut5_I3_O)        0.124     5.256 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.648     5.903    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X55Y138        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     3.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     3.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.707     5.386    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y138        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.903ns  (logic 2.527ns (42.806%)  route 3.376ns (57.194%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
    SLICE_X54Y135        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           1.111     1.635    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X55Y135        LUT2 (Prop_lut2_I0_O)        0.124     1.759 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000     1.759    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.309 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000     2.309    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.423 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.423    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.537 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.537    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.651 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.651    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.765    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.879 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.879    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.993 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.993    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__5_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.215 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__6/O[0]
                         net (fo=1, routed)           0.827     4.042    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[28]
    SLICE_X56Y142        LUT6 (Prop_lut6_I2_O)        0.299     4.341 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3/O
                         net (fo=1, routed)           0.790     5.132    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_3_n_0
    SLICE_X56Y139        LUT5 (Prop_lut5_I3_O)        0.124     5.256 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.648     5.903    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X55Y138        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     3.588    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     3.679 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.707     5.386    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y138        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.278ns (76.957%)  route 0.083ns (23.043%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[14]/C
    SLICE_X54Y138        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[14]/Q
                         net (fo=5, routed)           0.083     0.250    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[14]
    SLICE_X55Y138        LUT2 (Prop_lut2_I0_O)        0.045     0.295 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_i_2/O
                         net (fo=1, routed)           0.000     0.295    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_i_2_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.361 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.361    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_5
    SLICE_X55Y138        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.866 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.929     3.795    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y138        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.278ns (76.957%)  route 0.083ns (23.043%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           0.083     0.250    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X55Y136        LUT2 (Prop_lut2_I0_O)        0.045     0.295 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.295    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.361 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.361    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_5
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.866 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.926     3.792    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.277ns (70.262%)  route 0.117ns (29.738%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[5]/C
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=5, routed)           0.117     0.284    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[5]
    SLICE_X55Y136        LUT2 (Prop_lut2_I0_O)        0.045     0.329 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.329    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_3_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.394 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.394    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_6
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.866 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.926     3.792    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.311ns (78.886%)  route 0.083ns (21.114%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           0.083     0.250    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X55Y136        LUT2 (Prop_lut2_I0_O)        0.045     0.295 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.295    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.394 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.394    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_4
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.866 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.926     3.792    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y136        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.277ns (70.262%)  route 0.117ns (29.738%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[9]/C
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[9]/Q
                         net (fo=5, routed)           0.117     0.284    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[9]
    SLICE_X55Y137        LUT2 (Prop_lut2_I0_O)        0.045     0.329 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_3/O
                         net (fo=1, routed)           0.000     0.329    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_3_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.394 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.394    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_6
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.866 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.927     3.793    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.277ns (70.031%)  route 0.119ns (29.969%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[13]/C
    SLICE_X54Y138        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[13]/Q
                         net (fo=5, routed)           0.119     0.286    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[13]
    SLICE_X55Y138        LUT2 (Prop_lut2_I0_O)        0.045     0.331 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_i_3/O
                         net (fo=1, routed)           0.000     0.331    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_i_3_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.396 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[1]
                         net (fo=1, routed)           0.000     0.396    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_6
    SLICE_X55Y138        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.866 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.929     3.795    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y138        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.275ns (61.617%)  route 0.171ns (38.383%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[11]/C
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=5, routed)           0.171     0.338    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[11]
    SLICE_X55Y137        LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.383    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_1_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.446 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.446    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_4
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.866 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.927     3.793    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.381ns (82.069%)  route 0.083ns (17.931%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           0.083     0.250    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X55Y136        LUT2 (Prop_lut2_I0_O)        0.045     0.295 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.295    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.410 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.410    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.464 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.464    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_7
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.866 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.927     3.793    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.392ns (82.485%)  route 0.083ns (17.515%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           0.083     0.250    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X55Y136        LUT2 (Prop_lut2_I0_O)        0.045     0.295 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.295    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.410 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.410    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.475 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.475    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_5
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.866 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.927     3.793    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y137        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.420ns (83.459%)  route 0.083ns (16.541%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE                         0.000     0.000 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           0.083     0.250    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X55Y136        LUT2 (Prop_lut2_I0_O)        0.045     0.295 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.295    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.410 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.410    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.449 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.449    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.503 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.503    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_7
    SLICE_X55Y138        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.866 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.929     3.795    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X55Y138        FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.074ns  (logic 0.955ns (23.443%)  route 3.119ns (76.557%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE                         0.000     0.000 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/Q
                         net (fo=1, routed)           0.862     1.321    MicroBlaze_i/Serializer_1/inst/waveIn[2]
    SLICE_X56Y143        LUT6 (Prop_lut6_I1_O)        0.124     1.445 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           0.483     1.928    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X66Y143        LUT3 (Prop_lut3_I2_O)        0.124     2.052 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           1.118     3.170    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X82Y143        LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.656     3.950    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X83Y143        LUT6 (Prop_lut6_I0_O)        0.124     4.074 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000     4.074    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X83Y143        FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770     1.770    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.720     1.720    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X83Y143        FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.717ns  (logic 1.020ns (27.443%)  route 2.697ns (72.557%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y146        FDRE                         0.000     0.000 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/C
    SLICE_X62Y146        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/Q
                         net (fo=1, routed)           0.859     1.383    MicroBlaze_i/Serializer_0/inst/waveIn[8]
    SLICE_X62Y146        LUT6 (Prop_lut6_I3_O)        0.124     1.507 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.820     2.327    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X62Y145        LUT3 (Prop_lut3_I2_O)        0.124     2.451 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.431     2.882    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X61Y145        LUT5 (Prop_lut5_I0_O)        0.124     3.006 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.586     3.593    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     3.717 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000     3.717    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X62Y145        FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770     1.770    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.714     1.714    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X62Y145        FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.688ns  (logic 0.955ns (25.898%)  route 2.733ns (74.102%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE                         0.000     0.000 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[8]/C
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[8]/Q
                         net (fo=1, routed)           0.658     1.117    MicroBlaze_i/Serializer_2/inst/waveIn[8]
    SLICE_X63Y148        LUT6 (Prop_lut6_I3_O)        0.124     1.241 r  MicroBlaze_i/Serializer_2/inst/MISO_i_17/O
                         net (fo=1, routed)           0.952     2.194    MicroBlaze_i/Serializer_2/inst/MISO_i_17_n_0
    SLICE_X66Y144        LUT3 (Prop_lut3_I2_O)        0.124     2.318 r  MicroBlaze_i/Serializer_2/inst/MISO_i_8/O
                         net (fo=1, routed)           0.670     2.988    MicroBlaze_i/Serializer_2/inst/MISO_i_8_n_0
    SLICE_X66Y144        LUT5 (Prop_lut5_I0_O)        0.124     3.112 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.452     3.564    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X66Y144        LUT6 (Prop_lut6_I0_O)        0.124     3.688 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000     3.688    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X66Y144        FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        1.770     1.770    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.715     1.715    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X66Y144        FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.276ns (48.905%)  route 0.288ns (51.095%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y146        FDRE                         0.000     0.000 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/C
    SLICE_X61Y146        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/Q
                         net (fo=1, routed)           0.086     0.219    MicroBlaze_i/Serializer_0/inst/waveIn[3]
    SLICE_X61Y146        LUT5 (Prop_lut5_I2_O)        0.098     0.317 r  MicroBlaze_i/Serializer_0/inst/MISO_i_7/O
                         net (fo=1, routed)           0.203     0.519    MicroBlaze_i/Serializer_0/inst/MISO_i_7_n_0
    SLICE_X62Y145        LUT6 (Prop_lut6_I5_O)        0.045     0.564 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000     0.564    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X62Y145        FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945     0.945    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.934     0.934    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X62Y145        FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.276ns (36.555%)  route 0.479ns (63.445%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y149        FDRE                         0.000     0.000 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/C
    SLICE_X63Y149        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[3]/Q
                         net (fo=1, routed)           0.199     0.332    MicroBlaze_i/Serializer_2/inst/waveIn[3]
    SLICE_X63Y146        LUT5 (Prop_lut5_I2_O)        0.098     0.430 r  MicroBlaze_i/Serializer_2/inst/MISO_i_7/O
                         net (fo=1, routed)           0.280     0.710    MicroBlaze_i/Serializer_2/inst/MISO_i_7_n_0
    SLICE_X66Y144        LUT6 (Prop_lut6_I5_O)        0.045     0.755 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000     0.755    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X66Y144        FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945     0.945    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.934     0.934    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X66Y144        FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C

Slack:                    inf
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.276ns (34.504%)  route 0.524ns (65.496%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE                         0.000     0.000 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/Q
                         net (fo=1, routed)           0.258     0.391    MicroBlaze_i/Serializer_1/inst/waveIn[9]
    SLICE_X66Y143        LUT5 (Prop_lut5_I4_O)        0.098     0.489 r  MicroBlaze_i/Serializer_1/inst/MISO_i_4/O
                         net (fo=1, routed)           0.266     0.755    MicroBlaze_i/Serializer_1/inst/MISO_i_4_n_0
    SLICE_X83Y143        LUT6 (Prop_lut6_I2_O)        0.045     0.800 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000     0.800    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X83Y143        FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3186, routed)        0.945     0.945    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.938     0.938    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X83Y143        FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C





