Synopsys. 2003. Liberty user guide, version 2003.12. Synopsys, Inc.
S. Ghiasi , E. Bozorgzadeh , S. Choudhuri , M. Sarrafzadeh, A unified theory of timing budget management, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.653-659, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382657]
Cadence. 2005. Cadence software manual: SoC Encounter GPS. http://www.cadence.com/products/digital_ic/soc_encounter/index.aspx.
Yici Cai , Bin Liu , Jin Shi , Qiang Zhou , Xianlong Hong, Power Delivery Aware Floorplanning for Voltage Island Designs, Proceedings of the 8th International Symposium on Quality Electronic Design, p.350-355, March 26-28, 2007[doi>10.1109/ISQED.2007.121]
Yici Cai , Bin Liu , Qiang Zhou , Xianlong Hong, A thermal aware floorplanning algorithm supporting voltage islands for low power SOC design, Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 21-23, 2005, Leuven, Belgium[doi>10.1007/11556930_27]
Chunhong Chen , Ankur Srivastava , Majid Sarrafzadeh, On gate level power optimization using dual-supply voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.5, p.616-629, October 2001[doi>10.1109/92.953496]
Royce L. S. Ching , Evangeline F. Y. Young , Kevin C. K. Leung , Chris Chu, Post-placement voltage island generation, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233632]
Mark de Berg , Marc van Kreveld , Mark Overmars , Otfried Schwarzkopf, Computational geometry: algorithms and applications, Springer-Verlag New York, Inc., Secaucus, NJ, 1997
Dwyer, R. A. 1987. A faster divide-and-conquer algorithm for constructing Delaunay triangulations. Algorithmica 2, 2, 137--151.
Fortune, S. 1987. A sweepline algorithm for Voronoi diagrams. Algorithmica 2, 2, 153--174.
Gerousis, V. 2003. Modeling challenges for 90 nm and below. http://www.us.design-reuse.com/articles/article6326.html.
Green, P. and Sibson, R. 1978. Computing dirichlet tessellations in the plane. Computing Journal 21, 2, 168--173.
Guibas, L., Knuth, D., and Sharir, M. 1992. Randomized incremental construction of Delaunay and Voronoi diagrams. Algorithmica 7, 1, 381--413.
Leonidas Guibas , Jorge Stolfi, Primitives for the manipulation of general subdivisions and the computation of Voronoi, ACM Transactions on Graphics (TOG), v.4 n.2, p.74-123, April 1985[doi>10.1145/282918.282923]
Jingcao Hu , Youngsoo Shin , Nagu Dhanwada , Radu Marculescu, Architecting voltage islands in core-based system-on-a-chip designs, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013283]
David E. Lackey , Paul S. Zuchowski , Thomas R. Bednar , Douglas W. Stout , Scott W. Gould , John M. Cohn, Managing power and performance for System-on-Chip designs using Voltage Islands, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.195-202, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774601]
Wan-Ping Lee , Hung-Yi Liu , Yao-Wen Chang, Voltage island aware floorplanning for power and timing optimization, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233579]
Bin Liu , Yici Cai , Qiang Zhou , Xianlong Hong, Power driven placement with layout aware supply voltage assignment for voltage island generation in Dual-Vdd designs, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118437]
Hung-Yi Liu , Wan-Ping Lee , Yao-Wen Chang, A provably good approximation algorithm for power optimization using multiple supply voltages, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278698]
Nair, R., Berman, C. L., Hauge, P. S., and Yoffa, E. J. 1989. Generation of performance constraints for layout. IEEE Trans. Comput.-Aided Des. 8, 8, 860--874.
Ruchir Puri , Leon Stok , John Cohn , David Kung , David Pan , Dennis Sylvester , Ashish Srivastava , Sarvesh Kulkarni, Pushing ASIC performance in a power envelope, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776032]
Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224083]
Huaizhi Wu , I-Min Liu , M. D. F. Wong , Yusu Wang, Post-placement voltage island generation under performance requirement, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.309-316, November 06-10, 2005, San Jose, CA
Huaizhi Wu , M. D.F. Wong , I-Min Liu , Yusu Wang, Placement-Proximity-Based Voltage Island Grouping Under Performance Requirement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.7, p.1256-1269, July 2007[doi>10.1109/TCAD.2006.888270]
