	component sdram_system is
		port (
			sdram_controller_addr  : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_controller_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controller_cas_n : out   std_logic;                                        -- cas_n
			sdram_controller_cke   : out   std_logic;                                        -- cke
			sdram_controller_cs_n  : out   std_logic;                                        -- cs_n
			sdram_controller_dq    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_controller_dqm   : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_controller_ras_n : out   std_logic;                                        -- ras_n
			sdram_controller_we_n  : out   std_logic;                                        -- we_n
			reset_reset_n          : in    std_logic                     := 'X';             -- reset_n
			clk_clk                : in    std_logic                     := 'X'              -- clk
		);
	end component sdram_system;

