$date
	Fri Nov  8 17:05:04 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_testbench $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
1#
0"
z!
$end
#20
1&
#40
0&
1'
#60
1&
#80
