Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fp_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 11:27:30 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.49
  Critical Path Slack:          -0.49
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -14.52
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                359
  Buf/Inv Cell Count:              65
  Buf Cell Count:                  11
  Inv Cell Count:                  54
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       359
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      353.248000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             37.772000
  Total Buffer Area:             9.04
  Total Inverter Area:          28.73
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               353.248000
  Design Area:             353.248000


  Design Rules
  -----------------------------------
  Total Number of Nets:           412
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node7

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.15
  Logic Optimization:                  1.94
  Mapping Optimization:                5.62
  -----------------------------------------
  Overall Compile Time:                9.80
  Overall Compile Wall Clock Time:    10.07

  --------------------------------------------------------------------

  Design  WNS: 0.49  TNS: 14.52  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
