[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32333       tick       4800157       1975136       1921151       4800157 
      2  32333       tick       6751265       2880623       2862024       6751265 
      3  32333       tick       6756145       2877669       2857945       6756145 
      4  32333       tick       6752145       2876693       2854566       6752145 
      5  32333       tick       6737819       2875019       2856456       6737819 
      6  32333       tick       6723356       2871440       2846698       6723356 
      7  32333       tick       6734014       2874368       2852339       6734014 
      8  32333       tick       6741813       2873186       2851677       6741813 
      9  32333       tick       6738732       2876016       2857171       6738732 
     10  32333       tick       6746644       2879426       2862774       6746644 
     11  32333       tick       6734520       2875078       2854325       6734520 
     12  32333       tick       6741766       2876979       2858666       6741766 
     13  32333       tick       6734051       2873893       2854939       6734051 
     14  32333       tick       6443580       2752887       2726702       6443580 
     15  32333       tick       6953881       2970120       2927497       6953881 
     16  32333       tick       6736429       2874639       2850593       6736429 
     17  32333       tick       6743419       2875258       2853154       6743419 
     18  32333       tick       6727491       2871178       2846322       6727491 
     19  32333       exit       1682939        717797        709448       1682939 
