#ChipScope Core Inserter Project File Version 3.0
#Sun Jul 21 14:05:13 PDT 2013
Project.device.designInputFile=E\:\\Projects\\FPGAware\\Osaka3\\ATLYS_Gigabit
Project.device.designOutputFile=E\:\\Projects\\FPGAware\\Osaka3\\ATLYS_Gigabit\\ATLYS_Gigabit.ngo
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=E\:\\Projects\\FPGAware\\Osaka3\\ATLYS_Gigabit
Project.device.useSRL16=true
Project.filter.dimension=0
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=0
