/*
 * Copyright (c) 2016 MediaTek Inc.
 * Author: Wendell Lin <wendell.lin@mediatek.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _DT_BINDINGS_CLK_MT6799_H
#define _DT_BINDINGS_CLK_MT6799_H


/* APMIXEDSYS */

#define CLK_APMIXED_ARMPLL1		0
#define CLK_APMIXED_ARMPLL2		1
#define CLK_APMIXED_ARMPLL3		2
#define CLK_APMIXED_ARMPLL4		3
#define CLK_APMIXED_CCIPLL		4
#define CLK_APMIXED_MAINPLL		5
#define CLK_APMIXED_UNIVPLL		6
#define CLK_APMIXED_MSDCPLL		7
#define CLK_APMIXED_EMIPLL		8
#define CLK_APMIXED_GPUPLL		9
#define CLK_APMIXED_TVDPLL		10
#define CLK_APMIXED_MMPLL		11
#define CLK_APMIXED_VCODECPLL		12
#define CLK_APMIXED_FSMIPLL		13
#define CLK_APMIXED_MPLL		14
#define CLK_APMIXED_APLL1		15
#define CLK_APMIXED_APLL2		16
#define CLK_APMIXED_NR_CLK		17

/* TOPCKGEN */

#define CLK_TOP_CLK_NULL		0
#define CLK_TOP_CLK32K			1
#define CLK_TOP_CLK26M			2
#define CLK_TOP_CLK13M			3
#define CLK_TOP_ULPOSC			4
#define CLK_TOP_DMPLL			5
#define CLK_TOP_DMPLL_D16		6
#define CLK_TOP_DMPLLCH2		7
#define CLK_TOP_DMPLLCH0		8
#define CLK_TOP_SYSPLL			9
#define CLK_TOP_SYSPLL_D2		10
#define CLK_TOP_SYSPLL1_D2		11
#define CLK_TOP_SYSPLL1_D4		12
#define CLK_TOP_SYSPLL1_D8		13
#define CLK_TOP_SYSPLL1_D16		14
#define CLK_TOP_SYSPLL_D3		15
#define CLK_TOP_SYSPLL2_D2		16
#define CLK_TOP_SYSPLL2_D4		17
#define CLK_TOP_SYSPLL2_D8		18
#define CLK_TOP_SYSPLL2_D3		19
#define CLK_TOP_SYSPLL_D5		20
#define CLK_TOP_SYSPLL3_D2		21
#define CLK_TOP_SYSPLL3_D4		22
#define CLK_TOP_SYSPLL_D7		23
#define CLK_TOP_SYSPLL4_D2		24
#define CLK_TOP_SYSPLL4_D4		25
#define CLK_TOP_UNIVPLL			26
#define CLK_TOP_UNIVPLL_D7		27
#define CLK_TOP_UNIVPLL_D26		28
#define CLK_TOP_UNIVPLL_D2		29
#define CLK_TOP_UNIVPLL1_D2		30
#define CLK_TOP_UNIVPLL1_D4		31
#define CLK_TOP_UNIVPLL1_D8		32
#define CLK_TOP_UNIVPLL_D3		33
#define CLK_TOP_UNIVPLL2_D2		34
#define CLK_TOP_UNIVPLL2_D4		35
#define CLK_TOP_UNIVPLL2_D8		36
#define CLK_TOP_UNIVPLL_D5		37
#define CLK_TOP_UNIVPLL3_D2		38
#define CLK_TOP_UNIVPLL3_D4		39
#define CLK_TOP_APLL1			40
#define CLK_TOP_APLL1_D2		41
#define CLK_TOP_APLL1_D4		42
#define CLK_TOP_APLL1_D8		43
#define CLK_TOP_APLL2			44
#define CLK_TOP_APLL2_D2		45
#define CLK_TOP_APLL2_D4		46
#define CLK_TOP_APLL2_D8		47
#define CLK_TOP_GPUPLL			48
#define CLK_TOP_MMPLL			49
#define CLK_TOP_MMPLL_D3		50
#define CLK_TOP_MMPLL_D4		51
#define CLK_TOP_MMPLL_D5		52
#define CLK_TOP_MMPLL_D6		53
#define CLK_TOP_MMPLL_D8		54
#define CLK_TOP_VCODECPLL		55
#define CLK_TOP_VCODECPLL_D4		56
#define CLK_TOP_VCODECPLL_D6		57
#define CLK_TOP_VCODECPLL_D7		58
#define CLK_TOP_FSMIPLL			59
#define CLK_TOP_FSMIPLL_D3		60
#define CLK_TOP_FSMIPLL_D4		61
#define CLK_TOP_FSMIPLL_D5		62
#define CLK_TOP_VCODECPLLD6		63
#define CLK_TOP_VCODECPLLD6_D2		64
#define CLK_TOP_TVDPLL			65
#define CLK_TOP_TVDPLL_D2		66
#define CLK_TOP_TVDPLL_D4		67
#define CLK_TOP_TVDPLL_D8		68
#define CLK_TOP_TVDPLL_D16		69
#define CLK_TOP_EMIPLL			70
#define CLK_TOP_EMIPLL_D2		71
#define CLK_TOP_EMIPLL_D4		72
#define CLK_TOP_MSDCPLL			73
#define CLK_TOP_MSDCPLL_D2		74
#define CLK_TOP_MSDCPLL_D4		75
#define CLK_TOP_ULPOSCPLL		76
#define CLK_TOP_ULPOSCPLL_D2		77
#define CLK_TOP_ULPOSCPLL_D8		78
#define CLK_TOP_F_F26M			79
#define CLK_TOP_F_FRTC			80
#define CLK_TOP_AXI			81
#define CLK_TOP_MEM			82
#define CLK_TOP_MM			83
#define CLK_TOP_SFLASH			84
#define CLK_TOP_F_FPWM			85
#define CLK_TOP_F_FDISPPWM		86
#define CLK_TOP_VDEC			87
#define CLK_TOP_VENC			88
#define CLK_TOP_MFG			89
#define CLK_TOP_F_FCAMTG		90
#define CLK_TOP_F_FI2C			91
#define CLK_TOP_F_FUART			92
#define CLK_TOP_SPI			93
#define CLK_TOP_AXI_PERI		94
#define CLK_TOP_SMI0_2X			95
#define CLK_TOP_AUDIO			96
#define CLK_TOP_DPI0			97
#define CLK_TOP_DSP			98
#define CLK_TOP_AUD_1			99
#define CLK_TOP_AUD_2			100
#define CLK_TOP_AUD_ENGEN1		101
#define CLK_TOP_AUD_ENGEN2		102
#define CLK_TOP_CAM			103
#define CLK_TOP_IPU_IF			104
#define CLK_TOP_AXI_MFG_IN_AS		105
#define CLK_TOP_IMG			106
#define CLK_TOP_UFO_ENC			107
#define CLK_TOP_AES_UFSFDE		108
#define CLK_TOP_AES_FDE			109
#define CLK_TOP_AUDIO_H			110
#define CLK_TOP_ANCMD32			111
#define CLK_TOP_DXCC			112
#define CLK_TOP_DFP			113
#define CLK_TOP_APLL12_DIV0		114
#define CLK_TOP_APLL12_DIV1		115
#define CLK_TOP_APLL12_DIV2		116
#define CLK_TOP_APLL12_DIV3		117
#define CLK_TOP_APLL12_DIV4		118
#define CLK_TOP_APLL12_DIVB		119
#define CLK_TOP_APLL12_DIV5		120
#define CLK_TOP_SSUB_TOP_REF_EN		121
#define CLK_TOP_PCIE_REF_EN		122
#define CLK_TOP_F_FAUD26M_EN		123
#define CLK_TOPCKGEN_EN			124
#define CLK_TOP_MD_32K			125
#define CLK_TOP_MD_26M			126
#define CLK_TOP_MD2_32K			127
#define CLK_TOP_MD2_26M			128
#define CLK_TOP_SC_26CK_OFF_EN		129
#define CLK_TOP_SC_MEMCK_OFF_EN		130
#define CLK_TOP_SC_AXICK_OFF_EN		131
#define CLK_TOP_SC_SMICK_OFF_EN		132
#define CLK_TOP_SC_ARMCK_OFF_EN		133
#define CLK_TOP_SC_MD_32K_OFF_EN	134
#define CLK_TOP_SC_MD_26M_OFF_EN	135
#define CLK_TOP_SC_MD2_32K_OFF_EN	136
#define CLK_TOP_SC_MD2_26M_OFF_EN	137
#define CLK_TOP_SC_MAC_26M_OFF_EN	138
#define CLK_TOP_SC_ARMCA15CK_OFF_EN	139
#define CLK_TOP_UFS_MP_SAP_CFG_EN	140
#define CLK_TOP_DA_OSC_OUT_EN_VAO	141
#define CLK_TOP_L2_EN			142
#define CLK_TOP_SPM_EN			143
#define CLK_TOP_DFP_IMGSYS0_EN		144
#define CLK_TOP_DFP_IMGSYS1_EN		145
#define CLK_TOP_DFP_CAMSYS_EN		146
#define CLK_TOP_DFP_MMSYS_EN		147
#define CLK_TOP_DFP_VDEC_EN		148
#define CLK_TOP_DFP_VENC_EN		149
#define CLK_TOP_DFP_MJC_EN		150
#define CLK_TOP_DFP_INFRA_EN		151
#define CLK_TOP_DFP_PERI_M1_EN		152
#define CLK_TOP_DFP_PERI_M2_EN		153
#define CLK_TOP_DFP_MCSI_EN		154
#define CLK_TOP_HVENC_L2_EN		155
#define CLK_TOP_CSI3_TICK1US_EN		156
#define CLK_TOP_DRAMC0_F26M_EN		157
#define CLK_TOP_DRAMC1_F26M_EN		158
#define CLK_TOP_DRAMC2_F26M_EN		159
#define CLK_TOP_DRAMC3_F26M_EN		160
#define CLK_TOP_DRAMC0_F52M_EN		161
#define CLK_TOP_DRAMC1_F52M_EN		162
#define CLK_TOP_DRAMC2_F52M_EN		163
#define CLK_TOP_DRAMC3_F52M_EN		164
#define CLK_TOP_MPLL_208M_EN		165
#define CLK_TOP_USB_192M_EN		166
#define CLK_TOP_MPLL_52_SEL		167
#define CLK_TOP_AXI_SEL			168
#define CLK_TOP_MEM_SEL			169
#define CLK_TOP_DDRPHYCFG_SEL		170
#define CLK_TOP_MM_SEL			171
#define CLK_TOP_SFLASH_SEL		172
#define CLK_TOP_PWM_SEL			173
#define CLK_TOP_DISPPWM_SEL		174
#define CLK_TOP_VDEC_SEL		175
#define CLK_TOP_VENC_SEL		176
#define CLK_TOP_MFG_SEL			177
#define CLK_TOP_CAMTG_SEL		178
#define CLK_TOP_I2C_SEL			179
#define CLK_TOP_UART_SEL		180
#define CLK_TOP_SPI_SEL			181
#define CLK_TOP_AXI_PERI_SEL		182
#define CLK_TOP_USB20_SEL		183
#define CLK_TOP_USB30_P0_SEL		184
#define CLK_TOP_MSDC50_HCLK_SEL		185
#define CLK_TOP_MSDC50_0_SEL		186
#define CLK_TOP_MSDC30_1_SEL		187
#define CLK_TOP_I3C_SEL			188
#define CLK_TOP_MSDC30_3_SEL		189
#define CLK_TOP_MSDC53_HCLK_SEL		190
#define CLK_TOP_SMI0_2X_SEL		191
#define CLK_TOP_AUDIO_SEL		192
#define CLK_TOP_AUD_INTBUS_SEL		193
#define CLK_TOP_PMICSPI_SEL		194
#define CLK_TOP_SCP_SEL			195
#define CLK_TOP_ATB_SEL			196
#define CLK_TOP_MJC_SEL			197
#define CLK_TOP_DPI0_SEL		198
#define CLK_TOP_DSP_SEL			199
#define CLK_TOP_AUD_1_SEL		200
#define CLK_TOP_AUD_2_SEL		201
#define CLK_TOP_AUD_ENGEN1_SEL		202
#define CLK_TOP_AUD_ENGEN2_SEL		203
#define CLK_TOP_DFP_MFG_SEL		204
#define CLK_TOP_CAM_SEL			205
#define CLK_TOP_IPU_IF_SEL		206
#define CLK_TOP_SMI1_2X_SEL		207
#define CLK_TOP_AXI_MFG_IN_SEL		208
#define CLK_TOP_IMG_SEL			209
#define CLK_TOP_UFO_ENC_SEL		210
#define CLK_TOP_UFO_DEC_SEL		211
#define CLK_TOP_PCIE_MAC_SEL		212
#define CLK_TOP_EMI_SEL			213
#define CLK_TOP_AES_UFSFDE_SEL		214
#define CLK_TOP_AES_FDE_SEL		215
#define CLK_TOP_AUDIO_H_SEL		216
#define CLK_TOP_SSPM_SEL		217
#define CLK_TOP_ANCMD32_SEL		218
#define CLK_TOP_SLOW_MFG_SEL		219
#define CLK_TOP_UFS_CARD_SEL		220
#define CLK_TOP_BSI_SPI_SEL		221
#define CLK_TOP_DXCC_SEL		222
#define CLK_TOP_SENINF_SEL		223
#define CLK_TOP_DFP_SEL			224
#define CLK_TOP_NR_CLK			225

/* AUDIO */

#define CLK_AUDIO_AFE			0
#define CLK_AUDIO_22M			1
#define CLK_AUDIO_24M			2
#define CLK_AUDIO_APLL2_TUNER		3
#define CLK_AUDIO_APLL_TUNER		4
#define CLK_AUDIO_ADC			5
#define CLK_AUDIO_DAC			6
#define CLK_AUDIO_DAC_PREDIS		7
#define CLK_AUDIO_TML			8
#define CLK_AUDIO_ADC_HIRES		9
#define CLK_AUDIO_ADC_HIRES_TML		10
#define CLK_AUDIO_ADDA6_ADC		11
#define CLK_AUDIO_ADDA6_ADC_HIRES	12
#define CLK_AUDIO_ADDA4_ADC		13
#define CLK_AUDIO_ADDA4_ADC_HIRES	14
#define CLK_AUDIO_ADDA5_ADC		15
#define CLK_AUDIO_ADDA5_ADC_HIRES	16
#define CLK_AUDIO_NR_CLK		17

/* CAMSYS */

#define CLK_CAM_LARB6			0
#define CLK_CAM_DFP_VAD			1
#define CLK_CAM_LARB3			2
#define CLK_CAM				3
#define CLK_CAMTG			4
#define CLK_CAM_SENINF			5
#define CLK_CAMSV0			6
#define CLK_CAMSV1			7
#define CLK_CAMSV2			8
#define CLK_CAM_CCU			9
#define CLK_CAM_NR_CLK			10

/* IMGSYS */

#define CLK_IMG_LARB5			0
#define CLK_IMG_LARB2			1
#define CLK_IMG_DIP			2
#define CLK_IMG_FDVT			3
#define CLK_IMG_DPE			4
#define CLK_IMG_RSC			5
#define CLK_IMG_WPE			6
#define CLK_IMG_GEPF			7
#define CLK_IMG_EAF			8
#define CLK_IMG_DFP			9
#define CLK_IMG_VAD			10
#define CLK_IMG_NR_CLK			11

/* INFRACFG_AO */

#define CLK_INFRA_PMIC_TMR		0
#define CLK_INFRA_PMIC_AP		1
#define CLK_INFRA_PMIC_MD		2
#define CLK_INFRA_PMIC_CONN		3
#define CLK_INFRA_SCP			4
#define CLK_INFRA_SEJ			5
#define CLK_INFRA_APXGPT		6
#define CLK_INFRA_DVFSRC		7
#define CLK_INFRA_GCE			8
#define CLK_INFRA_DBG_BCLK		9
#define CLK_INFRA_SSHUB_APB_ASYNC	10
#define CLK_INFRA_SPM_APB_ASYNC		11
#define CLK_INFRA_CLDMA_AP_TOP		12
#define CLK_INFRA_CCIF3_AP		13
#define CLK_INFRA_AES_TOP0		14
#define CLK_INFRA_AES_TOP1		15
#define CLK_INFRA_DEVAPC_MPU		16
#define CLK_INFRA_RESERVED_FOR_CCIF4_AP	17
#define CLK_INFRA_RESERVED_FOR_CCIF4_MD	18
#define CLK_INFRA_CCIF3_MD		19
#define CLK_INFRA_RESERVED_FOR_CCIF5_AP	20
#define CLK_INFRA_RESERVED_FOR_CCIF5_MD	21
#define CLK_INFRA_MD2MD_CCIF_SET_0	22
#define CLK_INFRA_MD2MD_CCIF_SET_1_AND_MODEM_TEMP_SHARE	23
#define CLK_INFRA_MD2MD_CCIF_SET_2	24
#define CLK_INFRA_FHCTL			25
#define CLK_INFRA_RESERVED_FOR_MODEM_TEMP_SHARE	26
#define CLK_INFRA_MD2MD_CCIF_MD_SET_3	27
#define CLK_INFRA_MD2MD_CCIF_MD_SET_4	28
#define CLK_INFRA_AUDIO_DCM_EN		29
#define CLK_INFRA_CLDMA_AO_TOP_HCLK	30
#define CLK_INFRA_MD2MD_CCIF_MD_SET_5	31
#define CLK_INFRA_TRNG			32
#define CLK_INFRA_AUXADC		33
#define CLK_INFRA_CPUM			34
#define CLK_INFRA_CCIF1_AP		35
#define CLK_INFRA_CCIF1_MD		36
#define CLK_INFRA_CCIF2_AP		37
#define CLK_INFRA_CCIF2_MD		38
#define CLK_INFRA_XIU_CKCG_SET_FOR_DBG_CTRLER	39
#define CLK_INFRA_DEVICE_APC		40
#define CLK_INFRA_SMI_L2C		41
#define CLK_INFRA_CCIF0_AP		42
#define CLK_INFRA_AUDIO			43
#define CLK_INFRA_CCIF0_MD		44
#define CLK_INFRA_RESERVED_FOR_EMI_L2C_FT	45
#define CLK_INFRA_RESERVED_FOR_SPM_PCM	46
#define CLK_INFRA_EMI_L2C_FT_SET_AND_ANC_MD32_AND_SPM_PCM	47
#define CLK_INFRA_ANC_MD32		48
#define CLK_INFRA_DRAMC_F26M		49
#define CLK_INFRA_THERM_BCLK		50
#define CLK_INFRA_PTP_BCLK		51
#define CLK_INFRA_AUXADC_MD		52
#define CLK_INFRA_DVFS_CTRL_APB_RX	53
#define CLK_INFRA_NR_CLK		54

/* IPUSYS */

#define CLK_IPU				0
#define CLK_IPU_ISP			1
#define CLK_IPU_DFP			2
#define CLK_IPU_VAD			3
#define CLK_IPU_JTAG			4
#define CLK_IPU_AXI			5 /*INFRA_AXI_CGPDN*/
#define CLK_IPU_AHB			6 /*INFRA_AHB_CGPDN*/
#define CLK_IPU_MM_AXI			7 /*MM_AXI_CGPDN!!!*/
#define CLK_IPU_CAM_AXI			8
#define CLK_IPU_IMG_AXI			9
#define CLK_IPU_NR_CLK			10

/* MFG_CFG */

#define CLK_MFG_CFG_BAXI		0
#define CLK_MFG_CFG_BMEM		1
#define CLK_MFG_CFG_BG3D		2
#define CLK_MFG_CFG_B26M		3
#define CLK_MFG_CFG_NR_CLK		4

/* MMSYS_CONFIG */

#define CLK_MM_CG0_B0			0
#define CLK_MM_CG0_B1			1
#define CLK_MM_CG0_B2			2
#define CLK_MM_CG0_B3			3
#define CLK_MM_CG0_B4			4
#define CLK_MM_CG0_B5			5
#define CLK_MM_CG0_B6			6
#define CLK_MM_CG0_B7			7
#define CLK_MM_CG0_B8			8
#define CLK_MM_CG0_B9			9
#define CLK_MM_CG0_B10			10
#define CLK_MM_CG0_B11			11
#define CLK_MM_CG0_B12			12
#define CLK_MM_CG0_B13			13
#define CLK_MM_CG0_B14			14
#define CLK_MM_CG0_B15			15
#define CLK_MM_CG0_B16			16
#define CLK_MM_CG0_B17			17
#define CLK_MM_CG0_B18			18
#define CLK_MM_CG0_B19			19
#define CLK_MM_CG0_B20			20
#define CLK_MM_CG0_B21			21
#define CLK_MM_CG0_B22			22
#define CLK_MM_CG0_B23			23
#define CLK_MM_CG0_B24			24
#define CLK_MM_CG0_B25			25
#define CLK_MM_CG0_B26			26
#define CLK_MM_CG0_B27			27
#define CLK_MM_CG0_B28			28
#define CLK_MM_CG0_B29			29
#define CLK_MM_CG0_B30			30
#define CLK_MM_CG0_B31			31
#define CLK_MM_CG1_B0			32
#define CLK_MM_CG1_B1			33
#define CLK_MM_CG1_B2			34
#define CLK_MM_CG1_B3			35
#define CLK_MM_CG1_B4			36
#define CLK_MM_CG1_B5			37
#define CLK_MM_CG1_B6			38
#define CLK_MM_CG1_B7			39
#define CLK_MM_CG1_B8			40
#define CLK_MM_CG1_B9			41
#define CLK_MM_CG1_B10			42
#define CLK_MM_CG1_B11			43
#define CLK_MM_CG1_B12			44
#define CLK_MM_CG1_B13			45
#define CLK_MM_CG1_B14			46
#define CLK_MM_CG1_B15			47
#define CLK_MM_CG1_B16			48
#define CLK_MM_CG1_B17			49
#define CLK_MM_CG2_B0			50
#define CLK_MM_CG2_B1			51
#define CLK_MM_CG2_B2			52
#define CLK_MM_CG2_B3			53
#define CLK_MM_CG2_B4			54
#define CLK_MM_CG2_B5			55
#define CLK_MM_CG2_B6			56
#define CLK_MM_CG2_B7			57
#define CLK_MM_CG2_B8			58
#define CLK_MM_CG2_B9			59
#define CLK_MM_CG2_B10			60
#define CLK_MM_CG2_B11			61
#define CLK_MM_CG2_B12			62
#define CLK_MM_CG2_B13			63
#define CLK_MM_CG2_B14			64
#define CLK_MM_NR_CLK			65

/* PCIE */

#define CLK_PCIE_PCI_PHY_RSTB		0
#define CLK_PCIE_PCI_PIPE_SRSTB		1
#define CLK_PCIE_PCI_MAC_SRSTB		2
#define CLK_PCIE_PCI_CRSTB		3
#define CLK_PCIE_NR_CLK			4

/* PERICFG */

#define CLK_PERICFG_RG_PWM_BCLK		0
#define CLK_PERICFG_RG_PWM_FBCLK1	1
#define CLK_PERICFG_RG_PWM_FBCLK2	2
#define CLK_PERICFG_RG_PWM_FBCLK3	3
#define CLK_PERICFG_RG_PWM_FBCLK4	4
#define CLK_PERICFG_RG_PWM_FBCLK5	5
#define CLK_PERICFG_RG_PWM_FBCLK6	6
#define CLK_PERICFG_RG_PWM_FBCLK7	7
#define CLK_PERICFG_RG_I2C0_BCLK	8
#define CLK_PERICFG_RG_I2C1_BCLK	9
#define CLK_PERICFG_RG_I2C2_BCLK	10
#define CLK_PERICFG_RG_I2C3_BCLK	11
#define CLK_PERICFG_RG_I2C4_BCLK	12
#define CLK_PERICFG_RG_I2C5_BCLK	13
#define CLK_PERICFG_RG_I2C6_BCLK	14
#define CLK_PERICFG_RG_I2C7_BCLK	15
#define CLK_PERICFG_RG_I2C8_BCLK	16
#define CLK_PERICFG_RG_I2C9_BCLK	17
#define CLK_PERICFG_RG_IDVFS		18
#define CLK_PERICFG_RG_UART0		19
#define CLK_PERICFG_RG_UART1		20
#define CLK_PERICFG_RG_UART2		21
#define CLK_PERICFG_RG_UART3		22
#define CLK_PERICFG_RG_UART4		23
#define CLK_PERICFG_RG_UART5		24
#define CLK_PERICFG_RG_UART6		25
#define CLK_PERICFG_RG_UART7		26
#define CLK_PERICFG_RG_SPI0		27
#define CLK_PERICFG_RG_SPI1		28
#define CLK_PERICFG_RG_SPI2		29
#define CLK_PERICFG_RG_SPI3		30
#define CLK_PERICFG_RG_SPI4		31
#define CLK_PERICFG_RG_SPI5		32
#define CLK_PERICFG_RG_SPI6		33
#define CLK_PERICFG_RG_SPI7		34
#define CLK_PERICFG_RG_SPI8		35
#define CLK_PERICFG_RG_SPI9		36
#define CLK_PERICFG_RG_SPI10		37
#define CLK_PERICFG_RG_MSDC0_AP_NORM	38
#define CLK_PERICFG_RG_MSDC1		39
#define CLK_PERICFG_RG_MSDC3		40
#define CLK_PERICFG_RG_UFSCARD		41
#define CLK_PERICFG_RG_UFSCARD_MP_SAP_CFG	42
#define CLK_PERICFG_RG_UFS_AES_CORE	43
#define CLK_PERICFG_RG_FLASHIF		44
#define CLK_PERICFG_RG_MSDC0_AP_SECURE	45
#define CLK_PERICFG_RG_MSDC0_MD_SECURE	46
#define CLK_PERICFG_RG_USB_P0		47
#define CLK_PERICFG_RG_USB_P1		48
#define CLK_PERICFG_RG_MPCIE_P0		49
#define CLK_PERICFG_RG_MPCIE_P0_OBFF_CLK	50
#define CLK_PERICFG_RG_MPCIE_P0_AUX_CLK	51
#define CLK_PERICFG_RG_MPCIE_P1		52
#define CLK_PERICFG_RG_AP_DM		53
#define CLK_PERICFG_RG_IRTX		54
#define CLK_PERICFG_RG_DISP_PWM0	55
#define CLK_PERICFG_RG_DISP_PWM1	56
#define CLK_PERICFG_RG_CQ_DMA		57
#define CLK_PERICFG_RG_MBIST_MEM_OFF_DLY	58
#define CLK_PERICFG_RG_DEVICE_APC_PERI	59
#define CLK_PERICFG_RG_GCPU_BIU		60
#define CLK_PERICFG_RG_DXCC_AO		61
#define CLK_PERICFG_RG_DXCC_PUB		62
#define CLK_PERICFG_RG_DXCC_SEC		63
#define CLK_PERICFG_RG_DEBUGTOP		64
#define CLK_PERICFG_RG_DXFDE_CORE	65
#define CLK_PERICFG_RG_UFOZIP		66
#define CLK_PERICFG_RG_PERIAPB_PERICFG_REG	67
#define CLK_PERICFG_RG_PERIAPB_SMI_4X1_INST	68
#define CLK_PERICFG_RG_PERIAPB_POWER_METER	69
#define CLK_PERICFG_RG_PERIAPB_VAD	70
#define CLK_PERICFG_NR_CLK		71

/* PWRAP */

#define CLK_PWRAP_TIMER_EN		0
#define CLK_PWRAP_NR_CLK		1

/* SPI_NOR_EXT */

#define CLK_SPI_NOR_EXT_SPI_PCI_PHY_RSTB	0
#define CLK_SPI_NOR_EXT_SPI_PCI_PIPE_SRSTB	1
#define CLK_SPI_NOR_EXT_SPI_PCI_MAC_SRSTB	2
#define CLK_SPI_NOR_EXT_SPI_PCI_CRSTB	3
#define CLK_SPI_NOR_EXT_NR_CLK		4

/* MJC_CONFIG */

#define CLK_MJC_SMI_LARB		0
#define CLK_MJC_TOP0			1
#define CLK_MJC_TOP1			2
#define CLK_MJC_TOP2			3
#define CLK_MJC_GALS_AXI		4
#define CLK_MJC_FAKE_ENGINE		5
#define CLK_MJC_METER			6
#define CLK_MJC_NR_CLK			7

/* USB0 */

#define CLK_USB0_DMA_BUS_GATE_DIS	0
#define CLK_USB0_NR_CLK			1

/* VDEC_GCON */

#define CLK_VDEC_CKEN			0
#define CLK_VDEC_LARB1_CKEN		1
#define CLK_VDEC_NR_CLK			2

/* VENC */

#define CLK_VENC_CE			0
#define CLK_VENC_NR_CLK			1

/* VENC_GLOBAL_CON */

#define CLK_VENC_GLOBAL_CON_CKE0	0
#define CLK_VENC_GLOBAL_CON_CKE1	1
#define CLK_VENC_GLOBAL_CON_CKE2	2
#define CLK_VENC_GLOBAL_CON_CKE3	3
#define CLK_VENC_GLOBAL_CON_CKE4	4
#define CLK_VENC_GLOBAL_CON_CKE5	5
#define CLK_VENC_GLOBAL_CON_NR_CLK	6

/* SCP_SYS */
#define SCP_SYS_MD1	1
#define SCP_SYS_MM0	2
#define SCP_SYS_MM1	3
#define SCP_SYS_IPU_SHUTDOWN	4
#define SCP_SYS_IPU_SLEEP	5
#define SCP_SYS_MFG0	6
#define SCP_SYS_MFG1	7
#define SCP_SYS_MFG2	8
#define SCP_SYS_MFG3	9
#define SCP_SYS_ISP	10
#define SCP_SYS_VDE	11
#define SCP_SYS_VEN	12
#define SCP_SYS_AUDIO	13
#define SCP_SYS_CAM	14
#define SCP_SYS_C2K	15
#define SCP_SYS_MJC	16
#define SCP_NR_SYSS	17

#endif /* _DT_BINDINGS_CLK_MT6799_H */
