#-----------------------------------------------------------
# Webtalk v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Nov 18 13:31:06 2017
# Process ID: 18680
# Current directory: C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.sim/sim_1/synth/timing
# Command line: wbtcv.exe -mode batch -source C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.sim/sim_1/synth/timing/xsim.dir/bram_test_fpga_time_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.sim/sim_1/synth/timing/webtalk.log
# Journal file: C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.sim/sim_1/synth/timing\webtalk.jou
#-----------------------------------------------------------
source C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.sim/sim_1/synth/timing/xsim.dir/bram_test_fpga_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.sim/sim_1/synth/timing/xsim.dir/bram_test_fpga_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 18 13:31:08 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 18 13:31:08 2017...
