Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov  7 14:29:43 2023
| Host         : wcx running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file xterm_timing_summary_routed.rpt -pb xterm_timing_summary_routed.pb -rpx xterm_timing_summary_routed.rpx -warn_on_violation
| Design       : xterm
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (321)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2156)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (321)
--------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: PS2_CLK (HIGH)

 There are 146 register/latch pins with no clock driven by root clock pin: CLK25MHZ_reg/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: mykey/CLK50MHZ_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myvga/clk2hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2156)
---------------------------------------------------
 There are 2156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.133        0.000                      0                  142        0.094        0.000                      0                  142        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.133        0.000                      0                  142        0.094        0.000                      0                  142        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 myvga/togetclk_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/togetclk_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 1.076ns (24.585%)  route 3.301ns (75.415%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.617     5.219    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y107        FDSE                                         r  myvga/togetclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  myvga/togetclk_reg[16]/Q
                         net (fo=3, routed)           0.696     6.372    myvga/togetclk_reg_n_0_[16]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.496 f  myvga/togetclk[0]_i_9/O
                         net (fo=1, routed)           0.420     6.916    myvga/togetclk[0]_i_9_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.040 f  myvga/togetclk[0]_i_7/O
                         net (fo=1, routed)           0.492     7.531    myvga/togetclk[0]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  myvga/togetclk[0]_i_3/O
                         net (fo=1, routed)           0.559     8.215    myvga/togetclk[0]_i_3_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.339 f  myvga/togetclk[0]_i_2/O
                         net (fo=3, routed)           0.452     8.790    myvga/togetclk[0]_i_2_n_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     8.914 r  myvga/togetclk[31]_i_1/O
                         net (fo=31, routed)          0.682     9.596    myvga/clk2hz
    SLICE_X49Y110        FDRE                                         r  myvga/togetclk_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.495    14.917    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  myvga/togetclk_reg[25]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429    14.729    myvga/togetclk_reg[25]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 myvga/togetclk_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/togetclk_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 1.076ns (24.585%)  route 3.301ns (75.415%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.617     5.219    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y107        FDSE                                         r  myvga/togetclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  myvga/togetclk_reg[16]/Q
                         net (fo=3, routed)           0.696     6.372    myvga/togetclk_reg_n_0_[16]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.496 f  myvga/togetclk[0]_i_9/O
                         net (fo=1, routed)           0.420     6.916    myvga/togetclk[0]_i_9_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.040 f  myvga/togetclk[0]_i_7/O
                         net (fo=1, routed)           0.492     7.531    myvga/togetclk[0]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  myvga/togetclk[0]_i_3/O
                         net (fo=1, routed)           0.559     8.215    myvga/togetclk[0]_i_3_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.339 f  myvga/togetclk[0]_i_2/O
                         net (fo=3, routed)           0.452     8.790    myvga/togetclk[0]_i_2_n_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     8.914 r  myvga/togetclk[31]_i_1/O
                         net (fo=31, routed)          0.682     9.596    myvga/clk2hz
    SLICE_X49Y110        FDRE                                         r  myvga/togetclk_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.495    14.917    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  myvga/togetclk_reg[26]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429    14.729    myvga/togetclk_reg[26]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 myvga/togetclk_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/togetclk_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 1.076ns (24.585%)  route 3.301ns (75.415%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.617     5.219    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y107        FDSE                                         r  myvga/togetclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  myvga/togetclk_reg[16]/Q
                         net (fo=3, routed)           0.696     6.372    myvga/togetclk_reg_n_0_[16]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.496 f  myvga/togetclk[0]_i_9/O
                         net (fo=1, routed)           0.420     6.916    myvga/togetclk[0]_i_9_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.040 f  myvga/togetclk[0]_i_7/O
                         net (fo=1, routed)           0.492     7.531    myvga/togetclk[0]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  myvga/togetclk[0]_i_3/O
                         net (fo=1, routed)           0.559     8.215    myvga/togetclk[0]_i_3_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.339 f  myvga/togetclk[0]_i_2/O
                         net (fo=3, routed)           0.452     8.790    myvga/togetclk[0]_i_2_n_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     8.914 r  myvga/togetclk[31]_i_1/O
                         net (fo=31, routed)          0.682     9.596    myvga/clk2hz
    SLICE_X49Y110        FDRE                                         r  myvga/togetclk_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.495    14.917    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  myvga/togetclk_reg[27]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429    14.729    myvga/togetclk_reg[27]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 myvga/togetclk_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/togetclk_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 1.076ns (24.585%)  route 3.301ns (75.415%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.617     5.219    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y107        FDSE                                         r  myvga/togetclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  myvga/togetclk_reg[16]/Q
                         net (fo=3, routed)           0.696     6.372    myvga/togetclk_reg_n_0_[16]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.496 f  myvga/togetclk[0]_i_9/O
                         net (fo=1, routed)           0.420     6.916    myvga/togetclk[0]_i_9_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.040 f  myvga/togetclk[0]_i_7/O
                         net (fo=1, routed)           0.492     7.531    myvga/togetclk[0]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  myvga/togetclk[0]_i_3/O
                         net (fo=1, routed)           0.559     8.215    myvga/togetclk[0]_i_3_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.339 f  myvga/togetclk[0]_i_2/O
                         net (fo=3, routed)           0.452     8.790    myvga/togetclk[0]_i_2_n_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     8.914 r  myvga/togetclk[31]_i_1/O
                         net (fo=31, routed)          0.682     9.596    myvga/clk2hz
    SLICE_X49Y110        FDRE                                         r  myvga/togetclk_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.495    14.917    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y110        FDRE                                         r  myvga/togetclk_reg[28]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429    14.729    myvga/togetclk_reg[28]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 myvga/togetclk_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/togetclk_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.076ns (24.887%)  route 3.248ns (75.113%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.617     5.219    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y107        FDSE                                         r  myvga/togetclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  myvga/togetclk_reg[16]/Q
                         net (fo=3, routed)           0.696     6.372    myvga/togetclk_reg_n_0_[16]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.496 f  myvga/togetclk[0]_i_9/O
                         net (fo=1, routed)           0.420     6.916    myvga/togetclk[0]_i_9_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.040 f  myvga/togetclk[0]_i_7/O
                         net (fo=1, routed)           0.492     7.531    myvga/togetclk[0]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  myvga/togetclk[0]_i_3/O
                         net (fo=1, routed)           0.559     8.215    myvga/togetclk[0]_i_3_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.339 f  myvga/togetclk[0]_i_2/O
                         net (fo=3, routed)           0.452     8.790    myvga/togetclk[0]_i_2_n_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     8.914 r  myvga/togetclk[31]_i_1/O
                         net (fo=31, routed)          0.629     9.543    myvga/clk2hz
    SLICE_X49Y106        FDRE                                         r  myvga/togetclk_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.497    14.919    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y106        FDRE                                         r  myvga/togetclk_reg[10]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y106        FDRE (Setup_fdre_C_R)       -0.429    14.731    myvga/togetclk_reg[10]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 myvga/togetclk_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/togetclk_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.076ns (24.887%)  route 3.248ns (75.113%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.617     5.219    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y107        FDSE                                         r  myvga/togetclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  myvga/togetclk_reg[16]/Q
                         net (fo=3, routed)           0.696     6.372    myvga/togetclk_reg_n_0_[16]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.496 f  myvga/togetclk[0]_i_9/O
                         net (fo=1, routed)           0.420     6.916    myvga/togetclk[0]_i_9_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.040 f  myvga/togetclk[0]_i_7/O
                         net (fo=1, routed)           0.492     7.531    myvga/togetclk[0]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  myvga/togetclk[0]_i_3/O
                         net (fo=1, routed)           0.559     8.215    myvga/togetclk[0]_i_3_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.339 f  myvga/togetclk[0]_i_2/O
                         net (fo=3, routed)           0.452     8.790    myvga/togetclk[0]_i_2_n_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     8.914 r  myvga/togetclk[31]_i_1/O
                         net (fo=31, routed)          0.629     9.543    myvga/clk2hz
    SLICE_X49Y106        FDSE                                         r  myvga/togetclk_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.497    14.919    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y106        FDSE                                         r  myvga/togetclk_reg[11]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y106        FDSE (Setup_fdse_C_S)       -0.429    14.731    myvga/togetclk_reg[11]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 myvga/togetclk_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/togetclk_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.076ns (24.887%)  route 3.248ns (75.113%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.617     5.219    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y107        FDSE                                         r  myvga/togetclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  myvga/togetclk_reg[16]/Q
                         net (fo=3, routed)           0.696     6.372    myvga/togetclk_reg_n_0_[16]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.496 f  myvga/togetclk[0]_i_9/O
                         net (fo=1, routed)           0.420     6.916    myvga/togetclk[0]_i_9_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.040 f  myvga/togetclk[0]_i_7/O
                         net (fo=1, routed)           0.492     7.531    myvga/togetclk[0]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  myvga/togetclk[0]_i_3/O
                         net (fo=1, routed)           0.559     8.215    myvga/togetclk[0]_i_3_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.339 f  myvga/togetclk[0]_i_2/O
                         net (fo=3, routed)           0.452     8.790    myvga/togetclk[0]_i_2_n_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     8.914 r  myvga/togetclk[31]_i_1/O
                         net (fo=31, routed)          0.629     9.543    myvga/clk2hz
    SLICE_X49Y106        FDSE                                         r  myvga/togetclk_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.497    14.919    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y106        FDSE                                         r  myvga/togetclk_reg[12]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y106        FDSE (Setup_fdse_C_S)       -0.429    14.731    myvga/togetclk_reg[12]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 myvga/togetclk_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/togetclk_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.076ns (24.887%)  route 3.248ns (75.113%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.617     5.219    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y107        FDSE                                         r  myvga/togetclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  myvga/togetclk_reg[16]/Q
                         net (fo=3, routed)           0.696     6.372    myvga/togetclk_reg_n_0_[16]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.496 f  myvga/togetclk[0]_i_9/O
                         net (fo=1, routed)           0.420     6.916    myvga/togetclk[0]_i_9_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.040 f  myvga/togetclk[0]_i_7/O
                         net (fo=1, routed)           0.492     7.531    myvga/togetclk[0]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  myvga/togetclk[0]_i_3/O
                         net (fo=1, routed)           0.559     8.215    myvga/togetclk[0]_i_3_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.339 f  myvga/togetclk[0]_i_2/O
                         net (fo=3, routed)           0.452     8.790    myvga/togetclk[0]_i_2_n_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     8.914 r  myvga/togetclk[31]_i_1/O
                         net (fo=31, routed)          0.629     9.543    myvga/clk2hz
    SLICE_X49Y106        FDRE                                         r  myvga/togetclk_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.497    14.919    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y106        FDRE                                         r  myvga/togetclk_reg[9]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y106        FDRE (Setup_fdre_C_R)       -0.429    14.731    myvga/togetclk_reg[9]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 myvga/togetclk_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/togetclk_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.076ns (25.065%)  route 3.217ns (74.935%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.617     5.219    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y107        FDSE                                         r  myvga/togetclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  myvga/togetclk_reg[16]/Q
                         net (fo=3, routed)           0.696     6.372    myvga/togetclk_reg_n_0_[16]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.496 f  myvga/togetclk[0]_i_9/O
                         net (fo=1, routed)           0.420     6.916    myvga/togetclk[0]_i_9_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.040 f  myvga/togetclk[0]_i_7/O
                         net (fo=1, routed)           0.492     7.531    myvga/togetclk[0]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  myvga/togetclk[0]_i_3/O
                         net (fo=1, routed)           0.559     8.215    myvga/togetclk[0]_i_3_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.339 f  myvga/togetclk[0]_i_2/O
                         net (fo=3, routed)           0.452     8.790    myvga/togetclk[0]_i_2_n_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     8.914 r  myvga/togetclk[31]_i_1/O
                         net (fo=31, routed)          0.598     9.512    myvga/clk2hz
    SLICE_X49Y111        FDRE                                         r  myvga/togetclk_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.494    14.916    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y111        FDRE                                         r  myvga/togetclk_reg[29]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429    14.728    myvga/togetclk_reg[29]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 myvga/togetclk_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/togetclk_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.076ns (25.065%)  route 3.217ns (74.935%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.617     5.219    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y107        FDSE                                         r  myvga/togetclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDSE (Prop_fdse_C_Q)         0.456     5.675 f  myvga/togetclk_reg[16]/Q
                         net (fo=3, routed)           0.696     6.372    myvga/togetclk_reg_n_0_[16]
    SLICE_X48Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.496 f  myvga/togetclk[0]_i_9/O
                         net (fo=1, routed)           0.420     6.916    myvga/togetclk[0]_i_9_n_0
    SLICE_X48Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.040 f  myvga/togetclk[0]_i_7/O
                         net (fo=1, routed)           0.492     7.531    myvga/togetclk[0]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  myvga/togetclk[0]_i_3/O
                         net (fo=1, routed)           0.559     8.215    myvga/togetclk[0]_i_3_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.124     8.339 f  myvga/togetclk[0]_i_2/O
                         net (fo=3, routed)           0.452     8.790    myvga/togetclk[0]_i_2_n_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     8.914 r  myvga/togetclk[31]_i_1/O
                         net (fo=31, routed)          0.598     9.512    myvga/clk2hz
    SLICE_X49Y111        FDRE                                         r  myvga/togetclk_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.494    14.916    myvga/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y111        FDRE                                         r  myvga/togetclk_reg[30]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429    14.728    myvga/togetclk_reg[30]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 myvga/mydraw/cntdyn_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/mydraw/cntdyn_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.571     1.490    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  myvga/mydraw/cntdyn_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  myvga/mydraw/cntdyn_reg[15]/Q
                         net (fo=1, routed)           0.108     1.740    myvga/mydraw/cntdyn_reg_n_0_[15]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  myvga/mydraw/cntdyn_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    myvga/mydraw/cntdyn_reg[12]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.954 r  myvga/mydraw/cntdyn_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    myvga/mydraw/cntdyn_reg[16]_i_1_n_7
    SLICE_X37Y100        FDRE                                         r  myvga/mydraw/cntdyn_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.001    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  myvga/mydraw/cntdyn_reg[16]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    myvga/mydraw/cntdyn_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 myvga/mydraw/temp_d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/mydraw/temp_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.252ns (52.277%)  route 0.230ns (47.723%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.484    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y102        FDRE                                         r  myvga/mydraw/temp_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  myvga/mydraw/temp_d_reg[5]/Q
                         net (fo=6, routed)           0.230     1.855    myvga/myctrl/Q[5]
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.900 r  myvga/myctrl/temp_r0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.900    myvga/mydraw/temp_r_reg[7]_3[2]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.966 r  myvga/mydraw/temp_r0__0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.966    myvga/mydraw/temp_r0[6]
    SLICE_X36Y99         FDRE                                         r  myvga/mydraw/temp_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.842     2.007    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  myvga/mydraw/temp_r_reg[6]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.105     1.866    myvga/mydraw/temp_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 myvga/mydraw/cntdyn_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/mydraw/cntdyn_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.571     1.490    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  myvga/mydraw/cntdyn_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  myvga/mydraw/cntdyn_reg[15]/Q
                         net (fo=1, routed)           0.108     1.740    myvga/mydraw/cntdyn_reg_n_0_[15]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  myvga/mydraw/cntdyn_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    myvga/mydraw/cntdyn_reg[12]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.965 r  myvga/mydraw/cntdyn_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.965    myvga/mydraw/cntdyn_reg[16]_i_1_n_5
    SLICE_X37Y100        FDRE                                         r  myvga/mydraw/cntdyn_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.001    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  myvga/mydraw/cntdyn_reg[18]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    myvga/mydraw/cntdyn_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 myvga/mydraw/cntdyn_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/mydraw/cntdyn_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.571     1.490    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  myvga/mydraw/cntdyn_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  myvga/mydraw/cntdyn_reg[15]/Q
                         net (fo=1, routed)           0.108     1.740    myvga/mydraw/cntdyn_reg_n_0_[15]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  myvga/mydraw/cntdyn_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    myvga/mydraw/cntdyn_reg[12]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.990 r  myvga/mydraw/cntdyn_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    myvga/mydraw/cntdyn_reg[16]_i_1_n_6
    SLICE_X37Y100        FDRE                                         r  myvga/mydraw/cntdyn_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.001    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  myvga/mydraw/cntdyn_reg[17]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    myvga/mydraw/cntdyn_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 myvga/mydraw/cntdyn_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/mydraw/cntdyn_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.571     1.490    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  myvga/mydraw/cntdyn_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  myvga/mydraw/cntdyn_reg[15]/Q
                         net (fo=1, routed)           0.108     1.740    myvga/mydraw/cntdyn_reg_n_0_[15]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  myvga/mydraw/cntdyn_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    myvga/mydraw/cntdyn_reg[12]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.990 r  myvga/mydraw/cntdyn_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.990    myvga/mydraw/cntdyn_reg[16]_i_1_n_4
    SLICE_X37Y100        FDRE                                         r  myvga/mydraw/cntdyn_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.001    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  myvga/mydraw/cntdyn_reg[19]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    myvga/mydraw/cntdyn_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 myvga/mydraw/cntdyn_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/mydraw/cntdyn_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.571     1.490    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  myvga/mydraw/cntdyn_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  myvga/mydraw/cntdyn_reg[15]/Q
                         net (fo=1, routed)           0.108     1.740    myvga/mydraw/cntdyn_reg_n_0_[15]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  myvga/mydraw/cntdyn_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    myvga/mydraw/cntdyn_reg[12]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  myvga/mydraw/cntdyn_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    myvga/mydraw/cntdyn_reg[16]_i_1_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.993 r  myvga/mydraw/cntdyn_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.993    myvga/mydraw/cntdyn_reg[20]_i_1_n_7
    SLICE_X37Y101        FDRE                                         r  myvga/mydraw/cntdyn_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.001    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y101        FDRE                                         r  myvga/mydraw/cntdyn_reg[20]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.105     1.860    myvga/mydraw/cntdyn_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 myvga/mydraw/temp_d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/mydraw/temp_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.285ns (55.335%)  route 0.230ns (44.665%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.484    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y102        FDRE                                         r  myvga/mydraw/temp_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  myvga/mydraw/temp_d_reg[5]/Q
                         net (fo=6, routed)           0.230     1.855    myvga/myctrl/Q[5]
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.900 r  myvga/myctrl/temp_r0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.900    myvga/mydraw/temp_r_reg[7]_3[2]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.999 r  myvga/mydraw/temp_r0__0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.999    myvga/mydraw/temp_r0[7]
    SLICE_X36Y99         FDRE                                         r  myvga/mydraw/temp_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.842     2.007    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  myvga/mydraw/temp_r_reg[7]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.105     1.866    myvga/mydraw/temp_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 myvga/mydraw/cntdyn_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/mydraw/cntdyn_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.571     1.490    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  myvga/mydraw/cntdyn_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  myvga/mydraw/cntdyn_reg[15]/Q
                         net (fo=1, routed)           0.108     1.740    myvga/mydraw/cntdyn_reg_n_0_[15]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  myvga/mydraw/cntdyn_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    myvga/mydraw/cntdyn_reg[12]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  myvga/mydraw/cntdyn_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    myvga/mydraw/cntdyn_reg[16]_i_1_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.004 r  myvga/mydraw/cntdyn_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.004    myvga/mydraw/cntdyn_reg[20]_i_1_n_5
    SLICE_X37Y101        FDRE                                         r  myvga/mydraw/cntdyn_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.001    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y101        FDRE                                         r  myvga/mydraw/cntdyn_reg[22]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.105     1.860    myvga/mydraw/cntdyn_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 myvga/mydraw/temp_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/mydraw/temp_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.251ns (47.142%)  route 0.281ns (52.858%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.484    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y102        FDRE                                         r  myvga/mydraw/temp_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  myvga/mydraw/temp_d_reg[4]/Q
                         net (fo=6, routed)           0.281     1.907    myvga/myctrl/Q[4]
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.952 r  myvga/myctrl/temp_r0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.952    myvga/mydraw/temp_r_reg[7]_3[1]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.017 r  myvga/mydraw/temp_r0__0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.017    myvga/mydraw/temp_r0[5]
    SLICE_X36Y99         FDRE                                         r  myvga/mydraw/temp_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.842     2.007    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  myvga/mydraw/temp_r_reg[5]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.105     1.866    myvga/mydraw/temp_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 myvga/mydraw/temp_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvga/mydraw/temp_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.256ns (47.097%)  route 0.288ns (52.903%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.484    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y101        FDRE                                         r  myvga/mydraw/temp_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  myvga/mydraw/temp_d_reg[3]/Q
                         net (fo=6, routed)           0.288     1.913    myvga/myctrl/Q[3]
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.958 r  myvga/myctrl/temp_r0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.958    myvga/mydraw/temp_r_reg[7]_3[0]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.028 r  myvga/mydraw/temp_r0__0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.028    myvga/mydraw/temp_r0[4]
    SLICE_X36Y99         FDRE                                         r  myvga/mydraw/temp_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.842     2.007    myvga/mydraw/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  myvga/mydraw/temp_r_reg[4]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.105     1.866    myvga/mydraw/temp_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18    myvga/txtascii_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19    myvga/myVMem/VMem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19    myvga/myVMem/VMem_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y96    CLK25MHZ_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y97    myvga/mydraw/cntdyn_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y97    myvga/mydraw/cntdyn_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y97    myvga/mydraw/cntdyn_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y98    myvga/mydraw/cntdyn_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y98    myvga/mydraw/cntdyn_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y96    CLK25MHZ_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y96    cnt_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y96    mykey/CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y97    myvga/mydraw/cntdyn_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y97    myvga/mydraw/cntdyn_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y97    myvga/mydraw/cntdyn_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y98    myvga/mydraw/cntdyn_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y98    myvga/mydraw/cntdyn_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y100   myvga/mydraw/temp_b_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y100   myvga/mydraw/temp_b_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y100   myvga/mydraw/temp_b_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y100   myvga/mydraw/temp_b_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y100   myvga/mydraw/temp_b_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y100   myvga/mydraw/temp_b_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y100   myvga/mydraw/temp_d_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y101   myvga/mydraw/temp_d_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y101   myvga/mydraw/temp_d_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y101   myvga/mydraw/temp_d_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   myvga/mydraw/temp_d_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   myvga/mydraw/temp_d_reg[5]/C



