/*
 * MNT ZZ9000 Amiga Graphics and Coprocessor Card Operating System (ZZ9000OS)
 *
 * Copyright (C) 2019-2026, Lucie L. Hartmann <lucie@mntre.com>
 *                          MNT Research GmbH, Berlin
 *                          https://mntre.com
 * Copyright (C) 2026,      Dimitris Panokostas <midwan@gmail.com>
 *
 * More Info: https://mntre.com/zz9000
 *
 * SPDX-License-Identifier: GPL-3.0-or-later
 * GNU General Public License v3.0 or later
 *
 * https://spdx.org/licenses/GPL-3.0-or-later.html
 *
 */

#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <malloc.h>
#include <math.h>

#include "platform.h"
#include "xil_printf.h"
#include "xparameters.h"
#include "xil_io.h"
#include "xscugic.h"
#include "xgpiops.h"
#include "sleep.h"
#include "xil_cache.h"
#include "xil_exception.h"
#include "xclk_wiz.h"
#include "xtime_l.h"
#include "xi2stx.h"
#include "xi2srx.h"

// workaround for typo in xilinx C code
void Xil_AssertNonVoid() {}

#include "memorymap.h"
#include "mntzorro.h"
#include "video.h"
#include "hdmi.h"
#include "gfx.h"
#include "ethernet.h"
#include "usb.h"
#include "sd_activity_led.h"
#include "sd_storage.h"
#include "sd_boot.h"
#include "fw_update.h"
#include "interrupt.h"
#include "bootrom.h"
#include "core2.h"
#include "scheduler.h"
#include "adc.h"
#include "ax.h"
#include "audio_capture.h"
#include "audio_scene.h"
#include "audio_fabric.h"
#include "watchdog.h"
#include "mp3/mp3.h"

#include "zz_regs.h"
#include "zz_video_modes.h"
#include "zz_config.h"
#include "usb_proxy.h"
#include "sdk_mailbox.h"
#include "sdk_aperture_layout.h"
#include "surface_allocator.h"
#include "overlay.h"

/* 2.4: RTG surface allocator with a real free — ZZ9000.card gates the
 * P96 off-screen bitmap hooks on this revision (older firmware would
 * leak legacy surface heap on every bitmap free).
 * 2.5: OP_WRITE_YUV (packed 4:2:2 YUV→RGB rects) — ZZ9000.card gates
 * the P96 WriteYUVRect hook on this revision.
 * 2.6: OP_VIDEO_OVERLAY + shadow-scanout compositor — ZZ9000.card
 * gates the P96 video window (PIP) Features API on this revision.
 * 2.7: CARD_FEATURE_DPMS + formatter sync gating — ZZ9000.card gates
 * the P96 SetDPMSLevel hook on this revision.
 * 2.8: v2.8 release identity — MPEG-1 media sessions, hardware overlay
 * scaling, per-stage pipeline profiling (MEDIA_STATUS page 5), the
 * primary-CLUT query, atomic videocap_profile configuration, reliable
 * display-transmitter retraining during output-mode changes, and the
 * host-visible firmware half of the matched live-videocap contract.
 * Startup operation 16 enters the shared acknowledged RTL control engine;
 * live calibration also requires the bitstream's exact capability. Other
 * SDK additions use service flags and status pages that self-gate. */
#define REVISION_MAJOR 2
#define REVISION_MINOR 8

#ifndef ZZ9000_SKIP_INITIAL_MEDIA_INIT
#define ZZ9000_SKIP_INITIAL_MEDIA_INIT 0
#endif

#ifndef ENABLE_LEGACY_USB_BLOCK_STORAGE
#define ENABLE_LEGACY_USB_BLOCK_STORAGE 0
#endif

#define GPIO_DEVICE_ID	XPAR_XGPIOPS_0_DEVICE_ID

#if SDK_ENABLE_HDL_DOORBELL
static void mntzorro_pulse_control(uint32_t mask)
{
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG0, mask);
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG0, 0);
}
#endif

void disable_reset_out() {
	XGpioPs Gpio;
	XGpioPs_Config *ConfigPtr;
	ConfigPtr = XGpioPs_LookupConfig(GPIO_DEVICE_ID);
	XGpioPs_CfgInitialize(&Gpio, ConfigPtr, ConfigPtr->BaseAddr);
	int output_pin = 7;

	XGpioPs_SetDirectionPin(&Gpio, output_pin, 1);
	XGpioPs_SetOutputEnablePin(&Gpio, output_pin, 1);
	XGpioPs_WritePin(&Gpio, output_pin, 0);
	usleep(10000);
	XGpioPs_WritePin(&Gpio, output_pin, 1);
	print("[gpio] ethernet reset done.\r\n");

	// FIXME
	int adau_reset = 11;
	XGpioPs_SetDirectionPin(&Gpio, adau_reset, 1);
	XGpioPs_SetOutputEnablePin(&Gpio, adau_reset, 1);
	XGpioPs_WritePin(&Gpio, adau_reset, 0);
	usleep(10000);
	XGpioPs_WritePin(&Gpio, adau_reset, 1);

	print("[gpio] ADAU reset done.\r\n");
}

u32 blitter_colormode = MNTVA_COLOR_32BIT;
static u32 blitter_dst_offset = 0;
static u32 blitter_src_offset = 0;

struct ZZ_VIDEO_STATE* video_state;

static char usb_storage_available = 0;
#if ENABLE_LEGACY_USB_BLOCK_STORAGE
static uint32_t usb_storage_read_block = 0;
static uint32_t usb_storage_write_block = 0;
#endif

static char sd_storage_available_flag = 0;

static volatile int usb_proxy_pending = 0;
static volatile int usb_proxy_pending_v2 = 0;
static struct ZZUSBCommand usb_proxy_cmd_snapshot __attribute__((aligned(64)));
static struct ZZUSBProtocolExtension usb_proxy_ext_snapshot __attribute__((aligned(16)));
static uint8_t usb_proxy_data_snapshot[ZZUSB_MAX_XFER] __attribute__((aligned(64)));
static struct ZZUSBCommand usb_proxy_maint_cmd_snapshot
	__attribute__((aligned(64)));
static struct ZZUSBProtocolExtension usb_proxy_maint_ext_snapshot
	__attribute__((aligned(16)));
static uint8_t usb_proxy_maint_data_snapshot[ZZUSB_MAINT_DATA_MAX]
	__attribute__((aligned(64)));

static int usb_proxy_request_matches(
    volatile struct ZZUSBCommand *shared_cmd,
    volatile struct ZZUSBProtocolExtension *shared_ext,
    const struct ZZUSBCommand *snapshot,
    uint32_t request_id, uint32_t request_epoch, int is_v2)
{
    if (be16(&shared_cmd->cmd) != be16(&snapshot->cmd) ||
        be32(&shared_cmd->dev_addr) != be32(&snapshot->dev_addr) ||
        be16(&shared_cmd->endpoint) != be16(&snapshot->endpoint) ||
        be16(&shared_cmd->direction) != be16(&snapshot->direction) ||
        be32(&shared_cmd->data_length) != be32(&snapshot->data_length))
        return 0;

    if (is_v2 &&
        (be32(&shared_ext->request_id) != request_id ||
         be32(&shared_ext->controller_epoch) != request_epoch))
        return 0;
    return 1;
}

void usb_proxy_poll_maintenance(void)
{
	volatile struct ZZUSBCommand *shared_cmd =
		(volatile struct ZZUSBCommand *)(USB_BLOCK_STORAGE_ADDRESS +
		                                ZZUSB_MAINT_HEADER_OFFSET);
	volatile struct ZZUSBProtocolExtension *shared_ext =
		(volatile struct ZZUSBProtocolExtension *)
			(USB_BLOCK_STORAGE_ADDRESS + ZZUSB_MAINT_HEADER_OFFSET +
			 ZZUSB_CMD_SIZE);
	uint8_t *shared_data =
		(uint8_t *)USB_BLOCK_STORAGE_ADDRESS + ZZUSB_MAINT_DATA_OFFSET;
	uint32_t data_length;
	uint32_t actual_length;
	uint32_t request_id;
	uint32_t request_epoch;
	uint16_t command;
	uint16_t result;
	int request_matches;

	Xil_DCacheInvalidateRange((u32)shared_cmd, ZZUSB_V2_HEADER_SIZE);
	__asm__ __volatile__("dsb" ::: "memory");
	if (be16(&shared_cmd->status) != ZZUSB_STATUS_PENDING)
		return;

	memcpy(&usb_proxy_maint_cmd_snapshot, (const void *)shared_cmd,
	       sizeof(usb_proxy_maint_cmd_snapshot));
	memcpy(&usb_proxy_maint_ext_snapshot, (const void *)shared_ext,
	       sizeof(usb_proxy_maint_ext_snapshot));
	request_id = be32(&usb_proxy_maint_ext_snapshot.request_id);
	request_epoch = be32(&usb_proxy_maint_ext_snapshot.controller_epoch);
	command = be16(&usb_proxy_maint_cmd_snapshot.cmd);
	data_length = be32(&usb_proxy_maint_cmd_snapshot.data_length);

	result = zzusb_validate_command(
		&usb_proxy_maint_cmd_snapshot, &usb_proxy_maint_ext_snapshot, 1,
		usb_proxy_get_controller_epoch());
	if (result == ZZUSB_STATUS_OK &&
	    command != ZZUSB_CMD_QUERY_CAPS &&
	    command != ZZUSB_CMD_ISO_QUEUE &&
	    command != ZZUSB_CMD_ISO_REAP &&
	    command != ZZUSB_CMD_ISO_STOP)
		result = ZZUSB_STATUS_UNSUPPORTED;
	if (result == ZZUSB_STATUS_OK && data_length > ZZUSB_MAINT_DATA_MAX)
		result = ZZUSB_STATUS_BADPARAM;
	if (result == ZZUSB_STATUS_OK && data_length != 0 &&
	    command == ZZUSB_CMD_ISO_QUEUE) {
		Xil_DCacheInvalidateRange((u32)shared_data, data_length);
		__asm__ __volatile__("dsb" ::: "memory");
		memcpy(usb_proxy_maint_data_snapshot, shared_data, data_length);
	}
	if (result == ZZUSB_STATUS_OK)
		result = usb_proxy_handle_command(
			&usb_proxy_maint_cmd_snapshot, &usb_proxy_maint_ext_snapshot,
			usb_proxy_maint_data_snapshot, 1);

	actual_length = be32(&usb_proxy_maint_cmd_snapshot.actual_length);
	if (actual_length > ZZUSB_MAINT_DATA_MAX) {
		actual_length = 0;
		put_be32(&usb_proxy_maint_cmd_snapshot.actual_length, 0);
		result = ZZUSB_STATUS_OVERRUN;
	}

	Xil_DCacheInvalidateRange((u32)shared_cmd, ZZUSB_V2_HEADER_SIZE);
	__asm__ __volatile__("dsb" ::: "memory");
	request_matches = usb_proxy_request_matches(
		shared_cmd, shared_ext, &usb_proxy_maint_cmd_snapshot,
		request_id, request_epoch, 1);
	if (!request_matches) {
		usb_proxy_note_late_completion(
			&usb_proxy_maint_cmd_snapshot, &usb_proxy_maint_ext_snapshot,
			1);
		usb_proxy_advance_controller_epoch();
		return;
	}

	if (result == ZZUSB_STATUS_OK && actual_length != 0 &&
	    command == ZZUSB_CMD_ISO_REAP) {
		memcpy(shared_data, usb_proxy_maint_data_snapshot, actual_length);
		Xil_DCacheFlushRange((u32)shared_data, actual_length);
	}
	put_be16(&usb_proxy_maint_cmd_snapshot.status, result);
	memcpy((void *)shared_cmd, &usb_proxy_maint_cmd_snapshot,
	       sizeof(usb_proxy_maint_cmd_snapshot));
	memcpy((void *)shared_ext, &usb_proxy_maint_ext_snapshot,
	       sizeof(usb_proxy_maint_ext_snapshot));
	Xil_DCacheFlushRange((u32)shared_cmd, ZZUSB_V2_HEADER_SIZE);
	__asm__ __volatile__("dsb" ::: "memory");
}
static uint32_t sd_storage_read_block = 0;
static uint32_t sd_storage_write_block = 0;

// ethernet state
uint16_t ethernet_send_result = 0;
int eth_backlog_nag_counter = 0;
int interrupt_enabled_ethernet = 0;

static uint32_t sdk_diag_last_reg_write_addr = 0;
static uint32_t sdk_diag_last_reg_write_raw_addr = 0;
static uint32_t sdk_diag_last_reg_write_data = 0;
static uint32_t sdk_diag_last_reg_write_ds = 0;
static uint32_t sdk_diag_doorbell_count = 0;
static uint32_t sdk_diag_irq_ack_count = 0;
static uint32_t sdk_diag_task_count = 0;
static volatile uint32_t sdk_mailbox_register_events = 0;

#define SDK_MAILBOX_EVENT_DOORBELL 1U
#define SDK_MAILBOX_EVENT_IRQ_ACK  2U
#define SDK_MAILBOX_EVENT_IRQ_ENABLE 4U
#define SDK_MAILBOX_EVENT_IRQ_DISABLE 8U

// usb state
// Protocol: 0 = idle/error, 0xFFFF = busy (transfer in progress), other = success (blocks transferred)
#define USB_STATUS_BUSY 0xFFFF
uint16_t usb_status = 0;
uint16_t usb_proxy_status = 0;
uint32_t usb_read_write_num_blocks = 1;
static volatile int usb_read_pending = 0;
static volatile int usb_write_pending = 0;

#define SD_STATUS_BUSY 0xFFFF
uint16_t sd_status = 0;
uint32_t sd_read_write_num_blocks = 1;
static volatile int sd_read_pending = 0;
static volatile int sd_write_pending = 0;

uint16_t sd_boot_status = 0;

/* Firmware-file push state (REG_ZZ_FWUP_*). Same BUSY-then-result
 * protocol as the SD block path: writing REG_ZZ_FWUP_CMD sets
 * fwup_pending + fwup_status = 0xFFFF, the main loop runs the FatFs
 * call, then the m68k driver polls REG_ZZ_FWUP_STATUS. */
#define FWUP_STATUS_BUSY 0xFFFF
static uint16_t fwup_status = 0;
static uint16_t fwup_pending_cmd = 0;
static uint32_t fwup_pending_len = 0;
static volatile int fwup_pending = 0;
// debug things like individual reads/writes, greatly slowing the system down
uint32_t debug_lowlevel = 0;

// audio state (ZZ9000AX)
static int audio_buffer_collision = 0;
static uint32_t audio_scale = 48000/50;
static uint32_t audio_offset = 0;
static int adau_enabled = 0;
int interrupt_enabled_vblank = 0;

enum amiga_reset_mode {
	AMIGA_RESET_FAST = 0,
	AMIGA_RESET_INIT_MEDIA = 1,
};

static void reset_storage_request_state() {
	usb_status = 0;
	usb_read_write_num_blocks = 1;
#if ENABLE_LEGACY_USB_BLOCK_STORAGE
	usb_read_pending = 0;
	usb_write_pending = 0;
#endif
	usb_proxy_pending = 0;
	usb_proxy_pending_v2 = 0;
	usb_proxy_status = 0;

	sd_status = 0;
	sd_read_write_num_blocks = 1;
	sd_read_pending = 0;
	sd_write_pending = 0;
	sd_boot_status = 0;

	fw_update_reset();
	zz_config_save_reset();
	fwup_status = 0;
	fwup_pending = 0;
	fwup_pending_cmd = 0;
	fwup_pending_len = 0;
}

static void init_storage_services() {
#if ENABLE_LEGACY_USB_BLOCK_STORAGE
	usb_storage_available = zz_usb_init();
#else
	/* Keep the EHCI host initialized for the Poseidon proxy, but do not
	 * scan or expose the old USB mass-storage block device path. SD HDF
	 * boot is the supported autoboot storage path now. */
	zz_usb_host_init();
	usb_storage_available = 0;
	printf("[USB] legacy block storage disabled; using proxy/SD paths only.\r\n");
#endif

	// sd card
	sd_storage_available_flag = (sd_storage_init() == 0) ? 1 : 0;
	if (sd_storage_available_flag) {
		fw_update_cleanup_backups();
		sd_boot_init();
	}
}

typedef char z2_gfxdata_must_fit_template_scratch[
	(sizeof(struct GFXData) <= 0x00010000U) ? 1 : -1];

static void apply_aperture_framebuffer_limit(void)
{
	if ((sdk_aperture_runtime_flags() & SDK_APERTURE_FLAG_VALID) != 0U)
		set_fb_limit((uint8_t *)(uintptr_t)
			(FRAMEBUFFER_ADDRESS + sdk_aperture_framebuffer_size()));
	else
		set_fb_limit((uint8_t *)(uintptr_t)LEGACY_SURFACE_HEAP_END);
}

static void clear_runtime_gfxdata(void)
{
	u32 gfxdata = sdk_aperture_gfxdata_address(Z3_SCRATCH_ADDR);

	if (gfxdata != 0U)
		memset((void *)(uintptr_t)gfxdata, 0, sizeof(struct GFXData));
}

static void activate_aperture_layout_if_acknowledged(void)
{
	u32 aperture_flags = sdk_aperture_runtime_flags();

	if ((aperture_flags & SDK_APERTURE_FLAG_VALID) != 0U &&
	    (aperture_flags & SDK_APERTURE_FLAG_ACKED) == 0U &&
	    mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG6) ==
		MNTZORRO_APERTURE_ACK_STATUS &&
	    sdk_aperture_runtime_ack()) {
		apply_aperture_framebuffer_limit();
		sdk_mailbox_refresh_capabilities();
	}
}

void handle_amiga_reset(enum amiga_reset_mode mode) {
	printf("    _______________   ___   ___   ___  \n");
	printf("   |___  /___  / _ \\ / _ \\ / _ \\ / _ \\ \n");
	printf("      / /   / / (_) | | | | | | | | | |\n");
	printf("     / /   / / \\__, | | | | | | | | | |\n");
	printf("    / /__ / /__  / /| |_| | |_| | |_| |\n");
	printf("   /_____/_____|/_/  \\___/ \\___/ \\___/ \n\n");
	printf("[reset] Amiga reset (%s)\r\n",
	       mode == AMIGA_RESET_INIT_MEDIA ? "media init" : "fast");

	video_reset();

	// stop audio
	audio_set_tx_buffer((uint8_t*)AUDIO_TX_BUFFER_ADDRESS);
	audio_silence();
	audio_set_rx_buffer((uint8_t*)AUDIO_RX_BUFFER_ADDRESS);

	reset_storage_request_state();
	/*
	 * A warm Amiga reset abandons every host-owned USB request. Retire
	 * persistent EHCI work before a rebooted driver can negotiate, and
	 * move the epoch fence so no pre-reset completion can match it.
	 */
	usb_proxy_advance_controller_epoch();
	if (mode == AMIGA_RESET_INIT_MEDIA) {
		init_storage_services();
	}

	// ethernet
	ethernet_reset_for_amiga();
	ethernet_send_result = 0;
	eth_backlog_nag_counter = 0;
	interrupt_enabled_ethernet = 0;
	audio_set_interrupt_mask(0);
	interrupt_enabled_vblank = 0;

	// drop all RTG off-screen surfaces; P96 re-allocates after reboot
	surface_allocator_init(LEGACY_SURFACE_HEAP_ADDRESS, LEGACY_SURFACE_HEAP_SIZE);
	// the overlay shadows lived in that heap: drop the overlay too
	overlay_amiga_reset(video_state);

	/* The generation-2 Z2 command block is host-visible template scratch and
	 * must be acknowledged again after every Amiga reset. Z3 keeps its fixed
	 * command block. */
	sdk_aperture_runtime_init(mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG7),
		(mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG3) & (1UL << 25)) != 0U);
	apply_aperture_framebuffer_limit();
	clear_runtime_gfxdata();

	// clear audio buffer on reset
	memset((void*)AUDIO_TX_BUFFER_ADDRESS, 0, AUDIO_TX_BUFFER_SIZE);

	// FIXME test content for audio buffer
	/*int16_t* adata = (uint16_t*)(((void*)AUDIO_TX_BUFFER_ADDRESS));
	float f = 1;
	for (int i=0; i<AUDIO_TX_BUFFER_SIZE/2; i++) {
		adata[i] = (sin((float)i/200.0)*65536)*f;
		f-=0.0001;
	}*/

	// reset ADAU
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG5, 8 | 0);
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG5, 8 | 4);
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG5, 0);

	adau_enabled = audio_adau_init(1);
	audio_set_codec_present(adau_enabled);

	/* The DSP now holds power-on defaults; the control plane re-applies
	 * the active scene (R10) before the request loop below can service
	 * any owner. Cold boot reaches this through main() -> this handler,
	 * so boot and warm reset share the apply. A failed apply leaves the
	 * DSP at those defaults; one retry covers a transient write failure
	 * before owners can be serviced. */
	if (adau_enabled && audio_scene_apply_after_dsp_init() == -1) {
		printf("[scene] post-reset apply failed; DSP holds defaults\n");
		audio_scene_apply_after_dsp_init();
	}

	// clear interrupt holding amiga
	amiga_interrupt_clear(0xffffffff);

	sdk_mailbox_init();
	sdk_diag_last_reg_write_addr = 0;
	sdk_diag_last_reg_write_raw_addr = 0;
	sdk_diag_last_reg_write_data = 0;
	sdk_diag_last_reg_write_ds = 0;
	sdk_diag_doorbell_count = 0;
	sdk_diag_irq_ack_count = 0;
	sdk_diag_task_count = 0;
	sdk_mailbox_register_events = 0;

	// Used for testing the nonstandard VSync modes without the driver having to enable them.
	//card_feature_enabled[CARD_FEATURE_NONSTANDARD_VSYNC] = 1;
}


int main() {
	init_platform();

	sd_activity_led_init();

	// issue #25: tell the FPGA the Zynq is up and the Z3 fast-RAM DDR window is
	// ready, so it may advertise the fast-RAM autoconfig PIC. Until this is set
	// (e.g. while still cold-booting from SD), the FPGA withholds that PIC so a
	// fast accelerator's boot-time Zorro III memory test cannot mark the
	// not-yet-ready RAM as defective. Set as early as possible to minimise the
	// window in which the card could appear without its fast RAM.
	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG6, 1);
	sdk_aperture_runtime_init(mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG7),
		(mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG3) & (1UL << 25)) != 0U);

	boot_rom_init();

	disable_reset_out();

	// Read ZZ9000.CFG from the SD card before video/ethernet bring-up so
	// its settings apply from cold boot (issue #33). Failure of any kind
	// leaves the built-in defaults untouched.
	zz_config_load();

	if (zz_config_get()->mac_present) {
		// seed the MAC before ethernet_init() programs the GEM; the
		// driver can still override it later via REG_ZZ_ETH_MAC_*
		memcpy(ethernet_get_mac_address_ptr(), zz_config_get()->mac, 6);
	}

	video_state = video_init();

	if (zz_config_get()->scanline_mode_present ||
	    zz_config_get()->scanline_parity_present) {
		// Push scanline settings into the FPGA video-control block via
		// the ARM op path (snooped by mntzorro.v as MNTVF_OP_SCANLINES;
		// older bitstreams ignore the op). Safe here: the video ISR is
		// not connected yet, so nobody else drives the op interface.
		const struct zz_config *cfg = zz_config_get();
		video_formatter_write((cfg->scanline_parity & 1) << 2 |
		                      (cfg->scanline_mode & 3),
		                      MNTVF_OP_SCANLINES);
		printf("[CFG] scanlines: mode %d parity %d\n",
		       cfg->scanline_mode, cfg->scanline_parity);
	}

	{
		// Push videocap sampler options through the existing ARM
		// video_formatter_write path. MNTVF_OP_VIDEOCAP enters the shared
		// acknowledged RTL control engine on live-capable bitstreams;
		// older bitstreams ignore it and advertise no live capability.
		// Safe here: the video ISR is not connected yet, so nobody else
		// drives the op interface.
		const struct zz_config *cfg = zz_config_get();
		uint32_t sample = cfg->videocap_sample_present ? cfg->videocap_sample : 0;
		uint32_t full = cfg->videocap_shres_present ? cfg->videocap_shres :
		                VIDEOCAP_FULL_WIDTH_DEFAULT;
		uint32_t crop_h = cfg->videocap_crop_h_present ? cfg->videocap_crop_h :
		                  VIDEOCAP_CROP_H_COMPAT;
		uint32_t crop_v = cfg->videocap_crop_v_present ? cfg->videocap_crop_v :
		                  VIDEOCAP_CROP_V_COMPAT;
		video_formatter_write(videocap_control_pack(
		                      sample, full,
		                      cfg->videocap_crop_h, cfg->videocap_crop_v,
		                      cfg->videocap_crop_h_present,
		                      cfg->videocap_crop_v_present),
		                      MNTVF_OP_VIDEOCAP);
		printf("[CFG] videocap: sample %lu shres %lu crop %lu,%lu auto %lu,%lu\n",
		       sample, full, crop_h, crop_v,
		       (uint32_t)!cfg->videocap_crop_h_present,
		       (uint32_t)!cfg->videocap_crop_v_present);
	}

	// RTG rect ops may write anywhere in framebuffer + legacy surface
	// memory, but never past it into the SDK heaps and beyond
	apply_aperture_framebuffer_limit();

	surface_allocator_init(LEGACY_SURFACE_HEAP_ADDRESS, LEGACY_SURFACE_HEAP_SIZE);

	xadc_init();

	interrupt_configure();

	watchdog_init();

	ethernet_init();

	fpga_interrupt_connect(isr_video, isr_audio, isr_audio_rx);
	// The audio control plane owns the master DSP chain from boot on;
	// its defaults are applied after the ADAU init below, and the
	// legacy register path into those parameters stays closed from
	// that point (audio_scene_register_write_blocked, R2).
	audio_scene_init();
	// Connect the parsed ZZ9000.CFG audio keys (R10) into scene state
	// before the first apply inside handle_amiga_reset below: boot and
	// warm reset then share one apply of the persisted scene.
	audio_scene_load_config();

#if ZZ9000_SKIP_INITIAL_MEDIA_INIT
	handle_amiga_reset(AMIGA_RESET_FAST);
#else
	handle_amiga_reset(AMIGA_RESET_INIT_MEDIA);
#endif

	// Mark the task-queue region shareable-cacheable in the shared MMU table
	// before core 1 starts, so the SCU keeps it coherent once core 1 brings up
	// its own MMU/D-cache. Must precede arm_app_init() (which launches core 1).
	scheduler_coherency_init_core0();
#ifdef SCHED_STRESS_TEST
	scheduler_stress_init();   // init the shared block before core 1 starts
#else
	scheduler_boot_init();     // init the task queue + watchdog before core 1 starts
#endif

	// ARM app run environment
	arm_app_init();
#ifdef SCHED_STRESS_TEST
	scheduler_stress_core0();  // Phase 0 two-core coherency torture; never returns
#else
	// Confirm core 1's scheduler worker checked in before trusting the async
	// offload path; if it never does, stay in single-core mode (all inline).
	scheduler_confirm_core1_boot();
	if (scheduler_core1_available()) {
		print("[sched] core 1 worker online\r\n");
	} else {
		print("[sched] core 1 offline - single-core fallback\r\n");
	}
#endif
	volatile struct ZZ9K_ENV* arm_run_env = arm_app_get_run_env();

	// graphics temporary registers
	uint16_t rect_x1 = 0;
	uint16_t rect_x2 = 0;
	uint16_t rect_x3 = 0;
	uint16_t rect_y1 = 0;
	uint16_t rect_y2 = 0;
	uint16_t rect_y3 = 0;
	uint16_t blitter_dst_pitch = 0;
	uint32_t rect_rgb = 0;
	uint32_t rect_rgb2 = 0;
	uint32_t blitter_colormode = MNTVA_COLOR_32BIT;
	uint32_t blitter_colormode_hibyte = 0;
	uint16_t blitter_src_pitch = 0;
	uint16_t blitter_user1 = 0;
	uint16_t blitter_user2 = 0;
	int16_t blitter_user3 = 0;	// line Bresenham work-variable seed

	// custom video mode transaction state lives in video.c
	// (video_custom_select/param/value/commit)

	// key selected for REG_ZZ_CONFIG_KEY queries
	uint16_t config_query_key = ZZ_CONFIG_KEY_LOADED;

	// REG_ZZ_CONFIG_FILE raw-read state
	uint16_t config_file_status = ZZ_CONFIG_FILE_IDLE;
	uint32_t config_file_len = 0;

	// zorro state
	u32 zstate_raw = mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG3);
	int amiga_reset_seen = ((zstate_raw & 0xff) == 0);
	int need_req_ack = 0;

	// audio parameters (buffer locations)
	uint16_t audio_params[ZZ_NUM_AUDIO_PARAMS];
	int audio_param = 0; // selected parameter
	int audio_request_init = 0;
	memset(audio_params, 0, sizeof(audio_params));


	// last time the ethernet state machine was serviced
	XTime eth_task_last_run = 0;
	/* SERVICE-LOOP LATENCY DIAGNOSTIC (REG_ZZ_LOOP_GAP, 0xa8/0xaa).  Every
	 * Zorro register access stalls the 68k until this loop comes round to
	 * it, so the longest pass of this loop is the longest bus stall the
	 * Amiga sees.  0xa8 reads the longest pass since the last read in
	 * microseconds (saturating) and resets it; 0xaa reads the tag of what
	 * the loop was doing on that pass (bits 15..12) and how many passes
	 * were over a millisecond (bits 11..0). */
	XTime loop_last_t = 0;
	u32 loop_gap_max_us = 0;
	u32 loop_gap_over_ms = 0;
	u32 loop_tag = 0;
	u32 loop_gap_tag = 0;
	XTime_GetTime(&loop_last_t);
	uint32_t sdk_mailbox_poll_divider = 0;
	uint8_t aperture_ack_poll_divider = 0;
	uint32_t core1_fault_reported = CORE_FAULT_NONE;

	while (1) {
		{
			XTime loop_now;
			u32 gap_us;
			XTime_GetTime(&loop_now);
			gap_us = (u32)((loop_now - loop_last_t) / (COUNTS_PER_SECOND / 1000000U));
			loop_last_t = loop_now;
			if (gap_us > loop_gap_max_us) {
				loop_gap_max_us = gap_us;
				loop_gap_tag = loop_tag;
			}
			if (gap_us > 1000U)
				loop_gap_over_ms++;
			loop_tag = 0;
		}
		watchdog_kick();
		sd_activity_led_poll();
		loop_tag = 1;   /* usb pumps */
		usb_proxy_periodic_pump();
		usb_proxy_iso_pump();
#ifdef AUDIO_FABRIC_BENCH
		/* Instrument build (U5): one aggregate cost report per
		 * second on the console; compiles away entirely in
		 * production builds. */
		audio_fabric_bench_poll();
#endif
#if ENABLE_LEGACY_USB_BLOCK_STORAGE
		if (usb_read_pending) {
			usb_status = zz_usb_read_blocks(0, usb_storage_read_block, usb_read_write_num_blocks, (void*)USB_BLOCK_STORAGE_ADDRESS);
			usb_read_pending = 0;
		}
		if (usb_write_pending) {
			usb_status = zz_usb_write_blocks(0, usb_storage_write_block, usb_read_write_num_blocks, (void*)USB_BLOCK_STORAGE_ADDRESS);
			usb_write_pending = 0;
		}
#endif

		if (sd_read_pending) {
			sd_status = sd_storage_read_blocks(sd_storage_read_block, sd_read_write_num_blocks, (void*)USB_BLOCK_STORAGE_ADDRESS);
			sd_read_pending = 0;
		}
		if (sd_write_pending) {
			sd_status = sd_storage_write_blocks(sd_storage_write_block, sd_read_write_num_blocks, (void*)USB_BLOCK_STORAGE_ADDRESS);
			sd_write_pending = 0;
		}

		if (fwup_pending) {
			uint16_t result;
			switch (fwup_pending_cmd) {
			case FWUP_CMD_OPEN:
				/* Filename bytes were staged by the ARM Zorro request
				 * loop as CPU stores into the shared buffer, so reading
				 * them directly preserves dirty cache lines. */
				result = fw_update_open((const char*)USB_BLOCK_STORAGE_ADDRESS);
				break;
			case FWUP_CMD_WRITE:
				result = fw_update_write((const void*)USB_BLOCK_STORAGE_ADDRESS,
				                         fwup_pending_len);
				break;
			case FWUP_CMD_CLOSE:
				result = fw_update_close();
				break;
			case FWUP_CMD_ABORT:
				result = fw_update_abort();
				break;
			case FWUP_CMD_RESTORE:
				/* Target name staged in the shared buffer like OPEN;
				 * promotes its backup over it (see fw_update_restore). */
				result = fw_update_restore((const char*)USB_BLOCK_STORAGE_ADDRESS);
				break;
			default:
				result = FWUP_ERR_UNKNOWN;
				break;
			}
			fwup_status = result;
			fwup_pending = 0;
			/* The firmware-update staging buffer is the same legacy
			 * 0xa000..0xffff window used by the SDK bootstrap mailbox.
			 * WRITE chunks may overwrite the mailbox, so restore it
			 * once the chunk has been consumed by FatFs. */
			sdk_mailbox_init();
		}

		/* Scene commit machine (P1): one verified-I2C setter step per
		 * service-loop pass, here where the Zorro register service
		 * runs, so a scene/equalizer commit's ~170-transaction
		 * sequence interleaves with the per-period AHI traffic and
		 * never blocks the mailbox dispatch below. */
		loop_tag = 2;   /* audio scene */
		audio_scene_poll();
		loop_tag = 3;   /* zorro request or idle work */
		u32 zstate = mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG3);
		u32 aperture_flags = sdk_aperture_runtime_flags();
		/* Acknowledge late: firmware normally boots before the RTG driver.
		 * Poll at a bounded cadence so an older driver on a new FPGA does not
		 * add an AXI read to every service-loop pass indefinitely. Aperture-
		 * backed commands also sample the ACK synchronously before dispatch. */
		if ((aperture_flags & SDK_APERTURE_FLAG_VALID) != 0U &&
		    (aperture_flags & SDK_APERTURE_FLAG_ACKED) == 0U &&
		    aperture_ack_poll_divider++ == 0U)
			activate_aperture_layout_if_acknowledged();
		if (debug_lowlevel && (zstate_raw&0xff)!=(zstate&0xff)) {
			printf("ZSTATE: %lx\n", zstate);
		}
		zstate_raw = zstate;
		u32 writereq = (zstate & (1 << 31));
		u32 readreq = (zstate & (1 << 30));

		if (writereq) {
			u32 zaddr = mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG0);
			u32 zdata = mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG1);
			loop_tag = 4;   /* a zorro write */

			u32 ds3 = (zstate_raw & (1 << 29));
			u32 ds2 = (zstate_raw & (1 << 28));
			u32 ds1 = (zstate_raw & (1 << 27));
			u32 ds0 = (zstate_raw & (1 << 26));

			if (debug_lowlevel) {
				printf("WRTE: %08lx <- %08lx [%d%d%d%d]\n",zaddr,zdata,!!ds3,!!ds2,!!ds1,!!ds0);
			}

			if (zaddr > 0x10000000) {
				printf("ERRW illegal address %08lx\n", zaddr);
			} else if (zaddr >= MNT_FB_BASE || zaddr >= MNT_REG_BASE + 0x2000) {
				u8* ptr = (u8*)FRAMEBUFFER_ADDRESS;

				if (zaddr >= MNT_FB_BASE) {
					ptr = ptr + zaddr - MNT_FB_BASE;
				} else if (zaddr < MNT_REG_BASE + 0x8000) {
					// NOP (RX frame is here)
				} else if (zaddr < MNT_REG_BASE + 0xa000) {
					// 0x8000 - 0x9fff ETH TX frame (Z2)
					ptr = (u8*)TX_FRAME_ADDRESS + zaddr - MNT_REG_BASE - 0x8000;
				} else if (zaddr < MNT_REG_BASE + 0x10000) {
					// 0xa000 - 0xffff USB block storage (Z2)
					ptr = (u8*)USB_BLOCK_STORAGE_ADDRESS + zaddr - MNT_REG_BASE - 0xa000;
				}

				// FIXME cache this
				u32 z3 = (zstate_raw & (1 << 25));

				if (z3) {
					if (ds3) ptr[0] = zdata >> 24;
					if (ds2) ptr[1] = zdata >> 16;
					if (ds1) ptr[2] = zdata >> 8;
					if (ds0) ptr[3] = zdata;
				} else {
					// swap bytes
					if (ds1) ptr[0] = zdata >> 8;
					if (ds0) ptr[1] = zdata;
				}
			} else if (zaddr >= MNT_REG_BASE && zaddr < MNT_FB_BASE) {
				// register area
				//printf("REGW: %08lx <- %08lx [%d%d%d%d]\n",zaddr,zdata,!!ds3,!!ds2,!!ds1,!!ds0);

				u32 z3 = (zstate_raw & (1 << 25));
				u32 raw_zaddr = zaddr;
				if (z3) {
					// convert 32bit to 16bit addresses
					if (ds3 && ds2) {
						zdata = zdata >> 16;
					} else if (ds1 && ds0) {
						zdata = zdata & 0xffff;
						zaddr += 2;
					} else {
						zaddr = 0; // cancel
					}
				}
				//printf("CONV: %08lx <- %08lx\n",zaddr,zdata);
				sdk_diag_last_reg_write_addr = zaddr;
				sdk_diag_last_reg_write_raw_addr = raw_zaddr;
				sdk_diag_last_reg_write_data = zdata & 0xffff;
				sdk_diag_last_reg_write_ds =
					(!!ds3 << 3) | (!!ds2 << 2) | (!!ds1 << 1) | !!ds0;

				switch (zaddr) {
				// Various blitter/video registers
				case REG_ZZ_PAN_HI:
					video_state->framebuffer_pan_offset = zdata << 16;
					break;
				case REG_ZZ_PAN_LO:
					video_state->framebuffer_pan_offset |= zdata;

					// cursor offset support for p96 panning
					video_state->sprite_x_offset = rect_x1;
					video_state->sprite_y_offset = rect_y1;

					// FIXME: document/comment this. rect_x1/x2/y1 are used for panning inside of a screen
					// together with blitter_colormode
					// TODO: rework to dedicated registers because this makes it hard to debug

					video_state->framebuffer_pan_width = rect_x2;
					u32 framebuffer_color_format = blitter_colormode;
					video_state->framebuffer_pan_offset += (rect_x1 << blitter_colormode);
					video_state->framebuffer_pan_offset += (rect_y1 * (video_state->framebuffer_pan_width << framebuffer_color_format));
					break;

				case REG_ZZ_BLIT_SRC_HI:
					blitter_src_offset = zdata << 16;
					break;
				case REG_ZZ_BLIT_SRC_LO:
					blitter_src_offset |= zdata;
					break;
				case REG_ZZ_BLIT_DST_HI:
					blitter_dst_offset = zdata << 16;
					break;
				case REG_ZZ_BLIT_DST_LO:
					blitter_dst_offset |= zdata;
					break;

				case REG_ZZ_COLORMODE:
					blitter_colormode = zdata & 0x0f;
					blitter_colormode_hibyte = zdata >> 8;
					break;
			case REG_ZZ_CONFIG:
				// enable/disable INT6 for ethernet, audio, and vblank
				if (zdata & 8) {
					// clear/ack
					if (zdata & 16) {
						amiga_interrupt_clear(AMIGA_INTERRUPT_ETH);
					}
					if (zdata & 32) {
						amiga_interrupt_clear(AMIGA_INTERRUPT_AUDIO);
					}
					if (zdata & 64) {
						amiga_interrupt_clear(AMIGA_INTERRUPT_VBLANK);
					}
					if (zdata & 128) {
						amiga_interrupt_clear(AMIGA_INTERRUPT_SDK);
					}
					if (zzusb_event_ack_mask(zdata)) {
						amiga_interrupt_clear(AMIGA_INTERRUPT_USB);
					}
				} else {
					if (zdata & 128) {
						// bit 7 = vblank-only mode, only modify vblank enable
						interrupt_enabled_vblank = (zdata >> 1) & 1;
						if (!interrupt_enabled_vblank) {
							amiga_interrupt_clear(AMIGA_INTERRUPT_VBLANK);
						}
					} else {
						//printf("[enable] eth: %d\n", (int)zdata);
						interrupt_enabled_ethernet = zdata & 1;
						if (!interrupt_enabled_ethernet) {
							amiga_interrupt_clear(AMIGA_INTERRUPT_ETH);
						}
					}
				}
					break;
				case REG_ZZ_MODE: {
					int mode = zdata & 0xff;
					int colormode = (zdata & 0xf00) >> 8;
					int scalemode = (zdata & 0xf000) >> 12;

					video_mode_init(mode, scalemode, colormode);

					// FIXME
					// remember selected video mode
					// video_mode = zdata;
					break;
				}
				case REG_ZZ_VCAP_MODE:
					printf("videocap default mode select: %lx\n", zdata);
					/* Full 16-bit register value: bit 8 and
					 * up carry virtual ids (currently
					 * ZZVMODE_CENTERED_1080P_MATCH
					 * 0x100), which the sanitizer maps to
					 * output profiles rather than preset
					 * rows. Unknown values stay rejected. */
					video_set_videocap_video_mode(zdata & 0xffffU);
					break;
				//case REG_ZZ_SPRITE_X:
				case REG_ZZ_SPRITE_Y:
					if (!video_state->sprite_showing)
						break;

					video_state->sprite_x_base = (int16_t)rect_x1;
					video_state->sprite_y_base = (int16_t)rect_y1;
					update_hw_sprite_pos();

					break;
				case REG_ZZ_SPRITE_BITMAP: {
					if (zdata == 1) { // Hardware sprite enabled
						hw_sprite_show(1);
						break;
					}
					else if (zdata == 2) { // Hardware sprite disabled
						hw_sprite_show(0);
						break;
					}

					uint8_t* bmp_data = (uint8_t*) ((u32) video_state->framebuffer
							+ blitter_src_offset);

					video_state->sprite_x_offset = rect_x1;
					video_state->sprite_y_offset = rect_y1;

					int double_sprite = (rect_x2 >> 8) & 1;
					int hires_sprite = (rect_y2 >> 8) & 1;

					video_state->sprite_width  = rect_x2;
					video_state->sprite_height = rect_y2;

					clear_hw_sprite();
					update_hw_sprite(bmp_data, double_sprite, hires_sprite);
					update_hw_sprite_pos();
					break;
				}
				case REG_ZZ_SPRITE_COLORS: {
					video_state->sprite_colors[zdata] = (blitter_user1 << 16) | blitter_user2;
					if (zdata != 0 && video_state->sprite_colors[zdata] == 0xff00ff)
						video_state->sprite_colors[zdata] = 0xfe00fe;
					break;
				}
				case REG_ZZ_SRC_PITCH:
					blitter_src_pitch = zdata;
					break;

				case REG_ZZ_X1:
					rect_x1 = zdata;
					break;
				case REG_ZZ_Y1:
					rect_y1 = zdata;
					break;
				case REG_ZZ_X2:
					rect_x2 = zdata;
					break;
				case REG_ZZ_Y2:
					rect_y2 = zdata;
					break;
				case REG_ZZ_ROW_PITCH:
					blitter_dst_pitch = zdata;
					break;
				case REG_ZZ_X3:
					rect_x3 = zdata;
					break;
				case REG_ZZ_Y3:
					rect_y3 = zdata;
					break;

				case REG_ZZ_USER1:
					blitter_user1 = zdata;
					break;
				case REG_ZZ_USER2:
					blitter_user2 = zdata;
					break;
				case REG_ZZ_USER3:
					blitter_user3 = (int16_t)zdata;
					break;
				case REG_ZZ_USER4:
					// FIXME unused
					break;

				case REG_ZZ_RGB_HI:
					rect_rgb &= 0xffff0000;
					rect_rgb |= (((zdata & 0xff) << 8) | zdata >> 8);
					break;
				case REG_ZZ_RGB_LO:
					rect_rgb &= 0x0000ffff;
					rect_rgb |= (((zdata & 0xff) << 8) | zdata >> 8) << 16;
					break;
				case REG_ZZ_RGB2_HI:
					rect_rgb2 &= 0xffff0000;
					rect_rgb2 |= (((zdata & 0xff) << 8) | zdata >> 8);
					break;
				case REG_ZZ_RGB2_LO:
					rect_rgb2 &= 0x0000ffff;
					rect_rgb2 |= (((zdata & 0xff) << 8) | zdata >> 8) << 16;
					break;

				// Generic acceleration ops
				case REG_ZZ_ACC_OP: {
					activate_aperture_layout_if_acknowledged();
					handle_acc_op(zdata);
					break;
				}

				// DMA RTG rendering
				case REG_ZZ_BLITTER_DMA_OP: {
					activate_aperture_layout_if_acknowledged();
					handle_blitter_dma_op(video_state, zdata);
					break;
				}

				// RTG rendering
				case REG_ZZ_FILLRECT:
					set_fb_words((uint32_t*) ((u32)video_state->framebuffer + blitter_dst_offset),
							blitter_dst_pitch);
					uint8_t mask = zdata;

					if (mask == 0xFF)
						fill_rect_solid(rect_x1, rect_y1, rect_x2, rect_y2,
								rect_rgb, blitter_colormode);
					else
						fill_rect(rect_x1, rect_y1, rect_x2, rect_y2, rect_rgb,
								blitter_colormode, mask);
					break;

				case REG_ZZ_COPYRECT: {
					mask = blitter_colormode_hibyte;
					set_fb_words((uint32_t*) ((u32)video_state->framebuffer + blitter_dst_offset),
							blitter_dst_pitch);

					switch (zdata) {
					case 1: // Regular BlitRect
						if (mask == 0xFF || (mask != 0xFF && (blitter_colormode != MNTVA_COLOR_8BIT)))
							copy_rect_nomask(rect_x1, rect_y1, rect_x2, rect_y2, rect_x3,
											rect_y3, blitter_colormode,
											(uint32_t*) ((u32)video_state->framebuffer
													+ blitter_dst_offset),
											blitter_dst_pitch, MINTERM_SRC);
						else
							copy_rect(rect_x1, rect_y1, rect_x2, rect_y2, rect_x3,
									rect_y3, blitter_colormode,
									(uint32_t*) ((u32)video_state->framebuffer
											+ blitter_dst_offset),
									blitter_dst_pitch, mask);
						break;
					case 2: // BlitRectNoMaskComplete
						copy_rect_nomask(rect_x1, rect_y1, rect_x2, rect_y2, rect_x3,
										rect_y3, blitter_colormode,
										(uint32_t*) ((u32)video_state->framebuffer
												+ blitter_src_offset),
										blitter_src_pitch, mask); // Mask in this case is minterm/opcode.
						break;
					}

					break;
				}

				case REG_ZZ_FILLTEMPLATE: {
					uint8_t draw_mode = blitter_colormode_hibyte;
					uint8_t* tmpl_data = (uint8_t*) ((u32)video_state->framebuffer
							+ blitter_src_offset);
					set_fb_bytes((uint32_t*) ((u32)video_state->framebuffer + blitter_dst_offset),
							blitter_dst_pitch);

					uint8_t bpp = 2 * blitter_colormode;
					if (bpp == 0)
						bpp = 1;
					uint16_t loop_rows = 0;
					mask = zdata;

					if (zdata & 0x8000) {
						// pattern mode
						loop_rows = zdata & 0xff;
						mask = blitter_user1;
						blitter_src_pitch = 16;
						pattern_fill_rect(blitter_colormode, rect_x1,
								rect_y1, rect_x2, rect_y2, draw_mode, mask,
								rect_rgb, rect_rgb2, rect_x3, rect_y3, tmpl_data,
								blitter_src_pitch, loop_rows);
					}
					else {
						template_fill_rect(blitter_colormode, rect_x1,
								rect_y1, rect_x2, rect_y2, draw_mode, mask,
								rect_rgb, rect_rgb2, rect_x3, rect_y3, tmpl_data,
								blitter_src_pitch);
					}

					break;
				}

				case REG_ZZ_SCRATCH_COPY: { // Copy from scratch area
					// FIXME for what?
					for (int i = 0; i < rect_y1; i++) {
						memcpy	((uint32_t*) ((u32)video_state->framebuffer + video_state->framebuffer_pan_offset + (i * rect_x1)),
								 (uint32_t*) ((u32)Z3_SCRATCH_ADDR + (i * rect_x1)),
								 rect_x1);
					}
					break;
				}

				case REG_ZZ_CVMODE_PARAM:
					// staged custom modeline: field select
					video_custom_set_param((uint16_t)zdata);
					break;

				case REG_ZZ_CVMODE_VAL:
					// staged custom modeline: 16-bit field word
					video_custom_set_value((uint16_t)zdata);
					break;

				case REG_ZZ_CVMODE_SEL:
					/* staged custom modeline: only the custom
					 * slot may begin a transaction; any other
					 * value poisons it, so raw writes can no
					 * longer mutate a preset row. */
					video_custom_select((uint16_t)zdata);
					break;

				case REG_ZZ_CVMODE:
					/* staged custom modeline commit:
					 * slot | (color << 8), no scale. The
					 * result reads back from this group. */
					video_custom_commit((uint16_t)zdata);
					break;

				case REG_ZZ_SET_FEATURE:
					switch (blitter_user1) {
						case CARD_FEATURE_SECONDARY_PALETTE:
							printf("[feature] SECONDARY_PALETTE: %lu\n",zdata);
							// Enables/disables the secondary palette on screen split with P96 3.10+
							video_state->card_feature_enabled[CARD_FEATURE_SECONDARY_PALETTE] = zdata;
							break;
						case CARD_FEATURE_NONSTANDARD_VSYNC:
							printf("[feature] NONSTANDARD_VSYNC: %lu\n",zdata);
							// Enables/disables the nonstandard refresh rates for scandoubled PAL/NTSC HDMI output modes.
							video_set_videocap_vsync(zdata);
							break;
						case CARD_FEATURE_VIDEO_OVERLAY:
							printf("[feature] VIDEO_OVERLAY: %lu\n",zdata);
							// Master gate for the P96 video window (PIP)
							// shadow-scanout compositor.
							video_state->card_feature_enabled[CARD_FEATURE_VIDEO_OVERLAY] = zdata;
							break;
						case CARD_FEATURE_DPMS:
							if (zdata <= ZZ_DPMS_OFF) {
								printf("[feature] DPMS: %lu\n", zdata);
								video_set_dpms((uint8_t)zdata);
							}
							break;
						default:
							break;
					}
					break;

				case REG_ZZ_CONFIG_KEY:
					// select which ZZ9000.CFG value a read of this
					// register group returns (see zz_config.h)
					config_query_key = zdata;
					break;

				case REG_ZZ_CONFIG_FILE:
					// raw ZZ9000.CFG access for ZZTop: 0 resets the
					// status handshake, 1 stages the file contents
					// into the shared buffer (fresh from SD each time)
					if (zdata == 0) {
						config_file_status = ZZ_CONFIG_FILE_IDLE;
						config_file_len = 0;
					} else if (zdata == 1) {
						config_file_status = zz_config_read_raw(
							(void*)USB_BLOCK_STORAGE_ADDRESS,
							ZZ_CONFIG_MAX_SIZE - 1, &config_file_len);
						// push ARM D-cache writes to DDR so the Zorro-bus
						// read (via AXI_HP, non-coherent) sees fresh bytes
						Xil_DCacheFlushRange((UINTPTR)USB_BLOCK_STORAGE_ADDRESS,
						                     ZZ_CONFIG_MAX_SIZE);
						printf("[CFG] raw read -> status %d len %lu\n",
						       config_file_status,
						       (unsigned long)config_file_len);
					}
					break;

				case REG_ZZ_P2C: {
					uint8_t draw_mode = blitter_colormode_hibyte;
					uint8_t planes = (zdata & 0xFF00) >> 8;
					uint8_t mask = (zdata & 0xFF);
					uint8_t layer_mask = blitter_user2;
					uint8_t* bmp_data = (uint8_t*) ((u32)video_state->framebuffer
							+ blitter_src_offset);

					set_fb_words((uint32_t*) ((u32)video_state->framebuffer + blitter_dst_offset),
							blitter_dst_pitch);

					p2c_rect(rect_x1, 0, rect_x2, rect_y2, rect_x3,
							rect_y3, draw_mode, planes, mask,
							layer_mask, blitter_src_pitch, bmp_data);
					break;
				}

				case REG_ZZ_P2D: {
					uint8_t draw_mode = blitter_colormode_hibyte;
					uint8_t planes = (zdata & 0xFF00) >> 8;
					uint8_t mask = (zdata & 0xFF);
					uint8_t layer_mask = blitter_user2;
					uint8_t* bmp_data = (uint8_t*) ((u32)video_state->framebuffer
							+ blitter_src_offset);

					set_fb_words((uint32_t*) ((u32)video_state->framebuffer + blitter_dst_offset),
							blitter_dst_pitch);
					p2d_rect(rect_x1, 0, rect_x2, rect_y2, rect_x3,
							rect_y3, draw_mode, planes, mask, layer_mask, rect_rgb,
							blitter_src_pitch, bmp_data, blitter_colormode);
					break;
				}

				case REG_ZZ_DRAWLINE: {
					uint8_t draw_mode = blitter_colormode_hibyte;
					set_fb_words((uint32_t*) ((u32)video_state->framebuffer + blitter_dst_offset),
							blitter_dst_pitch);

					// rect_x3 contains the pattern. if all bits are set for both the mask and the pattern,
					// there's no point in passing non-essential data to the pattern/mask aware function.

					if (line_uses_solid_path(rect_x3, zdata, draw_mode))
						draw_line_solid(rect_x1, rect_y1, rect_x2, rect_y2,
								blitter_user1, blitter_user3, rect_rgb,
								blitter_colormode);
					else
						draw_line(rect_x1, rect_y1, rect_x2, rect_y2,
								blitter_user1, blitter_user3, rect_x3, rect_y3, rect_rgb,
								rect_rgb2, blitter_colormode, zdata,
								draw_mode);
					break;
				}

				case REG_ZZ_INVERTRECT:
					set_fb_words((uint32_t*) ((u32)video_state->framebuffer + blitter_dst_offset),
							blitter_dst_pitch);
					invert_rect(rect_x1, rect_y1, rect_x2, rect_y2,
							zdata & 0xFF, blitter_colormode);
					break;

				case REG_ZZ_SET_SPLIT_POS:
					video_state->bgbuf_offset = blitter_src_offset;
					video_state->split_request_pos = zdata;
					break;

				// Ethernet
				case REG_ZZ_ETH_TX:
					if (zdata & ETH_TX_ASYNC) {
						/* the bus is given back before the GEM has sent;
						 * completion is counted in REG_ZZ_ETH_TX_STATUS */
						ethernet_send_frame_async((zdata >> ETH_TX_SLOT_SHIFT) & ETH_TX_SLOT_MASK,
						                          zdata & ETH_TX_LEN_MASK);
					} else {
						ethernet_send_result = ethernet_send_frame(zdata);
					}
					//printf("SEND frame sz: %ld res: %d\n",zdata,ethernet_send_result);
					break;
				case REG_ZZ_ETH_RX: {
					//printf("RECV eth frame sz: %ld\n",zdata);
					/* zdata carries the serial of the frame the Amiga consumed
					 * (legacy drivers write a constant 1). issue #29: the RX
					 * handshake validates it before advancing. */
					int frfb = ethernet_receive_frame((u16)zdata);
					mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG4, frfb);
					break;
				}
				case REG_ZZ_ETH_MAC_HI: {
					uint8_t* mac = ethernet_get_mac_address_ptr();
					mac[0] = (zdata & 0xff00) >> 8;
					mac[1] = (zdata & 0x00ff);
					break;
				}
				case REG_ZZ_ETH_MAC_HI2: {
					uint8_t* mac = ethernet_get_mac_address_ptr();
					mac[2] = (zdata & 0xff00) >> 8;
					mac[3] = (zdata & 0x00ff);
					break;
				}
				case REG_ZZ_ETH_MAC_LO: {
					uint8_t* mac = ethernet_get_mac_address_ptr();
					mac[4] = (zdata & 0xff00) >> 8;
					mac[5] = (zdata & 0x00ff);
					ethernet_update_mac_address();
					break;
				}
				case REG_ZZ_USBBLK_TX_HI: {
#if ENABLE_LEGACY_USB_BLOCK_STORAGE
					usb_storage_write_block = ((u32) zdata) << 16;
#else
					usb_status = 0;
#endif
					break;
				}
			case REG_ZZ_USBBLK_TX_LO: {
#if ENABLE_LEGACY_USB_BLOCK_STORAGE
				usb_storage_write_block |= zdata;
				if (usb_storage_available) {
					usb_status = USB_STATUS_BUSY;
					usb_write_pending = 1;
				} else {
					usb_status = 0;
					printf("[USB] TX but no storage available!\n");
				}
#else
				usb_status = 0;
#endif
				break;
			}
				case REG_ZZ_USBBLK_RX_HI: {
#if ENABLE_LEGACY_USB_BLOCK_STORAGE
					usb_storage_read_block = ((u32) zdata) << 16;
#else
					usb_status = 0;
#endif
					break;
				}
			case REG_ZZ_USBBLK_RX_LO: {
#if ENABLE_LEGACY_USB_BLOCK_STORAGE
				usb_storage_read_block |= zdata;
				if (usb_storage_available) {
					usb_status = USB_STATUS_BUSY;
					usb_read_pending = 1;
				} else {
					usb_status = 0;
					printf("[USB] RX but no storage available!\n");
				}
#else
				usb_status = 0;
#endif
				break;
			}
				case REG_ZZ_USB_STATUS: {
#if ENABLE_LEGACY_USB_BLOCK_STORAGE
					//printf("[USB] write to status/blocknum register: %d\n", zdata);
					if (zdata==0) {
						// reset USB
						// FIXME memory leaks?
						//usb_storage_available = zz_usb_init();
					} else {
						// set number of blocks to read/write at once
						usb_read_write_num_blocks = zdata;
					}
#else
					usb_status = 0;
#endif
					break;
				}
				case REG_ZZ_USB_BUFSEL: {
					// FIXME: obsolete!
					break;
				}
				case REG_ZZ_USB_PROXY_CMD: {
					usb_proxy_status = 1;
					usb_proxy_pending_v2 =
						(zdata & ZZUSB_DOORBELL_V2) ? 1 : 0;
					usb_proxy_pending = 1;
					if (usb_proxy_pending_v2)
						usb_proxy_publish_diagnostics(
							(volatile void *)USB_BLOCK_STORAGE_ADDRESS, 1U);
					break;
				}
				case REG_ZZ_SDBLK_TX_HI: {
					sd_storage_write_block = ((u32) zdata) << 16;
					break;
				}
			case REG_ZZ_SDBLK_TX_LO: {
				sd_storage_write_block |= zdata;
				/* Always dispatch — sd_storage_write_blocks() returns
				 * 0xFF when the HDF is not open (no card, or closed
				 * after an f_sync failure), which the m68k driver then
				 * surfaces as an I/O error. The old "silently succeed"
				 * fallback when the availability flag was clear left
				 * the guest consuming whatever stale bytes were in the
				 * shared buffer. */
				sd_status = SD_STATUS_BUSY;
				sd_write_pending = 1;
				break;
			}
				case REG_ZZ_SDBLK_RX_HI: {
					sd_storage_read_block = ((u32) zdata) << 16;
					break;
				}
			case REG_ZZ_SDBLK_RX_LO: {
				sd_storage_read_block |= zdata;
				/* See REG_ZZ_SDBLK_TX_LO above: always dispatch so the
				 * read function can surface 0xFF for a closed HDF. */
				sd_status = SD_STATUS_BUSY;
				sd_read_pending = 1;
				break;
			}
				case REG_ZZ_SD_STATUS: {
					if (zdata == 0) {
						// TODO: implement SD reset/reinit
					} else {
						sd_read_write_num_blocks = zdata;
					}
					break;
				}
				case REG_ZZ_FWUP_LEN: {
					/* Length of the next WRITE chunk, in bytes. Latched
					 * separately so the m68k driver can stage data,
					 * write LEN, then write CMD = WRITE in one go. */
					fwup_pending_len = zdata & 0xFFFF;
					break;
				}
				case REG_ZZ_FWUP_CMD: {
					/* CMD register write triggers the operation. We
					 * defer the actual FatFs call to the main loop so
					 * the Zorro request can be ack'd promptly; the
					 * driver polls REG_ZZ_FWUP_STATUS for completion. */
					fwup_pending_cmd = zdata & 0xFFFF;
					fwup_status = FWUP_STATUS_BUSY;
					fwup_pending = 1;
					break;
				}
				case REG_ZZ_SD_BOOT_CMD: {
					/* BOOT_CMD encoding: bits [3:0] = cmd, [15:4] = chunk.
					 * Single 16-bit register write from the m68k driver. */
					u32 cmd_word = zdata & 0xFFFF;
					u32 cmd = cmd_word & 0xF;
					u32 chunk_idx = (cmd_word >> 4) & 0xFFF;
					if (cmd == 1) {
						sd_boot_status = sd_boot_get_info((void*)USB_BLOCK_STORAGE_ADDRESS);
						Xil_DCacheFlushRange((UINTPTR)USB_BLOCK_STORAGE_ADDRESS, 24u * 1024u);
						printf("[SD] GETINFO -> %d\n", sd_boot_status);
					} else if (cmd >= 2 && cmd < 10) {
						/* LOADFS streams one 16 KB chunk at a time: the
						 * shared buffer is only 24 KB visible on the bus,
						 * so filesystems bigger than that must be read in
						 * pieces. chunk_idx selects which 16 KB slice. */
						uint32_t fs_size = 0;
						int fs_idx = cmd - 2;
						uint32_t chunk_offset = chunk_idx * (16u * 1024u);
						sd_boot_status = sd_boot_load_fs_chunk(fs_idx, chunk_offset,
						                                      16u * 1024u,
						                                      (void*)USB_BLOCK_STORAGE_ADDRESS,
						                                      &fs_size);
						/* Push ARM D-cache writes to DDR so the Zorro-bus
						 * read (via AXI_HP, non-coherent) sees fresh bytes. */
						Xil_DCacheFlushRange((UINTPTR)USB_BLOCK_STORAGE_ADDRESS, 16u * 1024u);
						if (sd_boot_status != 0 || chunk_idx == 0) {
							printf("[SD] LOADFS idx=%d chunk=%lu off=%lu -> %d bytes=%lu\n",
							       fs_idx, (unsigned long)chunk_idx,
							       (unsigned long)chunk_offset,
							       sd_boot_status, (unsigned long)fs_size);
						}
					} else {
						printf("[SD] BOOT_CMD: cmd %lu out of range\n",
						       (unsigned long)cmd);
					}
					break;
				}
				case REG_ZZ_DEBUG: {
					//debug_lowlevel = zdata;
					break;
				}
				case REG_ZZ_DEBUG_TIMER: {
					audio_debug_timer(zdata);
					break;
				}
				case REG_ZZ_PRINT_CHR: {
					printf("%c",(int)(zdata&0xff));
					break;
				}
				case REG_ZZ_PRINT_HEX: {
					// print zdata has hex (follow up by \n via chr!)
					printf("%04x", (unsigned int)(zdata&0xffff));
					break;
				}
				case REG_ZZ_AUDIO_CONFIG: {
					// audio config
					uint16_t mask = (uint16_t)zdata;

					/* The audio fabric owns the formatter
					 * TX target from the first SDK
					 * producer bind (stream or media
					 * session, U2). Legacy/AHI register
					 * writes have no reply channel for
					 * BUSY, so reject their PLAY bit
					 * here rather than silently
					 * retargeting live fabric audio.
					 * Capture remains independently
					 * usable. */
					if (audio_fabric_output_busy())
						mask &= ~ZZ_AUDIO_CONFIG_PLAY;
					audio_set_interrupt_mask(mask);
					break;
				}
				case REG_ZZ_SDK_DOORBELL:
					sdk_mailbox_register_events |= SDK_MAILBOX_EVENT_DOORBELL;
					sdk_diag_doorbell_count++;
					break;
				case REG_ZZ_SDK_IRQ_ACK:
					if (zdata & 1) {
						sdk_mailbox_register_events |=
							SDK_MAILBOX_EVENT_IRQ_ACK;
						sdk_diag_irq_ack_count++;
					}
					if (zdata & 2) {
						sdk_mailbox_register_events |=
							SDK_MAILBOX_EVENT_IRQ_ENABLE;
					}
					if (zdata & 4) {
						sdk_mailbox_register_events |=
							SDK_MAILBOX_EVENT_IRQ_DISABLE;
					}
					break;

				// ARM core 1 execution: the pre-v2.x REG_ZZ_ARM_RUN "upload a
				// raw ARM blob and run it on core 1" launch has been removed
				// (core 1 is the dual-core scheduler worker). The argv/event
				// registers below are inert with no app to launch.
				case REG_ZZ_ARM_ARGC:
					arm_run_env->argc = zdata;
					break;
				case REG_ZZ_ARM_ARGV0:
					arm_run_env->argv[0] = ((u32) zdata) << 16;
					break;
				case REG_ZZ_ARM_ARGV1:
					arm_run_env->argv[0] |= zdata;
					break;
				case REG_ZZ_ARM_ARGV2:
					arm_run_env->argv[1] = ((u32) zdata) << 16;
					break;
				case REG_ZZ_ARM_ARGV3:
					arm_run_env->argv[1] |= zdata;
					break;
				case REG_ZZ_ARM_ARGV4:
					arm_run_env->argv[2] = ((u32) zdata) << 16;
					break;
				case REG_ZZ_ARM_ARGV5:
					arm_run_env->argv[2] |= zdata;
					break;
				case REG_ZZ_ARM_ARGV6:
					arm_run_env->argv[3] = ((u32) zdata) << 16;
					break;
				case REG_ZZ_ARM_ARGV7:
					arm_run_env->argv[3] |= zdata;
					break;
				case REG_ZZ_ARM_EV_CODE:
					arm_app_input_event(zdata);
					break;
				case REG_ZZ_AUDIO_SWAB:
					{
						int byteswap = 1;
						if (zdata&(1<<15)) byteswap = 0;
						audio_offset = (zdata&0x7fff)<<8; // *256
						/* Fabric-owned output: the
						 * compositor is the sole TX
						 * writer; the legacy window
						 * write is dropped. */
						if (!audio_fabric_output_busy())
							audio_buffer_collision = audio_swab(
								audio_scale, audio_offset, byteswap);

						break;
					}
				case REG_ZZ_AUDIO_SCALE:
					audio_scale = zdata;
					audio_set_capture_frames((uint16_t)zdata);
					break;
				case REG_ZZ_AUDIO_PARAM:
					printf("[REG_ZZ_AUDIO_PARAM] %lx\n", zdata);

					if (zdata<ZZ_NUM_AUDIO_PARAMS) {
						audio_param = zdata;
					} else {
						audio_param = 0;
					}
					break;
				case REG_ZZ_AUDIO_VAL:
					printf("[REG_ZZ_AUDIO_VAL] %lx\n", zdata);

					audio_params[audio_param] = zdata;
					if (audio_param == AP_TX_BUF_OFFS_LO) {
						uint8_t* addr = (uint8_t*)video_state->framebuffer +
								((audio_params[AP_TX_BUF_OFFS_HI]<<16)|audio_params[AP_TX_BUF_OFFS_LO]);
						if (audio_fabric_output_busy()) {
							printf("[audio] TX owner busy\n");
						} else if (((uint32_t)addr-(uint32_t)video_state->framebuffer)<0x100000*128) {
							audio_set_tx_buffer(addr);
							audio_request_init = 1;
						} else {
							printf("[audio] illegal tx address: 0x%p\n", addr);
						}
					} else if (audio_param == AP_RX_BUF_OFFS_LO) {
						uint8_t* addr = (uint8_t*)video_state->framebuffer +
								((audio_params[AP_RX_BUF_OFFS_HI]<<16)|audio_params[AP_RX_BUF_OFFS_LO]);
						if (((uint32_t)addr-(uint32_t)video_state->framebuffer)<0x100000*128) {
							audio_set_rx_buffer(addr);
							audio_request_init = 1;
						} else {
							printf("[audio] illegal tx address: 0x%p\n", addr);
						}
					} else if (audio_scene_register_write_blocked(
							(uint32_t)audio_param)) {
						/* R2: master-chain params 9-22
						 * are only writable through
						 * scene operations, and the raw
						 * DSP upload stays closed
						 * behind the same authority. */
						printf("[audio] param %d rejected: scene module owns the master chain\n",
							audio_param);
					}
					/* AP_DSP_UPLOAD and the master-chain setters
					 * (params 8-22) never reach a live branch
					 * here: audio_scene_init() claims authority
					 * before the request loop starts, so the
					 * gate above rejects them unconditionally.
					 * The scene module is the only DSP writer. */
					break;
				// REG_ZZ_DECODER_PARAM / _VAL / _FIFO and REG_ZZ_DECODE:
				// the legacy register-driven MP3 decoder was removed with
				// the MHI modernization (its only consumer). MP3 decode
				// runs through the SDK audio-stream sessions on core 1,
				// with SDK_OP_AUDIO_STREAM_PLAY binding a session to the
				// AX output. Writes to those registers are ignored.
				}
			}

			// ack the write, set bit 31 in register 0
			mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG0, (1 << 31));
			need_req_ack = 1;
		} else if (readreq) {
			uint32_t zaddr = mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG0);
			loop_tag = 5;   /* a zorro read */

			if (debug_lowlevel) {
				printf("READ: %08lx\n",zaddr);
			}
			u32 z3 = (zstate_raw & (1 << 25));

			if (zaddr >= MNT_FB_BASE || zaddr >= MNT_REG_BASE + 0x2000) {
				u8* ptr = (u8*) FRAMEBUFFER_ADDRESS;

				if (zaddr >= MNT_FB_BASE) {
					// read from framebuffer / generic memory
					ptr = ptr + zaddr - MNT_FB_BASE;
				} else if (zaddr < MNT_REG_BASE + 0x6000) {
					// 0x0000-0x1fff: read from ethernet RX frame
					// used by Z2
					ptr = (u8*) (ethernet_current_receive_ptr() + zaddr - (MNT_REG_BASE + 0x2000));
				} else if (zaddr < MNT_REG_BASE + 0x6000 + BOOT_ROM_SIZE) {
					// 0x6000..(0x6000+BOOT_ROM_SIZE): boot ROM.
					// Must clamp to BOOT_ROM_SIZE — boot_rom_init() only
					// initializes/flushes that many bytes, and the FPGA
					// maps the rest of the pre-framebuffer window to
					// other DDR regions (ethernet TX frame etc.), so
					// reads past here would expose uninitialized memory.
					ptr = (u8*) (BOOT_ROM_ADDRESS + zaddr - (MNT_REG_BASE + 0x6000));
				} else if (zaddr < MNT_REG_BASE + 0xa000) {
					// 0x8000..0x9fff: ethernet TX frame (matches the
					// FPGA's AXI-DMA mapping so both bulk-path and
					// ARM-serviced accesses see the same bytes).
					ptr = (u8*) ((UINTPTR)TX_FRAME_ADDRESS + zaddr - (MNT_REG_BASE + 0x8000));
				} else if (zaddr < MNT_REG_BASE + 0x10000) {
					ptr = (u8*) (USB_BLOCK_STORAGE_ADDRESS + zaddr - (MNT_REG_BASE + 0xa000));
				}

				if (z3) {
					u32 b1 = ptr[0] << 24;
					u32 b2 = ptr[1] << 16;
					u32 b3 = ptr[2] << 8;
					u32 b4 = ptr[3];
					mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG1,
							b1 | b2 | b3 | b4);
				} else {
					if (zaddr >= MNT_REG_BASE + 0x6000 && zaddr < MNT_REG_BASE + 0x8000) {
						// autoboot rom
						u16 ubyte = ptr[0] << 8;
						u16 lbyte = ptr[1];
						mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG1, ubyte | lbyte);
					} else {
						u16 ubyte = ptr[0] << 8;
						u16 lbyte = ptr[1];
						mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG1, ubyte | lbyte);
					}
				}
			} else if (zaddr >= MNT_REG_BASE) {
				// read ARM "register"
				uint32_t data = 0;
				uint32_t zaddr32 = zaddr & 0xffffffc;

				//printf("REGR: %lx (%d)\n", zaddr, zaddr & 2);

				switch (zaddr32) {
					case REG_ZZ_VBLANK_STATUS:
						data = (zstate_raw & (1 << 21));
						break;
					case REG_ZZ_ARM_EV_SERIAL:
						data = arm_app_output_event();
						break;
					case REG_ZZ_ETH_MAC_HI: {
						uint8_t* mac = ethernet_get_mac_address_ptr();
						data = mac[0] << 24 | mac[1] << 16 | mac[2] << 8 | mac[3];
						break;
					}
					case REG_ZZ_ETH_MAC_LO: {
						/* the low half is REG_ZZ_ETH_TX_STATUS (0x8a): a read of
						 * an odd word register is served from its even
						 * neighbour's longword, as RX_STATS is from RX_STATUS */
						uint8_t* mac = ethernet_get_mac_address_ptr();
						data = mac[4] << 24 | mac[5] << 16 | ethernet_get_tx_status();
						break;
					}
					case REG_ZZ_ETH_TX:
						// FIXME this is probably wrong (doesn't need swapping?)
						data = (ethernet_send_result & 0xff) << 24
								| (ethernet_send_result & 0xff00) << 16;
						break;
					case REG_ZZ_FW_VERSION:
						data = (REVISION_MAJOR << 24 | REVISION_MINOR << 16);
						break;
					case REG_ZZ_SDK_MAGIC:
						sdk_mailbox_activate();
						data = (SDK_MAILBOX_REG_MAGIC_VALUE << 16)
						     | ((SDK_MAILBOX_ABI_MAJOR << 8) | SDK_MAILBOX_ABI_MINOR);
						break;
					case REG_ZZ_SDK_MAILBOX_HI:
						sdk_mailbox_activate();
						data = sdk_mailbox_address();
						break;
					case REG_ZZ_SDK_DOORBELL:
						sdk_mailbox_activate();
						data = sdk_mailbox_status();
						break;
					case REG_ZZ_SDK_DIAG_WRITE:
						data = ((sdk_diag_last_reg_write_addr & 0xffff) << 16)
						     | ((sdk_diag_last_reg_write_ds & 0xf) << 12)
						     | ((sdk_diag_task_count & 0xff) << 4)
						     | (sdk_mailbox_register_events & 0xf);
						break;
					case REG_ZZ_SDK_DIAG_DATA:
						data = ((sdk_diag_last_reg_write_data & 0xffff) << 16)
						     | ((sdk_diag_irq_ack_count & 0xff) << 8)
						     | (sdk_diag_doorbell_count & 0xff);
						break;
					case REG_ZZ_SDK_DIAG_ZADDR:
						data = sdk_diag_last_reg_write_raw_addr;
						break;
					case REG_ZZ_USB_STATUS:
						data = usb_status << 16;
						break;
					case REG_ZZ_USB_CAPACITY: {
#if ENABLE_LEGACY_USB_BLOCK_STORAGE
						if (usb_storage_available) {
							data = zz_usb_storage_capacity(0);
						} else {
							data = 0;
						}
#else
						data = 0;
#endif
						data |= usb_proxy_status;
						break;
					}
					case REG_ZZ_TEMPERATURE: {
						// includes REG_ZZ_VOLTAGE_AUX in lower 16 bits
						data = (((uint32_t)(xadc_get_temperature()*10.0)) << 16) | ((uint32_t)(xadc_get_aux_voltage()*100.0));
						break;
					}
					case REG_ZZ_VOLTAGE_INT: {
						data = ((int16_t)(xadc_get_int_voltage()*100.0)) << 16;
						data |= video_firmware_capabilities();
						break;
					}
					case REG_ZZ_CONFIG_KEY: {
						// value of the selected ZZ9000.CFG key in the
						// upper half, present flag in the lower half
						// (REG_ZZ_CONFIG_PRESENT on Z2)
						uint16_t present = 0;
						uint16_t value = zz_config_query(config_query_key, &present);
						data = ((uint32_t)value << 16) | present;
						break;
					}
					case REG_ZZ_CONFIG_FILE: {
						// status in the upper half, staged byte count
						// in the lower half (REG_ZZ_CONFIG_FILE_LEN on Z2)
						data = ((uint32_t)config_file_status << 16)
						     | (config_file_len & 0xffff);
						break;
					}
					case REG_ZZ_CONFIG: {
						data = (amiga_interrupt_get())<<16;
						break;
					}
					case REG_ZZ_AUDIO_SWAB: {
						// misc status bits (low word was the legacy MP3
						// FIFO read index; that decoder is gone)
						data = (audio_buffer_collision)<<16;
						break;
					}
					case REG_ZZ_AUDIO_CONFIG: {
						/* F4 and F6 share this 32-bit read group: codec
						 * presence is the F4 word and RX status is F6. */
						data = zz_audio_config_read_pack(
						    (uint16_t)adau_enabled |
						        ZZ_AUDIO_CONFIG_TX_STATUS_CAPABLE,
						    audio_get_rx_status());
						break;
					}
					case REG_ZZ_CVMODE: {
						/* Custom modeline commit status
						 * (IDLE/OK/INVALID/CLOCK_FAILED)
						 * in the upper half: a Z2 word read
						 * of 0x58 and a Z3 group read both
						 * resolve it. */
						data = ((uint32_t)video_custom_status()) << 16;
						break;
					}
					case REG_ZZ_AUDIO_TX_STATUS: {
						data = ((uint32_t)audio_get_tx_status()) << 16;
						break;
					}
					case REG_ZZ_DECODER_VAL: {
						// legacy MP3 decoder removed; reads as 0
						data = 0;
						break;
					}
					case REG_ZZ_ETH_RX_STATUS: {
						data = ((uint32_t)ethernet_get_rx_status() << 16)
						     | ethernet_get_rx_stats();
						break;
					}
					case REG_ZZ_ETH_ERRORS: {
						data = ethernet_get_errors();
						break;
					}
					case REG_ZZ_LOOP_GAP: {
						u32 gap = loop_gap_max_us > 0xffffU ? 0xffffU : loop_gap_max_us;
						data = (gap << 16)
						     | ((loop_gap_tag & 0xfU) << 12)
						     | (loop_gap_over_ms & 0xfffU);
						if ((zaddr & 2U) == 0U) {   /* the high word's read resets */
							loop_gap_max_us = 0;
							loop_gap_over_ms = 0;
						}
						break;
					}
					case REG_ZZ_SD_STATUS: {
						data = sd_status << 16;
						break;
					}
					case REG_ZZ_SD_CAPACITY: {
						if (sd_storage_available_flag) {
							data = sd_storage_capacity();
						} else {
							data = 0;
						}
						break;
					}
					case REG_ZZ_SD_BOOT_STATUS: {
						data = sd_boot_status << 16;
						break;
					}
					case REG_ZZ_FWUP_LEN: {
						/* REG_ZZ_FWUP_STATUS (0xCE) shares its 4-byte
						 * read group with REG_ZZ_FWUP_LEN (0xCC): the
						 * switch key above is zaddr & 0xfffffffc, so a
						 * read of 0xCE lands on this case. Put status
						 * in the low 16 bits — a Z2 read of 0xCE then
						 * picks the lower half, and a Z3 read of 0xCC
						 * picks the full word with status in the low
						 * half (LEN is write-only, upper half ignored). */
						data = fwup_status;
						break;
					}
				}

				if (z3) {
					mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG1, data);
				} else {
					if (zaddr & 2) {
						// lower 16 bit
						mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG1, data);
					} else {
						// upper 16 bit
						mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG1, data >> 16);
					}
				}
			}

			// ack the read, set bit 30 in register 0
			mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG0, (1 << 30));
			need_req_ack = 2;
		} else {
			// there are no read/write requests, we can do other housekeeping

			if (!usb_proxy_pending)
				usb_proxy_poll_maintenance();
			if (usb_proxy_pending) {
				volatile struct ZZUSBCommand *proxy_cmd =
					(volatile struct ZZUSBCommand *)USB_BLOCK_STORAGE_ADDRESS;
				volatile struct ZZUSBProtocolExtension *proxy_ext =
					(volatile struct ZZUSBProtocolExtension *)
						(USB_BLOCK_STORAGE_ADDRESS + ZZUSB_CMD_SIZE);
				uint8_t *proxy_data =
					(uint8_t *)USB_BLOCK_STORAGE_ADDRESS + ZZUSB_DATA_OFFSET;
				u32 proxy_buf_size = ZZUSB_APERTURE_SIZE;
				uint32_t data_length;
				uint32_t actual_length;
				uint32_t request_id;
				uint32_t request_epoch;
				uint16_t command;
				uint16_t direction;
				uint16_t result;
				int is_v2 = usb_proxy_pending_v2;
				int request_matches;

				usb_proxy_pending = 0;
				usb_proxy_pending_v2 = 0;
				Xil_DCacheInvalidateRange((u32)proxy_cmd, proxy_buf_size);
				__asm__ __volatile__("dsb" ::: "memory");

				memcpy(&usb_proxy_cmd_snapshot, (const void *)proxy_cmd,
				       sizeof(usb_proxy_cmd_snapshot));
				if (is_v2) {
					memcpy(&usb_proxy_ext_snapshot, (const void *)proxy_ext,
					       sizeof(usb_proxy_ext_snapshot));
					request_id =
						be32(&usb_proxy_ext_snapshot.request_id);
					request_epoch =
						be32(&usb_proxy_ext_snapshot.controller_epoch);
				} else {
					memset(&usb_proxy_ext_snapshot, 0,
					       sizeof(usb_proxy_ext_snapshot));
					request_id = 0;
					request_epoch = 0;
				}

				result = zzusb_validate_command(
					&usb_proxy_cmd_snapshot, &usb_proxy_ext_snapshot,
					is_v2, usb_proxy_get_controller_epoch());
				data_length = be32(&usb_proxy_cmd_snapshot.data_length);
				direction = be16(&usb_proxy_cmd_snapshot.direction);
				command = be16(&usb_proxy_cmd_snapshot.cmd);
				if (result == ZZUSB_STATUS_OK &&
				    usb_proxy_can_stage_payload() && data_length != 0 &&
				    (direction == 0 ||
				     command == ZZUSB_CMD_ISO_QUEUE)) {
					memcpy(usb_proxy_data_snapshot, proxy_data, data_length);
				}

				if (result == ZZUSB_STATUS_OK) {
					result = usb_proxy_handle_command(
						&usb_proxy_cmd_snapshot, &usb_proxy_ext_snapshot,
						usb_proxy_data_snapshot, is_v2);
				}
				actual_length = be32(&usb_proxy_cmd_snapshot.actual_length);
				if (actual_length > (is_v2 ? ZZUSB_V2_DATA_MAX :
				                     ZZUSB_MAX_XFER)) {
					actual_length = 0;
					put_be32(&usb_proxy_cmd_snapshot.actual_length, 0);
					result = ZZUSB_STATUS_OVERRUN;
				}

				Xil_DCacheInvalidateRange((u32)proxy_cmd,
				                         ZZUSB_V2_HEADER_SIZE);
				__asm__ __volatile__("dsb" ::: "memory");
				request_matches = usb_proxy_request_matches(
					proxy_cmd, proxy_ext, &usb_proxy_cmd_snapshot,
					request_id, request_epoch, is_v2);

				if (request_matches) {
					if (command == ZZUSB_CMD_DIAG_SNAPSHOT &&
					    result == ZZUSB_STATUS_OK)
						usb_proxy_publish_diagnostics(
							(volatile void *)USB_BLOCK_STORAGE_ADDRESS, 0U);
					if (result == ZZUSB_STATUS_OK && actual_length != 0 &&
					    (direction == 0x80 ||
					     command == ZZUSB_CMD_ENUMERATE ||
					     command == ZZUSB_CMD_ISO_REAP)) {
						memcpy(proxy_data, usb_proxy_data_snapshot,
						       actual_length);
						Xil_DCacheFlushRange((u32)proxy_data,
						                     actual_length);
					}
					put_be16(&usb_proxy_cmd_snapshot.status, result);
					memcpy((void *)proxy_cmd, &usb_proxy_cmd_snapshot,
					       sizeof(usb_proxy_cmd_snapshot));
					if (is_v2) {
						memcpy((void *)proxy_ext, &usb_proxy_ext_snapshot,
						       sizeof(usb_proxy_ext_snapshot));
					}
					Xil_DCacheFlushRange((u32)proxy_cmd,
					                     ZZUSB_V2_HEADER_SIZE);
					__asm__ __volatile__("dsb" ::: "memory");
				} else {
					usb_proxy_note_late_completion(
						&usb_proxy_cmd_snapshot, &usb_proxy_ext_snapshot,
						is_v2);
					usb_proxy_advance_controller_epoch();
				}

				usb_proxy_status = 0;
				if (is_v2 && command != ZZUSB_CMD_DIAG_SNAPSHOT)
					usb_proxy_publish_diagnostics(
						(volatile void *)USB_BLOCK_STORAGE_ADDRESS, 0U);
			}

			loop_tag = 6;   /* ethernet task */
			{
				// service the ethernet state machine every 10 ms; the old
				// idle-iteration counter left it starved for seconds
				XTime eth_now;
				XTime_GetTime(&eth_now);
				if (eth_now - eth_task_last_run > (COUNTS_PER_SECOND / 100)) {
					ethernet_task();
					eth_task_last_run = eth_now;
				}
			}

			// keep the AX TX ring fed from a bound audio-stream session
			// (SDK_OP_AUDIO_STREAM_PLAY); no-op when nothing is bound
			loop_tag = 7;   /* audio playback pump */
			sdk_mailbox_audio_playback_pump();

			loop_tag = 8;   /* sdk mailbox events / task */
			if (sdk_mailbox_register_events) {
				uint32_t events = sdk_mailbox_register_events;
				sdk_mailbox_register_events = 0;
				if (events & SDK_MAILBOX_EVENT_IRQ_DISABLE)
					sdk_mailbox_irq_disable();
				if (events & SDK_MAILBOX_EVENT_IRQ_ACK)
					sdk_mailbox_ack_irq();
				if (events & SDK_MAILBOX_EVENT_IRQ_ENABLE)
					sdk_mailbox_irq_enable();
				if (events & SDK_MAILBOX_EVENT_DOORBELL)
					sdk_mailbox_doorbell();
				sdk_mailbox_task();
				sdk_diag_task_count++;
			}

#if SDK_ENABLE_HDL_DOORBELL
			if (zstate & MNTZORRO_STATUS_SDK_IRQ_ACK) {
				sdk_mailbox_ack_irq();
				mntzorro_pulse_control(MNTZORRO_CTRL_SDK_IRQ_ACK_CLEAR);
				sdk_mailbox_task();
				sdk_diag_task_count++;
			}
			if (zstate & MNTZORRO_STATUS_SDK_DOORBELL) {
				sdk_mailbox_doorbell();
				mntzorro_pulse_control(MNTZORRO_CTRL_SDK_DOORBELL_CLEAR);
				sdk_mailbox_task();
				sdk_diag_task_count++;
			}
#endif
			sdk_mailbox_poll_divider++;
			if ((sdk_mailbox_poll_divider & 0xffU) == 0) {
				loop_tag = 9;   /* sdk mailbox periodic task */
				sdk_mailbox_task();
				sdk_diag_task_count++;

				// surface coprocessor (core1) crashes; the slot owns its
				// cache line, so the invalidate cannot drop core0 data
				Xil_DCacheInvalidateRange((INTPTR)&core1_fault,
						sizeof(core1_fault));
				if (core1_fault.code != CORE_FAULT_NONE &&
				    core1_fault.code != core1_fault_reported) {
					printf("[core2] coprocessor core FAULT, code %lu\n",
					       (unsigned long)core1_fault.code);
					core1_fault_reported = core1_fault.code;
				}
			}

			if ((zstate & 0xff) == 0) {
				if (!amiga_reset_seen) {
					handle_amiga_reset(AMIGA_RESET_FAST);
					amiga_reset_seen = 1;
				}
			} else {
				amiga_reset_seen = 0;
			}

			if (audio_request_init) {
				audio_debug_timer(0);
				audio_init_i2s();
				audio_request_init = 0;
				audio_debug_timer(1);
			}

			// check for queued up ethernet frames and interrupt amiga
			if (interrupt_enabled_ethernet && ethernet_get_backlog()) {
				amiga_interrupt_set(AMIGA_INTERRUPT_ETH);
				eth_backlog_nag_counter = 0;
			}
		}

		if (need_req_ack) {
			u32 ack_spins = 0;
			while (1) {
				// 1. fpga needs to respond to flag bit 31 or 30 going high (signals request fulfilled)
				// 2. it does that by clearing the request bit
				// 3. we read register 3 until request bit (31:write, 30:read) goes to 0 again
				//
				u32 zstate = mntzorro_read(MNTZ_BASE_ADDR, MNTZORRO_REG3);
				u32 writereq = (zstate & (1 << 31));
				u32 readreq = (zstate & (1 << 30));
				if (need_req_ack == 1 && !writereq) // no more write request?
					break;
				if (need_req_ack == 2 && !readreq) // no more read request?
					break;
				if ((zstate & 0xff) == 0)
					break; // reset
				if (++ack_spins > 10000000) {
					printf("[zorro] request ack timeout (state %08lx)\n",
					       (unsigned long)zstate);
					break;
				}
			}
			mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG0, 0);
			need_req_ack = 0;
		}

		/*
		 * Dual-core scheduler service. Harvest tasks core 1 finished and post
		 * their deferred completions EVERY iteration -- so results reach the
		 * Amiga promptly even while display-load Zorro traffic keeps core 0 in
		 * the write/read branches (exactly the contention case we offload for).
		 * The queue is opcode-agnostic; Phase 1 feeds it the crypto service,
		 * later phases add image/compression and MP3. The opportunistic inline
		 * SHORT-drain is gated on no Zorro request having been serviced this
		 * iteration. Dormant (a cheap empty-queue scan) until core 1 is enabled.
		 */
		scheduler_core0_poll((writereq || readreq) ? 1 : 0, 0);

		/* P96 video overlay: enqueue the ISR-requested compose frame
		 * (the ISR itself must not touch the single-producer queue)
		 * and service deferred shadow frees. */
		overlay_main_poll(video_state);
	}

	cleanup_platform();
	return 0;
}
