Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Sep 24 15:41:58 2019
| Host         : quinteros running 64-bit Linux Mint 19 Tara
| Command      : report_timing_summary -max_paths 10 -file uart_timing_summary_routed.rpt -pb uart_timing_summary_routed.pb -rpx uart_timing_summary_routed.rpx -warn_on_violation
| Design       : uart
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.486        0.000                      0                  182        0.080        0.000                      0                  182        3.750        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.486        0.000                      0                  182        0.080        0.000                      0                  182        3.750        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.064ns (27.228%)  route 2.844ns (72.771%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    baud_gen_unit/clk
    SLICE_X29Y18         FDCE                                         r  baud_gen_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  baud_gen_unit/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.981     6.513    baud_gen_unit/r_reg[2]
    SLICE_X28Y18         LUT5 (Prop_lut5_I2_O)        0.152     6.665 f  baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=11, routed)          0.875     7.540    baud_gen_unit/r_reg_reg[4]_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.332     7.872 f  baud_gen_unit/r_ptr_reg[1]_i_2__0/O
                         net (fo=7, routed)           0.596     8.468    baud_gen_unit/r_reg_reg[0]_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.592 r  baud_gen_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=16, routed)          0.392     8.984    fifo_rx_unit/array_reg_reg_0_3_6_7/WE
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X30Y17         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.470    fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.064ns (27.228%)  route 2.844ns (72.771%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    baud_gen_unit/clk
    SLICE_X29Y18         FDCE                                         r  baud_gen_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  baud_gen_unit/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.981     6.513    baud_gen_unit/r_reg[2]
    SLICE_X28Y18         LUT5 (Prop_lut5_I2_O)        0.152     6.665 f  baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=11, routed)          0.875     7.540    baud_gen_unit/r_reg_reg[4]_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.332     7.872 f  baud_gen_unit/r_ptr_reg[1]_i_2__0/O
                         net (fo=7, routed)           0.596     8.468    baud_gen_unit/r_reg_reg[0]_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.592 r  baud_gen_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=16, routed)          0.392     8.984    fifo_rx_unit/array_reg_reg_0_3_6_7/WE
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X30Y17         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.470    fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.064ns (27.228%)  route 2.844ns (72.771%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    baud_gen_unit/clk
    SLICE_X29Y18         FDCE                                         r  baud_gen_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  baud_gen_unit/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.981     6.513    baud_gen_unit/r_reg[2]
    SLICE_X28Y18         LUT5 (Prop_lut5_I2_O)        0.152     6.665 f  baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=11, routed)          0.875     7.540    baud_gen_unit/r_reg_reg[4]_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.332     7.872 f  baud_gen_unit/r_ptr_reg[1]_i_2__0/O
                         net (fo=7, routed)           0.596     8.468    baud_gen_unit/r_reg_reg[0]_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.592 r  baud_gen_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=16, routed)          0.392     8.984    fifo_rx_unit/array_reg_reg_0_3_6_7/WE
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMB/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X30Y17         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.470    fifo_rx_unit/array_reg_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.064ns (27.228%)  route 2.844ns (72.771%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    baud_gen_unit/clk
    SLICE_X29Y18         FDCE                                         r  baud_gen_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  baud_gen_unit/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.981     6.513    baud_gen_unit/r_reg[2]
    SLICE_X28Y18         LUT5 (Prop_lut5_I2_O)        0.152     6.665 f  baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=11, routed)          0.875     7.540    baud_gen_unit/r_reg_reg[4]_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.332     7.872 f  baud_gen_unit/r_ptr_reg[1]_i_2__0/O
                         net (fo=7, routed)           0.596     8.468    baud_gen_unit/r_reg_reg[0]_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.592 r  baud_gen_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=16, routed)          0.392     8.984    fifo_rx_unit/array_reg_reg_0_3_6_7/WE
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X30Y17         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.470    fifo_rx_unit/array_reg_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.064ns (27.228%)  route 2.844ns (72.771%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    baud_gen_unit/clk
    SLICE_X29Y18         FDCE                                         r  baud_gen_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  baud_gen_unit/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.981     6.513    baud_gen_unit/r_reg[2]
    SLICE_X28Y18         LUT5 (Prop_lut5_I2_O)        0.152     6.665 f  baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=11, routed)          0.875     7.540    baud_gen_unit/r_reg_reg[4]_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.332     7.872 f  baud_gen_unit/r_ptr_reg[1]_i_2__0/O
                         net (fo=7, routed)           0.596     8.468    baud_gen_unit/r_reg_reg[0]_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.592 r  baud_gen_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=16, routed)          0.392     8.984    fifo_rx_unit/array_reg_reg_0_3_6_7/WE
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMC/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X30Y17         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.470    fifo_rx_unit/array_reg_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_6_7/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.064ns (27.228%)  route 2.844ns (72.771%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    baud_gen_unit/clk
    SLICE_X29Y18         FDCE                                         r  baud_gen_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  baud_gen_unit/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.981     6.513    baud_gen_unit/r_reg[2]
    SLICE_X28Y18         LUT5 (Prop_lut5_I2_O)        0.152     6.665 f  baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=11, routed)          0.875     7.540    baud_gen_unit/r_reg_reg[4]_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.332     7.872 f  baud_gen_unit/r_ptr_reg[1]_i_2__0/O
                         net (fo=7, routed)           0.596     8.468    baud_gen_unit/r_reg_reg[0]_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.592 r  baud_gen_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=16, routed)          0.392     8.984    fifo_rx_unit/array_reg_reg_0_3_6_7/WE
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X30Y17         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.470    fifo_rx_unit/array_reg_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_6_7/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.064ns (27.228%)  route 2.844ns (72.771%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    baud_gen_unit/clk
    SLICE_X29Y18         FDCE                                         r  baud_gen_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  baud_gen_unit/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.981     6.513    baud_gen_unit/r_reg[2]
    SLICE_X28Y18         LUT5 (Prop_lut5_I2_O)        0.152     6.665 f  baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=11, routed)          0.875     7.540    baud_gen_unit/r_reg_reg[4]_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.332     7.872 f  baud_gen_unit/r_ptr_reg[1]_i_2__0/O
                         net (fo=7, routed)           0.596     8.468    baud_gen_unit/r_reg_reg[0]_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.592 r  baud_gen_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=16, routed)          0.392     8.984    fifo_rx_unit/array_reg_reg_0_3_6_7/WE
    SLICE_X30Y17         RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X30Y17         RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMD/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X30Y17         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.470    fifo_rx_unit/array_reg_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_6_7/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.064ns (27.228%)  route 2.844ns (72.771%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    baud_gen_unit/clk
    SLICE_X29Y18         FDCE                                         r  baud_gen_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  baud_gen_unit/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.981     6.513    baud_gen_unit/r_reg[2]
    SLICE_X28Y18         LUT5 (Prop_lut5_I2_O)        0.152     6.665 f  baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=11, routed)          0.875     7.540    baud_gen_unit/r_reg_reg[4]_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.332     7.872 f  baud_gen_unit/r_ptr_reg[1]_i_2__0/O
                         net (fo=7, routed)           0.596     8.468    baud_gen_unit/r_reg_reg[0]_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.592 r  baud_gen_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=16, routed)          0.392     8.984    fifo_rx_unit/array_reg_reg_0_3_6_7/WE
    SLICE_X30Y17         RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X30Y17         RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X30Y17         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.470    fifo_rx_unit/array_reg_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.064ns (27.577%)  route 2.794ns (72.423%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    baud_gen_unit/clk
    SLICE_X29Y18         FDCE                                         r  baud_gen_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  baud_gen_unit/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.981     6.513    baud_gen_unit/r_reg[2]
    SLICE_X28Y18         LUT5 (Prop_lut5_I2_O)        0.152     6.665 f  baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=11, routed)          0.875     7.540    baud_gen_unit/r_reg_reg[4]_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.332     7.872 f  baud_gen_unit/r_ptr_reg[1]_i_2__0/O
                         net (fo=7, routed)           0.596     8.468    baud_gen_unit/r_reg_reg[0]_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.592 r  baud_gen_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=16, routed)          0.342     8.935    fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.435    14.776    fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X30Y18         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.468    fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.064ns (27.577%)  route 2.794ns (72.423%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    baud_gen_unit/clk
    SLICE_X29Y18         FDCE                                         r  baud_gen_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  baud_gen_unit/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.981     6.513    baud_gen_unit/r_reg[2]
    SLICE_X28Y18         LUT5 (Prop_lut5_I2_O)        0.152     6.665 f  baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=11, routed)          0.875     7.540    baud_gen_unit/r_reg_reg[4]_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.332     7.872 f  baud_gen_unit/r_ptr_reg[1]_i_2__0/O
                         net (fo=7, routed)           0.596     8.468    baud_gen_unit/r_reg_reg[0]_0
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.592 r  baud_gen_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=16, routed)          0.342     8.935    fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.435    14.776    fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X30Y18         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.468    fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  5.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    uart_rx_unit/clk
    SLICE_X33Y18         FDCE                                         r  uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.100     1.680    fifo_rx_unit/array_reg_reg_0_3_0_5/DIA0
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.600    fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.874%)  route 0.263ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    fifo_rx_unit/clk
    SLICE_X32Y17         FDCE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.263     1.844    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.874%)  route 0.263ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    fifo_rx_unit/clk
    SLICE_X32Y17         FDCE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.263     1.844    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.874%)  route 0.263ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    fifo_rx_unit/clk
    SLICE_X32Y17         FDCE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.263     1.844    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.874%)  route 0.263ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    fifo_rx_unit/clk
    SLICE_X32Y17         FDCE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.263     1.844    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.874%)  route 0.263ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    fifo_rx_unit/clk
    SLICE_X32Y17         FDCE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.263     1.844    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.874%)  route 0.263ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    fifo_rx_unit/clk
    SLICE_X32Y17         FDCE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.263     1.844    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X30Y18         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.874%)  route 0.263ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    fifo_rx_unit/clk
    SLICE_X32Y17         FDCE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.263     1.844    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X30Y18         RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X30Y18         RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y18         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.763    fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.874%)  route 0.263ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    fifo_rx_unit/clk
    SLICE_X32Y17         FDCE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.263     1.844    fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X30Y18         RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X30Y18         RAMS32                                       r  fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X30Y18         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.763    fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.468%)  route 0.307ns (68.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    fifo_rx_unit/clk
    SLICE_X32Y17         FDCE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.307     1.888    fifo_rx_unit/array_reg_reg_0_3_6_7/ADDRD0
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X30Y17         RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.497     1.454    
    SLICE_X30Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.764    fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X31Y17   baud_gen_unit/r_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X31Y17   baud_gen_unit/r_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X29Y18   baud_gen_unit/r_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y18   baud_gen_unit/r_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y18   baud_gen_unit/r_reg_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y17   baud_gen_unit/r_reg_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y17   baud_gen_unit/r_reg_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y18   baud_gen_unit/r_reg_reg[7]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X32Y19   fifo_rx_unit/empty_reg_reg/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y18   fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y18   fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y18   fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y18   fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y18   fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y18   fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y18   fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y18   fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   fifo_rx_unit/array_reg_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   fifo_rx_unit/array_reg_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   fifo_rx_unit/array_reg_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   fifo_rx_unit/array_reg_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   fifo_rx_unit/array_reg_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   fifo_rx_unit/array_reg_reg_0_3_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   fifo_rx_unit/array_reg_reg_0_3_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y14   fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y14   fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK



