// Seed: 2997747492
module module_0 (
    output wor  id_0,
    input  tri1 id_1,
    output wand id_2
);
  assign id_0 = -1;
  assign module_2.id_1 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    output logic id_4,
    input  wand  id_5,
    output tri1  id_6
);
  always id_4 <= #1 id_5;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd79
) (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    output supply1 id_4,
    input wor _id_5,
    input tri1 id_6,
    output tri id_7,
    output tri id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri id_11,
    input tri id_12,
    input wire id_13,
    output wire id_14,
    input supply0 id_15,
    output supply1 id_16,
    input supply1 id_17,
    output tri id_18
);
  logic [-1 : id_5] id_20;
  ;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_18,
      id_10,
      id_7
  );
  wor id_21 = -1 < id_5;
endmodule
