// Seed: 960747579
module module_0 (
    output tri1 id_0
);
  tri1 id_3;
  always begin : LABEL_0
    id_2 <= id_3 - 1;
  end
  assign module_2.type_2 = 0;
  id_4(
      .id_0(id_2), .id_1(1)
  );
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1,
    input  tri0 id_2,
    input  tri0 id_3
);
  wire id_5;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wor id_3,
    input uwire id_4,
    output wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    output tri id_8
);
  assign id_5 = 1;
  module_0 modCall_1 (id_3);
endmodule
