{"vcs1":{"timestamp_begin":1736971266.191370334, "rt":1.34, "ut":0.18, "st":0.08}}
{"vcselab":{"timestamp_begin":1736971267.585800106, "rt":0.95, "ut":0.18, "st":0.05}}
{"link":{"timestamp_begin":1736971268.600647503, "rt":0.53, "ut":0.11, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1736971265.964264643}
{"VCS_COMP_START_TIME": 1736971265.964264643}
{"VCS_COMP_END_TIME": 1736971269.273953115}
{"VCS_USER_OPTIONS": "+systemverilogext+.sv +testname=test_5_wr_5_rd+ -sverilog top.sv"}
{"vcs1": {"peak_mem": 255884}}
{"vcselab": {"peak_mem": 148900}}
