// Seed: 1066028365
module module_0 ();
  bit  \id_1 = \id_1 ;
  wand id_2;
  assign \id_1 = 1;
  bit id_3;
  assign id_2 = id_2;
  assign id_2 = 1;
  always_latch \id_1 <= id_3;
  assign module_1.id_1 = 0;
  wire id_4;
  id_5(
      .id_0(1), .id_1(\id_1 ), .id_2(1), .id_3(\id_1 ), .id_4(\id_1 ), .id_5(\id_1 ), .id_6(\id_1 )
  );
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output wand id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wor id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
