Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 00:36:01 2018
| Host         : YxGuo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab9_3_1_timing_summary_routed.rpt -pb lab9_3_1_timing_summary_routed.pb -rpx lab9_3_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9_3_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: U1/Q_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U2/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U4/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U4/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/U4/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.036        0.000                      0                   94        0.263        0.000                      0                   94        3.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.036        0.000                      0                   94        0.263        0.000                      0                   94       13.360        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.036ns  (required time - arrival time)
  Source:                 U2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.726%)  route 3.206ns (78.274%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.722    -0.818    U2/clk_out1
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U2/cnt_reg[8]/Q
                         net (fo=3, routed)           1.275     0.976    U2/cnt_reg[8]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.124     1.100 f  U2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.665     1.765    U2/cnt[0]_i_6__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     1.889 r  U2/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.555     2.443    U2/cnt[0]_i_3__0_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     2.567 r  U2/cnt[0]_i_1/O
                         net (fo=23, routed)          0.712     3.279    U2/cnt[0]_i_1_n_0
    SLICE_X6Y88          FDRE                                         r  U2/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.600   198.580    U2/clk_out1
    SLICE_X6Y88          FDRE                                         r  U2/cnt_reg[0]/C
                         clock pessimism              0.576   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524   198.315    U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                195.036    

Slack (MET) :             195.036ns  (required time - arrival time)
  Source:                 U2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.726%)  route 3.206ns (78.274%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.722    -0.818    U2/clk_out1
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U2/cnt_reg[8]/Q
                         net (fo=3, routed)           1.275     0.976    U2/cnt_reg[8]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.124     1.100 f  U2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.665     1.765    U2/cnt[0]_i_6__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     1.889 r  U2/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.555     2.443    U2/cnt[0]_i_3__0_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     2.567 r  U2/cnt[0]_i_1/O
                         net (fo=23, routed)          0.712     3.279    U2/cnt[0]_i_1_n_0
    SLICE_X6Y88          FDRE                                         r  U2/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.600   198.580    U2/clk_out1
    SLICE_X6Y88          FDRE                                         r  U2/cnt_reg[1]/C
                         clock pessimism              0.576   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524   198.315    U2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                195.036    

Slack (MET) :             195.036ns  (required time - arrival time)
  Source:                 U2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.726%)  route 3.206ns (78.274%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.722    -0.818    U2/clk_out1
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U2/cnt_reg[8]/Q
                         net (fo=3, routed)           1.275     0.976    U2/cnt_reg[8]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.124     1.100 f  U2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.665     1.765    U2/cnt[0]_i_6__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     1.889 r  U2/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.555     2.443    U2/cnt[0]_i_3__0_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     2.567 r  U2/cnt[0]_i_1/O
                         net (fo=23, routed)          0.712     3.279    U2/cnt[0]_i_1_n_0
    SLICE_X6Y88          FDRE                                         r  U2/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.600   198.580    U2/clk_out1
    SLICE_X6Y88          FDRE                                         r  U2/cnt_reg[2]/C
                         clock pessimism              0.576   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524   198.315    U2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                195.036    

Slack (MET) :             195.036ns  (required time - arrival time)
  Source:                 U2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.726%)  route 3.206ns (78.274%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.722    -0.818    U2/clk_out1
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U2/cnt_reg[8]/Q
                         net (fo=3, routed)           1.275     0.976    U2/cnt_reg[8]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.124     1.100 f  U2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.665     1.765    U2/cnt[0]_i_6__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     1.889 r  U2/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.555     2.443    U2/cnt[0]_i_3__0_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     2.567 r  U2/cnt[0]_i_1/O
                         net (fo=23, routed)          0.712     3.279    U2/cnt[0]_i_1_n_0
    SLICE_X6Y88          FDRE                                         r  U2/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.600   198.580    U2/clk_out1
    SLICE_X6Y88          FDRE                                         r  U2/cnt_reg[3]/C
                         clock pessimism              0.576   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524   198.315    U2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.315    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                195.036    

Slack (MET) :             195.086ns  (required time - arrival time)
  Source:                 U2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.890ns (21.989%)  route 3.157ns (78.011%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.722    -0.818    U2/clk_out1
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U2/cnt_reg[8]/Q
                         net (fo=3, routed)           1.275     0.976    U2/cnt_reg[8]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.124     1.100 f  U2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.665     1.765    U2/cnt[0]_i_6__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     1.889 r  U2/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.555     2.443    U2/cnt[0]_i_3__0_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     2.567 r  U2/cnt[0]_i_1/O
                         net (fo=23, routed)          0.663     3.230    U2/cnt[0]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  U2/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.601   198.581    U2/clk_out1
    SLICE_X6Y89          FDRE                                         r  U2/cnt_reg[4]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.524   198.316    U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                195.086    

Slack (MET) :             195.086ns  (required time - arrival time)
  Source:                 U2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.890ns (21.989%)  route 3.157ns (78.011%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.722    -0.818    U2/clk_out1
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U2/cnt_reg[8]/Q
                         net (fo=3, routed)           1.275     0.976    U2/cnt_reg[8]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.124     1.100 f  U2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.665     1.765    U2/cnt[0]_i_6__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     1.889 r  U2/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.555     2.443    U2/cnt[0]_i_3__0_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     2.567 r  U2/cnt[0]_i_1/O
                         net (fo=23, routed)          0.663     3.230    U2/cnt[0]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  U2/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.601   198.581    U2/clk_out1
    SLICE_X6Y89          FDRE                                         r  U2/cnt_reg[5]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.524   198.316    U2/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                195.086    

Slack (MET) :             195.086ns  (required time - arrival time)
  Source:                 U2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.890ns (21.989%)  route 3.157ns (78.011%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.722    -0.818    U2/clk_out1
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U2/cnt_reg[8]/Q
                         net (fo=3, routed)           1.275     0.976    U2/cnt_reg[8]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.124     1.100 f  U2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.665     1.765    U2/cnt[0]_i_6__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     1.889 r  U2/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.555     2.443    U2/cnt[0]_i_3__0_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     2.567 r  U2/cnt[0]_i_1/O
                         net (fo=23, routed)          0.663     3.230    U2/cnt[0]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  U2/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.601   198.581    U2/clk_out1
    SLICE_X6Y89          FDRE                                         r  U2/cnt_reg[6]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.524   198.316    U2/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                195.086    

Slack (MET) :             195.086ns  (required time - arrival time)
  Source:                 U2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.890ns (21.989%)  route 3.157ns (78.011%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.722    -0.818    U2/clk_out1
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U2/cnt_reg[8]/Q
                         net (fo=3, routed)           1.275     0.976    U2/cnt_reg[8]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.124     1.100 f  U2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.665     1.765    U2/cnt[0]_i_6__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     1.889 r  U2/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.555     2.443    U2/cnt[0]_i_3__0_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     2.567 r  U2/cnt[0]_i_1/O
                         net (fo=23, routed)          0.663     3.230    U2/cnt[0]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  U2/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.601   198.581    U2/clk_out1
    SLICE_X6Y89          FDRE                                         r  U2/cnt_reg[7]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.524   198.316    U2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                195.086    

Slack (MET) :             195.089ns  (required time - arrival time)
  Source:                 U2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.890ns (21.999%)  route 3.156ns (78.001%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.722    -0.818    U2/clk_out1
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U2/cnt_reg[8]/Q
                         net (fo=3, routed)           1.275     0.976    U2/cnt_reg[8]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.124     1.100 f  U2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.665     1.765    U2/cnt[0]_i_6__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     1.889 r  U2/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.555     2.443    U2/cnt[0]_i_3__0_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     2.567 r  U2/cnt[0]_i_1/O
                         net (fo=23, routed)          0.661     3.228    U2/cnt[0]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  U2/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.602   198.582    U2/clk_out1
    SLICE_X6Y92          FDRE                                         r  U2/cnt_reg[16]/C
                         clock pessimism              0.576   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X6Y92          FDRE (Setup_fdre_C_R)       -0.524   198.317    U2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.317    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                195.089    

Slack (MET) :             195.089ns  (required time - arrival time)
  Source:                 U2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.890ns (21.999%)  route 3.156ns (78.001%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.722    -0.818    U2/clk_out1
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U2/cnt_reg[8]/Q
                         net (fo=3, routed)           1.275     0.976    U2/cnt_reg[8]
    SLICE_X7Y90          LUT5 (Prop_lut5_I3_O)        0.124     1.100 f  U2/cnt[0]_i_6__0/O
                         net (fo=1, routed)           0.665     1.765    U2/cnt[0]_i_6__0_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     1.889 r  U2/cnt[0]_i_3__0/O
                         net (fo=2, routed)           0.555     2.443    U2/cnt[0]_i_3__0_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I1_O)        0.124     2.567 r  U2/cnt[0]_i_1/O
                         net (fo=23, routed)          0.661     3.228    U2/cnt[0]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  U2/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          1.602   198.582    U2/clk_out1
    SLICE_X6Y92          FDRE                                         r  U2/cnt_reg[17]/C
                         clock pessimism              0.576   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X6Y92          FDRE (Setup_fdre_C_R)       -0.524   198.317    U2/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.317    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                195.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.600    U1/clk_out1
    SLICE_X53Y96         FDRE                                         r  U1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  U1/Q_reg/Q
                         net (fo=2, routed)           0.168    -0.291    U1/Q_reg_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.246 r  U1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.246    U1/Q_i_1__0_n_0
    SLICE_X53Y96         FDRE                                         r  U1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.834    -0.839    U1/clk_out1
    SLICE_X53Y96         FDRE                                         r  U1/Q_reg/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091    -0.509    U1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U2/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.603    -0.561    U2/clk_out1
    SLICE_X6Y93          FDRE                                         r  U2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  U2/cnt_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.272    U2/cnt_reg[22]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.162 r  U2/cnt_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.162    U2/cnt_reg[20]_i_1__0_n_5
    SLICE_X6Y93          FDRE                                         r  U2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.874    -0.799    U2/clk_out1
    SLICE_X6Y93          FDRE                                         r  U2/cnt_reg[22]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.134    -0.427    U2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.601    -0.563    U2/clk_out1
    SLICE_X6Y88          FDRE                                         r  U2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  U2/cnt_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.274    U2/cnt_reg[2]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  U2/cnt_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.164    U2/cnt_reg[0]_i_2__0_n_5
    SLICE_X6Y88          FDRE                                         r  U2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.872    -0.801    U2/clk_out1
    SLICE_X6Y88          FDRE                                         r  U2/cnt_reg[2]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.134    -0.429    U2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.601    -0.563    U2/clk_out1
    SLICE_X6Y89          FDRE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.274    U2/cnt_reg[6]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  U2/cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.164    U2/cnt_reg[4]_i_1__0_n_5
    SLICE_X6Y89          FDRE                                         r  U2/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.872    -0.801    U2/clk_out1
    SLICE_X6Y89          FDRE                                         r  U2/cnt_reg[6]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.134    -0.429    U2/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U2/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.602    -0.562    U2/clk_out1
    SLICE_X6Y91          FDRE                                         r  U2/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  U2/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.272    U2/cnt_reg[14]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.162 r  U2/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.162    U2/cnt_reg[12]_i_1__0_n_5
    SLICE_X6Y91          FDRE                                         r  U2/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    U2/clk_out1
    SLICE_X6Y91          FDRE                                         r  U2/cnt_reg[14]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.134    -0.428    U2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U2/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.602    -0.562    U2/clk_out1
    SLICE_X6Y92          FDRE                                         r  U2/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  U2/cnt_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.272    U2/cnt_reg[18]
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.162 r  U2/cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.162    U2/cnt_reg[16]_i_1__0_n_5
    SLICE_X6Y92          FDRE                                         r  U2/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    U2/clk_out1
    SLICE_X6Y92          FDRE                                         r  U2/cnt_reg[18]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.134    -0.428    U2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U2/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.602    -0.562    U2/clk_out1
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  U2/cnt_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.262    U2/cnt_reg[10]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.152 r  U2/cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.152    U2/cnt_reg[8]_i_1__0_n_5
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.873    -0.800    U2/clk_out1
    SLICE_X6Y90          FDRE                                         r  U2/cnt_reg[10]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.134    -0.428    U2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U1/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.565    -0.599    U1/clk_out1
    SLICE_X52Y97         FDRE                                         r  U1/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U1/cnt_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.326    U1/cnt_reg[22]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  U1/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    U1/cnt_reg[20]_i_1_n_5
    SLICE_X52Y97         FDRE                                         r  U1/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.835    -0.838    U1/clk_out1
    SLICE_X52Y97         FDRE                                         r  U1/cnt_reg[22]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105    -0.494    U1/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.600    U1/clk_out1
    SLICE_X52Y94         FDRE                                         r  U1/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  U1/cnt_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.327    U1/cnt_reg[10]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.216 r  U1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.216    U1/cnt_reg[8]_i_1_n_5
    SLICE_X52Y94         FDRE                                         r  U1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.834    -0.839    U1/clk_out1
    SLICE_X52Y94         FDRE                                         r  U1/cnt_reg[10]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105    -0.495    U1/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.600    U1/clk_out1
    SLICE_X52Y95         FDRE                                         r  U1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  U1/cnt_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.327    U1/cnt_reg[14]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.216 r  U1/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.216    U1/cnt_reg[12]_i_1_n_5
    SLICE_X52Y95         FDRE                                         r  U1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U/inst/clkout1_buf/O
                         net (fo=48, routed)          0.834    -0.839    U1/clk_out1
    SLICE_X52Y95         FDRE                                         r  U1/cnt_reg[14]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    U1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X53Y96     U1/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y92     U1/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y94     U1/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y94     U1/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y95     U1/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y95     U1/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y95     U1/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y96     U1/cnt_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     U1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     U1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     U1/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     U1/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y88      U2/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y88      U2/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      U2/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      U2/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      U2/cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y88      U2/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     U1/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     U1/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     U1/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     U1/cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y97     U1/cnt_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     U1/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y92     U1/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      U2/cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      U2/cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      U2/cnt_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U/inst/mmcm_adv_inst/CLKFBOUT



