
transmitting_data.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005494  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08005664  08005664  00006664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056c0  080056c0  00007018  2**0
                  CONTENTS
  4 .ARM          00000008  080056c0  080056c0  000066c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056c8  080056c8  00007018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056c8  080056c8  000066c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056cc  080056cc  000066cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  080056d0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a04  20000018  080056e8  00007018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a1c  080056e8  00007a1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017616  00000000  00000000  00007048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003425  00000000  00000000  0001e65e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001480  00000000  00000000  00021a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ff4  00000000  00000000  00022f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004ec7  00000000  00000000  00023efc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017432  00000000  00000000  00028dc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db32b  00000000  00000000  000401f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011b520  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005674  00000000  00000000  0011b564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00120bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000018 	.word	0x20000018
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800564c 	.word	0x0800564c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000001c 	.word	0x2000001c
 800020c:	0800564c 	.word	0x0800564c

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96a 	b.w	80004fc <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	460c      	mov	r4, r1
 8000248:	2b00      	cmp	r3, #0
 800024a:	d14e      	bne.n	80002ea <__udivmoddi4+0xaa>
 800024c:	4694      	mov	ip, r2
 800024e:	458c      	cmp	ip, r1
 8000250:	4686      	mov	lr, r0
 8000252:	fab2 f282 	clz	r2, r2
 8000256:	d962      	bls.n	800031e <__udivmoddi4+0xde>
 8000258:	b14a      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025a:	f1c2 0320 	rsb	r3, r2, #32
 800025e:	4091      	lsls	r1, r2
 8000260:	fa20 f303 	lsr.w	r3, r0, r3
 8000264:	fa0c fc02 	lsl.w	ip, ip, r2
 8000268:	4319      	orrs	r1, r3
 800026a:	fa00 fe02 	lsl.w	lr, r0, r2
 800026e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000272:	fa1f f68c 	uxth.w	r6, ip
 8000276:	fbb1 f4f7 	udiv	r4, r1, r7
 800027a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800027e:	fb07 1114 	mls	r1, r7, r4, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb04 f106 	mul.w	r1, r4, r6
 800028a:	4299      	cmp	r1, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x64>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f104 30ff 	add.w	r0, r4, #4294967295
 8000296:	f080 8112 	bcs.w	80004be <__udivmoddi4+0x27e>
 800029a:	4299      	cmp	r1, r3
 800029c:	f240 810f 	bls.w	80004be <__udivmoddi4+0x27e>
 80002a0:	3c02      	subs	r4, #2
 80002a2:	4463      	add	r3, ip
 80002a4:	1a59      	subs	r1, r3, r1
 80002a6:	fa1f f38e 	uxth.w	r3, lr
 80002aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80002ae:	fb07 1110 	mls	r1, r7, r0, r1
 80002b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002b6:	fb00 f606 	mul.w	r6, r0, r6
 80002ba:	429e      	cmp	r6, r3
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x94>
 80002be:	eb1c 0303 	adds.w	r3, ip, r3
 80002c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002c6:	f080 80fc 	bcs.w	80004c2 <__udivmoddi4+0x282>
 80002ca:	429e      	cmp	r6, r3
 80002cc:	f240 80f9 	bls.w	80004c2 <__udivmoddi4+0x282>
 80002d0:	4463      	add	r3, ip
 80002d2:	3802      	subs	r0, #2
 80002d4:	1b9b      	subs	r3, r3, r6
 80002d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002da:	2100      	movs	r1, #0
 80002dc:	b11d      	cbz	r5, 80002e6 <__udivmoddi4+0xa6>
 80002de:	40d3      	lsrs	r3, r2
 80002e0:	2200      	movs	r2, #0
 80002e2:	e9c5 3200 	strd	r3, r2, [r5]
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d905      	bls.n	80002fa <__udivmoddi4+0xba>
 80002ee:	b10d      	cbz	r5, 80002f4 <__udivmoddi4+0xb4>
 80002f0:	e9c5 0100 	strd	r0, r1, [r5]
 80002f4:	2100      	movs	r1, #0
 80002f6:	4608      	mov	r0, r1
 80002f8:	e7f5      	b.n	80002e6 <__udivmoddi4+0xa6>
 80002fa:	fab3 f183 	clz	r1, r3
 80002fe:	2900      	cmp	r1, #0
 8000300:	d146      	bne.n	8000390 <__udivmoddi4+0x150>
 8000302:	42a3      	cmp	r3, r4
 8000304:	d302      	bcc.n	800030c <__udivmoddi4+0xcc>
 8000306:	4290      	cmp	r0, r2
 8000308:	f0c0 80f0 	bcc.w	80004ec <__udivmoddi4+0x2ac>
 800030c:	1a86      	subs	r6, r0, r2
 800030e:	eb64 0303 	sbc.w	r3, r4, r3
 8000312:	2001      	movs	r0, #1
 8000314:	2d00      	cmp	r5, #0
 8000316:	d0e6      	beq.n	80002e6 <__udivmoddi4+0xa6>
 8000318:	e9c5 6300 	strd	r6, r3, [r5]
 800031c:	e7e3      	b.n	80002e6 <__udivmoddi4+0xa6>
 800031e:	2a00      	cmp	r2, #0
 8000320:	f040 8090 	bne.w	8000444 <__udivmoddi4+0x204>
 8000324:	eba1 040c 	sub.w	r4, r1, ip
 8000328:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800032c:	fa1f f78c 	uxth.w	r7, ip
 8000330:	2101      	movs	r1, #1
 8000332:	fbb4 f6f8 	udiv	r6, r4, r8
 8000336:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033a:	fb08 4416 	mls	r4, r8, r6, r4
 800033e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000342:	fb07 f006 	mul.w	r0, r7, r6
 8000346:	4298      	cmp	r0, r3
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0x11c>
 800034a:	eb1c 0303 	adds.w	r3, ip, r3
 800034e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x11a>
 8000354:	4298      	cmp	r0, r3
 8000356:	f200 80cd 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 800035a:	4626      	mov	r6, r4
 800035c:	1a1c      	subs	r4, r3, r0
 800035e:	fa1f f38e 	uxth.w	r3, lr
 8000362:	fbb4 f0f8 	udiv	r0, r4, r8
 8000366:	fb08 4410 	mls	r4, r8, r0, r4
 800036a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800036e:	fb00 f707 	mul.w	r7, r0, r7
 8000372:	429f      	cmp	r7, r3
 8000374:	d908      	bls.n	8000388 <__udivmoddi4+0x148>
 8000376:	eb1c 0303 	adds.w	r3, ip, r3
 800037a:	f100 34ff 	add.w	r4, r0, #4294967295
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0x146>
 8000380:	429f      	cmp	r7, r3
 8000382:	f200 80b0 	bhi.w	80004e6 <__udivmoddi4+0x2a6>
 8000386:	4620      	mov	r0, r4
 8000388:	1bdb      	subs	r3, r3, r7
 800038a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800038e:	e7a5      	b.n	80002dc <__udivmoddi4+0x9c>
 8000390:	f1c1 0620 	rsb	r6, r1, #32
 8000394:	408b      	lsls	r3, r1
 8000396:	fa22 f706 	lsr.w	r7, r2, r6
 800039a:	431f      	orrs	r7, r3
 800039c:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a0:	fa04 f301 	lsl.w	r3, r4, r1
 80003a4:	ea43 030c 	orr.w	r3, r3, ip
 80003a8:	40f4      	lsrs	r4, r6
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	0c38      	lsrs	r0, r7, #16
 80003b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003b4:	fbb4 fef0 	udiv	lr, r4, r0
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	fb00 441e 	mls	r4, r0, lr, r4
 80003c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c4:	fb0e f90c 	mul.w	r9, lr, ip
 80003c8:	45a1      	cmp	r9, r4
 80003ca:	fa02 f201 	lsl.w	r2, r2, r1
 80003ce:	d90a      	bls.n	80003e6 <__udivmoddi4+0x1a6>
 80003d0:	193c      	adds	r4, r7, r4
 80003d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003d6:	f080 8084 	bcs.w	80004e2 <__udivmoddi4+0x2a2>
 80003da:	45a1      	cmp	r9, r4
 80003dc:	f240 8081 	bls.w	80004e2 <__udivmoddi4+0x2a2>
 80003e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003e4:	443c      	add	r4, r7
 80003e6:	eba4 0409 	sub.w	r4, r4, r9
 80003ea:	fa1f f983 	uxth.w	r9, r3
 80003ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80003f2:	fb00 4413 	mls	r4, r0, r3, r4
 80003f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d907      	bls.n	8000412 <__udivmoddi4+0x1d2>
 8000402:	193c      	adds	r4, r7, r4
 8000404:	f103 30ff 	add.w	r0, r3, #4294967295
 8000408:	d267      	bcs.n	80004da <__udivmoddi4+0x29a>
 800040a:	45a4      	cmp	ip, r4
 800040c:	d965      	bls.n	80004da <__udivmoddi4+0x29a>
 800040e:	3b02      	subs	r3, #2
 8000410:	443c      	add	r4, r7
 8000412:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000416:	fba0 9302 	umull	r9, r3, r0, r2
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	429c      	cmp	r4, r3
 8000420:	46ce      	mov	lr, r9
 8000422:	469c      	mov	ip, r3
 8000424:	d351      	bcc.n	80004ca <__udivmoddi4+0x28a>
 8000426:	d04e      	beq.n	80004c6 <__udivmoddi4+0x286>
 8000428:	b155      	cbz	r5, 8000440 <__udivmoddi4+0x200>
 800042a:	ebb8 030e 	subs.w	r3, r8, lr
 800042e:	eb64 040c 	sbc.w	r4, r4, ip
 8000432:	fa04 f606 	lsl.w	r6, r4, r6
 8000436:	40cb      	lsrs	r3, r1
 8000438:	431e      	orrs	r6, r3
 800043a:	40cc      	lsrs	r4, r1
 800043c:	e9c5 6400 	strd	r6, r4, [r5]
 8000440:	2100      	movs	r1, #0
 8000442:	e750      	b.n	80002e6 <__udivmoddi4+0xa6>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f103 	lsr.w	r1, r0, r3
 800044c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000450:	fa24 f303 	lsr.w	r3, r4, r3
 8000454:	4094      	lsls	r4, r2
 8000456:	430c      	orrs	r4, r1
 8000458:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800045c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000460:	fa1f f78c 	uxth.w	r7, ip
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3110 	mls	r1, r8, r0, r3
 800046c:	0c23      	lsrs	r3, r4, #16
 800046e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000472:	fb00 f107 	mul.w	r1, r0, r7
 8000476:	4299      	cmp	r1, r3
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x24c>
 800047a:	eb1c 0303 	adds.w	r3, ip, r3
 800047e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000482:	d22c      	bcs.n	80004de <__udivmoddi4+0x29e>
 8000484:	4299      	cmp	r1, r3
 8000486:	d92a      	bls.n	80004de <__udivmoddi4+0x29e>
 8000488:	3802      	subs	r0, #2
 800048a:	4463      	add	r3, ip
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b2a4      	uxth	r4, r4
 8000490:	fbb3 f1f8 	udiv	r1, r3, r8
 8000494:	fb08 3311 	mls	r3, r8, r1, r3
 8000498:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800049c:	fb01 f307 	mul.w	r3, r1, r7
 80004a0:	42a3      	cmp	r3, r4
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x276>
 80004a4:	eb1c 0404 	adds.w	r4, ip, r4
 80004a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004ac:	d213      	bcs.n	80004d6 <__udivmoddi4+0x296>
 80004ae:	42a3      	cmp	r3, r4
 80004b0:	d911      	bls.n	80004d6 <__udivmoddi4+0x296>
 80004b2:	3902      	subs	r1, #2
 80004b4:	4464      	add	r4, ip
 80004b6:	1ae4      	subs	r4, r4, r3
 80004b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004bc:	e739      	b.n	8000332 <__udivmoddi4+0xf2>
 80004be:	4604      	mov	r4, r0
 80004c0:	e6f0      	b.n	80002a4 <__udivmoddi4+0x64>
 80004c2:	4608      	mov	r0, r1
 80004c4:	e706      	b.n	80002d4 <__udivmoddi4+0x94>
 80004c6:	45c8      	cmp	r8, r9
 80004c8:	d2ae      	bcs.n	8000428 <__udivmoddi4+0x1e8>
 80004ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80004d2:	3801      	subs	r0, #1
 80004d4:	e7a8      	b.n	8000428 <__udivmoddi4+0x1e8>
 80004d6:	4631      	mov	r1, r6
 80004d8:	e7ed      	b.n	80004b6 <__udivmoddi4+0x276>
 80004da:	4603      	mov	r3, r0
 80004dc:	e799      	b.n	8000412 <__udivmoddi4+0x1d2>
 80004de:	4630      	mov	r0, r6
 80004e0:	e7d4      	b.n	800048c <__udivmoddi4+0x24c>
 80004e2:	46d6      	mov	lr, sl
 80004e4:	e77f      	b.n	80003e6 <__udivmoddi4+0x1a6>
 80004e6:	4463      	add	r3, ip
 80004e8:	3802      	subs	r0, #2
 80004ea:	e74d      	b.n	8000388 <__udivmoddi4+0x148>
 80004ec:	4606      	mov	r6, r0
 80004ee:	4623      	mov	r3, r4
 80004f0:	4608      	mov	r0, r1
 80004f2:	e70f      	b.n	8000314 <__udivmoddi4+0xd4>
 80004f4:	3e02      	subs	r6, #2
 80004f6:	4463      	add	r3, ip
 80004f8:	e730      	b.n	800035c <__udivmoddi4+0x11c>
 80004fa:	bf00      	nop

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000504:	f000 fab6 	bl	8000a74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000508:	f000 f818 	bl	800053c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800050c:	f000 f8c6 	bl	800069c <_ZL12MX_GPIO_Initv>
  MX_UART4_Init();
 8000510:	f000 f896 	bl	8000640 <_ZL13MX_UART4_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000514:	f002 fadc 	bl	8002ad0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of task_1 */
  task_1Handle = osThreadNew(task_1_function, NULL, &task_1_attributes);
 8000518:	4a05      	ldr	r2, [pc, #20]	@ (8000530 <main+0x30>)
 800051a:	2100      	movs	r1, #0
 800051c:	4805      	ldr	r0, [pc, #20]	@ (8000534 <main+0x34>)
 800051e:	f002 fb21 	bl	8002b64 <osThreadNew>
 8000522:	4603      	mov	r3, r0
 8000524:	4a04      	ldr	r2, [pc, #16]	@ (8000538 <main+0x38>)
 8000526:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000528:	f002 faf6 	bl	8002b18 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800052c:	bf00      	nop
 800052e:	e7fd      	b.n	800052c <main+0x2c>
 8000530:	08005684 	.word	0x08005684
 8000534:	08000779 	.word	0x08000779
 8000538:	2000007c 	.word	0x2000007c

0800053c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b094      	sub	sp, #80	@ 0x50
 8000540:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000542:	f107 031c 	add.w	r3, r7, #28
 8000546:	2234      	movs	r2, #52	@ 0x34
 8000548:	2100      	movs	r1, #0
 800054a:	4618      	mov	r0, r3
 800054c:	f005 f844 	bl	80055d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000550:	f107 0308 	add.w	r3, r7, #8
 8000554:	2200      	movs	r2, #0
 8000556:	601a      	str	r2, [r3, #0]
 8000558:	605a      	str	r2, [r3, #4]
 800055a:	609a      	str	r2, [r3, #8]
 800055c:	60da      	str	r2, [r3, #12]
 800055e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000560:	2300      	movs	r3, #0
 8000562:	607b      	str	r3, [r7, #4]
 8000564:	4b34      	ldr	r3, [pc, #208]	@ (8000638 <_Z18SystemClock_Configv+0xfc>)
 8000566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000568:	4a33      	ldr	r2, [pc, #204]	@ (8000638 <_Z18SystemClock_Configv+0xfc>)
 800056a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800056e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000570:	4b31      	ldr	r3, [pc, #196]	@ (8000638 <_Z18SystemClock_Configv+0xfc>)
 8000572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000574:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000578:	607b      	str	r3, [r7, #4]
 800057a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800057c:	2300      	movs	r3, #0
 800057e:	603b      	str	r3, [r7, #0]
 8000580:	4b2e      	ldr	r3, [pc, #184]	@ (800063c <_Z18SystemClock_Configv+0x100>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a2d      	ldr	r2, [pc, #180]	@ (800063c <_Z18SystemClock_Configv+0x100>)
 8000586:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800058a:	6013      	str	r3, [r2, #0]
 800058c:	4b2b      	ldr	r3, [pc, #172]	@ (800063c <_Z18SystemClock_Configv+0x100>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000594:	603b      	str	r3, [r7, #0]
 8000596:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000598:	2302      	movs	r3, #2
 800059a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800059c:	2301      	movs	r3, #1
 800059e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005a0:	2310      	movs	r3, #16
 80005a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005a4:	2302      	movs	r3, #2
 80005a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005a8:	2300      	movs	r3, #0
 80005aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005ac:	2308      	movs	r3, #8
 80005ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80005b0:	23b4      	movs	r3, #180	@ 0xb4
 80005b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005b4:	2302      	movs	r3, #2
 80005b6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80005b8:	2302      	movs	r3, #2
 80005ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80005bc:	2302      	movs	r3, #2
 80005be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c0:	f107 031c 	add.w	r3, r7, #28
 80005c4:	4618      	mov	r0, r3
 80005c6:	f001 f8f3 	bl	80017b0 <HAL_RCC_OscConfig>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	bf14      	ite	ne
 80005d0:	2301      	movne	r3, #1
 80005d2:	2300      	moveq	r3, #0
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 80005da:	f000 f8f3 	bl	80007c4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80005de:	f000 fd1b 	bl	8001018 <HAL_PWREx_EnableOverDrive>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	bf14      	ite	ne
 80005e8:	2301      	movne	r3, #1
 80005ea:	2300      	moveq	r3, #0
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d001      	beq.n	80005f6 <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 80005f2:	f000 f8e7 	bl	80007c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f6:	230f      	movs	r3, #15
 80005f8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005fa:	2302      	movs	r3, #2
 80005fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005fe:	2300      	movs	r3, #0
 8000600:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000602:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000606:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000608:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800060c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800060e:	f107 0308 	add.w	r3, r7, #8
 8000612:	2105      	movs	r1, #5
 8000614:	4618      	mov	r0, r3
 8000616:	f000 fd4f 	bl	80010b8 <HAL_RCC_ClockConfig>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	bf14      	ite	ne
 8000620:	2301      	movne	r3, #1
 8000622:	2300      	moveq	r3, #0
 8000624:	b2db      	uxtb	r3, r3
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <_Z18SystemClock_Configv+0xf2>
  {
    Error_Handler();
 800062a:	f000 f8cb 	bl	80007c4 <Error_Handler>
  }
}
 800062e:	bf00      	nop
 8000630:	3750      	adds	r7, #80	@ 0x50
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40023800 	.word	0x40023800
 800063c:	40007000 	.word	0x40007000

08000640 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000644:	4b13      	ldr	r3, [pc, #76]	@ (8000694 <_ZL13MX_UART4_Initv+0x54>)
 8000646:	4a14      	ldr	r2, [pc, #80]	@ (8000698 <_ZL13MX_UART4_Initv+0x58>)
 8000648:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800064a:	4b12      	ldr	r3, [pc, #72]	@ (8000694 <_ZL13MX_UART4_Initv+0x54>)
 800064c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000650:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000652:	4b10      	ldr	r3, [pc, #64]	@ (8000694 <_ZL13MX_UART4_Initv+0x54>)
 8000654:	2200      	movs	r2, #0
 8000656:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000658:	4b0e      	ldr	r3, [pc, #56]	@ (8000694 <_ZL13MX_UART4_Initv+0x54>)
 800065a:	2200      	movs	r2, #0
 800065c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800065e:	4b0d      	ldr	r3, [pc, #52]	@ (8000694 <_ZL13MX_UART4_Initv+0x54>)
 8000660:	2200      	movs	r2, #0
 8000662:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000664:	4b0b      	ldr	r3, [pc, #44]	@ (8000694 <_ZL13MX_UART4_Initv+0x54>)
 8000666:	220c      	movs	r2, #12
 8000668:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800066a:	4b0a      	ldr	r3, [pc, #40]	@ (8000694 <_ZL13MX_UART4_Initv+0x54>)
 800066c:	2200      	movs	r2, #0
 800066e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000670:	4b08      	ldr	r3, [pc, #32]	@ (8000694 <_ZL13MX_UART4_Initv+0x54>)
 8000672:	2200      	movs	r2, #0
 8000674:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000676:	4807      	ldr	r0, [pc, #28]	@ (8000694 <_ZL13MX_UART4_Initv+0x54>)
 8000678:	f001 fdda 	bl	8002230 <HAL_UART_Init>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	bf14      	ite	ne
 8000682:	2301      	movne	r3, #1
 8000684:	2300      	moveq	r3, #0
 8000686:	b2db      	uxtb	r3, r3
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <_ZL13MX_UART4_Initv+0x50>
  {
    Error_Handler();
 800068c:	f000 f89a 	bl	80007c4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000690:	bf00      	nop
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000034 	.word	0x20000034
 8000698:	40004c00 	.word	0x40004c00

0800069c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b08a      	sub	sp, #40	@ 0x28
 80006a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a2:	f107 0314 	add.w	r3, r7, #20
 80006a6:	2200      	movs	r2, #0
 80006a8:	601a      	str	r2, [r3, #0]
 80006aa:	605a      	str	r2, [r3, #4]
 80006ac:	609a      	str	r2, [r3, #8]
 80006ae:	60da      	str	r2, [r3, #12]
 80006b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b2:	2300      	movs	r3, #0
 80006b4:	613b      	str	r3, [r7, #16]
 80006b6:	4b2d      	ldr	r3, [pc, #180]	@ (800076c <_ZL12MX_GPIO_Initv+0xd0>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ba:	4a2c      	ldr	r2, [pc, #176]	@ (800076c <_ZL12MX_GPIO_Initv+0xd0>)
 80006bc:	f043 0304 	orr.w	r3, r3, #4
 80006c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c2:	4b2a      	ldr	r3, [pc, #168]	@ (800076c <_ZL12MX_GPIO_Initv+0xd0>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	f003 0304 	and.w	r3, r3, #4
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ce:	2300      	movs	r3, #0
 80006d0:	60fb      	str	r3, [r7, #12]
 80006d2:	4b26      	ldr	r3, [pc, #152]	@ (800076c <_ZL12MX_GPIO_Initv+0xd0>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d6:	4a25      	ldr	r2, [pc, #148]	@ (800076c <_ZL12MX_GPIO_Initv+0xd0>)
 80006d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006de:	4b23      	ldr	r3, [pc, #140]	@ (800076c <_ZL12MX_GPIO_Initv+0xd0>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006e6:	60fb      	str	r3, [r7, #12]
 80006e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ea:	2300      	movs	r3, #0
 80006ec:	60bb      	str	r3, [r7, #8]
 80006ee:	4b1f      	ldr	r3, [pc, #124]	@ (800076c <_ZL12MX_GPIO_Initv+0xd0>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	4a1e      	ldr	r2, [pc, #120]	@ (800076c <_ZL12MX_GPIO_Initv+0xd0>)
 80006f4:	f043 0301 	orr.w	r3, r3, #1
 80006f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fa:	4b1c      	ldr	r3, [pc, #112]	@ (800076c <_ZL12MX_GPIO_Initv+0xd0>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	f003 0301 	and.w	r3, r3, #1
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000706:	2300      	movs	r3, #0
 8000708:	607b      	str	r3, [r7, #4]
 800070a:	4b18      	ldr	r3, [pc, #96]	@ (800076c <_ZL12MX_GPIO_Initv+0xd0>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	4a17      	ldr	r2, [pc, #92]	@ (800076c <_ZL12MX_GPIO_Initv+0xd0>)
 8000710:	f043 0302 	orr.w	r3, r3, #2
 8000714:	6313      	str	r3, [r2, #48]	@ 0x30
 8000716:	4b15      	ldr	r3, [pc, #84]	@ (800076c <_ZL12MX_GPIO_Initv+0xd0>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	f003 0302 	and.w	r3, r3, #2
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000722:	2200      	movs	r2, #0
 8000724:	2120      	movs	r1, #32
 8000726:	4812      	ldr	r0, [pc, #72]	@ (8000770 <_ZL12MX_GPIO_Initv+0xd4>)
 8000728:	f000 fc5c 	bl	8000fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800072c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000730:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000732:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000736:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000738:	2300      	movs	r3, #0
 800073a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800073c:	f107 0314 	add.w	r3, r7, #20
 8000740:	4619      	mov	r1, r3
 8000742:	480c      	ldr	r0, [pc, #48]	@ (8000774 <_ZL12MX_GPIO_Initv+0xd8>)
 8000744:	f000 faba 	bl	8000cbc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000748:	2320      	movs	r3, #32
 800074a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074c:	2301      	movs	r3, #1
 800074e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000754:	2300      	movs	r3, #0
 8000756:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000758:	f107 0314 	add.w	r3, r7, #20
 800075c:	4619      	mov	r1, r3
 800075e:	4804      	ldr	r0, [pc, #16]	@ (8000770 <_ZL12MX_GPIO_Initv+0xd4>)
 8000760:	f000 faac 	bl	8000cbc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000764:	bf00      	nop
 8000766:	3728      	adds	r7, #40	@ 0x28
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40023800 	.word	0x40023800
 8000770:	40020000 	.word	0x40020000
 8000774:	40020800 	.word	0x40020800

08000778 <_Z15task_1_functionPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_task_1_function */
void task_1_function(void *argument)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_UART_Transmit(&huart4, data, sizeof(data), HAL_MAX_DELAY);
 8000780:	f04f 33ff 	mov.w	r3, #4294967295
 8000784:	2207      	movs	r2, #7
 8000786:	4904      	ldr	r1, [pc, #16]	@ (8000798 <_Z15task_1_functionPv+0x20>)
 8000788:	4804      	ldr	r0, [pc, #16]	@ (800079c <_Z15task_1_functionPv+0x24>)
 800078a:	f001 fda1 	bl	80022d0 <HAL_UART_Transmit>
    osDelay(1);
 800078e:	2001      	movs	r0, #1
 8000790:	f002 fa7a 	bl	8002c88 <osDelay>
	HAL_UART_Transmit(&huart4, data, sizeof(data), HAL_MAX_DELAY);
 8000794:	bf00      	nop
 8000796:	e7f3      	b.n	8000780 <_Z15task_1_functionPv+0x8>
 8000798:	20000000 	.word	0x20000000
 800079c:	20000034 	.word	0x20000034

080007a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a04      	ldr	r2, [pc, #16]	@ (80007c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d101      	bne.n	80007b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80007b2:	f000 f981 	bl	8000ab8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007b6:	bf00      	nop
 80007b8:	3708      	adds	r7, #8
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40001000 	.word	0x40001000

080007c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c8:	b672      	cpsid	i
}
 80007ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <Error_Handler+0x8>

080007d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	607b      	str	r3, [r7, #4]
 80007da:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <HAL_MspInit+0x54>)
 80007dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007de:	4a11      	ldr	r2, [pc, #68]	@ (8000824 <HAL_MspInit+0x54>)
 80007e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80007e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <HAL_MspInit+0x54>)
 80007e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007ee:	607b      	str	r3, [r7, #4]
 80007f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	603b      	str	r3, [r7, #0]
 80007f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000824 <HAL_MspInit+0x54>)
 80007f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000824 <HAL_MspInit+0x54>)
 80007fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000800:	6413      	str	r3, [r2, #64]	@ 0x40
 8000802:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <HAL_MspInit+0x54>)
 8000804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800080e:	2200      	movs	r2, #0
 8000810:	210f      	movs	r1, #15
 8000812:	f06f 0001 	mvn.w	r0, #1
 8000816:	f000 fa27 	bl	8000c68 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	40023800 	.word	0x40023800

08000828 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b08a      	sub	sp, #40	@ 0x28
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000830:	f107 0314 	add.w	r3, r7, #20
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
 8000838:	605a      	str	r2, [r3, #4]
 800083a:	609a      	str	r2, [r3, #8]
 800083c:	60da      	str	r2, [r3, #12]
 800083e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a19      	ldr	r2, [pc, #100]	@ (80008ac <HAL_UART_MspInit+0x84>)
 8000846:	4293      	cmp	r3, r2
 8000848:	d12b      	bne.n	80008a2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	613b      	str	r3, [r7, #16]
 800084e:	4b18      	ldr	r3, [pc, #96]	@ (80008b0 <HAL_UART_MspInit+0x88>)
 8000850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000852:	4a17      	ldr	r2, [pc, #92]	@ (80008b0 <HAL_UART_MspInit+0x88>)
 8000854:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000858:	6413      	str	r3, [r2, #64]	@ 0x40
 800085a:	4b15      	ldr	r3, [pc, #84]	@ (80008b0 <HAL_UART_MspInit+0x88>)
 800085c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	4b11      	ldr	r3, [pc, #68]	@ (80008b0 <HAL_UART_MspInit+0x88>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	4a10      	ldr	r2, [pc, #64]	@ (80008b0 <HAL_UART_MspInit+0x88>)
 8000870:	f043 0301 	orr.w	r3, r3, #1
 8000874:	6313      	str	r3, [r2, #48]	@ 0x30
 8000876:	4b0e      	ldr	r3, [pc, #56]	@ (80008b0 <HAL_UART_MspInit+0x88>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	f003 0301 	and.w	r3, r3, #1
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000882:	2303      	movs	r3, #3
 8000884:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000886:	2302      	movs	r3, #2
 8000888:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	2300      	movs	r3, #0
 800088c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800088e:	2303      	movs	r3, #3
 8000890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000892:	2308      	movs	r3, #8
 8000894:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000896:	f107 0314 	add.w	r3, r7, #20
 800089a:	4619      	mov	r1, r3
 800089c:	4805      	ldr	r0, [pc, #20]	@ (80008b4 <HAL_UART_MspInit+0x8c>)
 800089e:	f000 fa0d 	bl	8000cbc <HAL_GPIO_Init>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 80008a2:	bf00      	nop
 80008a4:	3728      	adds	r7, #40	@ 0x28
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40004c00 	.word	0x40004c00
 80008b0:	40023800 	.word	0x40023800
 80008b4:	40020000 	.word	0x40020000

080008b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b08e      	sub	sp, #56	@ 0x38
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80008c0:	2300      	movs	r3, #0
 80008c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80008c8:	2300      	movs	r3, #0
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	4b33      	ldr	r3, [pc, #204]	@ (800099c <HAL_InitTick+0xe4>)
 80008ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d0:	4a32      	ldr	r2, [pc, #200]	@ (800099c <HAL_InitTick+0xe4>)
 80008d2:	f043 0310 	orr.w	r3, r3, #16
 80008d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80008d8:	4b30      	ldr	r3, [pc, #192]	@ (800099c <HAL_InitTick+0xe4>)
 80008da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008dc:	f003 0310 	and.w	r3, r3, #16
 80008e0:	60fb      	str	r3, [r7, #12]
 80008e2:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008e4:	f107 0210 	add.w	r2, r7, #16
 80008e8:	f107 0314 	add.w	r3, r7, #20
 80008ec:	4611      	mov	r1, r2
 80008ee:	4618      	mov	r0, r3
 80008f0:	f000 fcfc 	bl	80012ec <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80008f4:	6a3b      	ldr	r3, [r7, #32]
 80008f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80008f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d103      	bne.n	8000906 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80008fe:	f000 fccd 	bl	800129c <HAL_RCC_GetPCLK1Freq>
 8000902:	6378      	str	r0, [r7, #52]	@ 0x34
 8000904:	e004      	b.n	8000910 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000906:	f000 fcc9 	bl	800129c <HAL_RCC_GetPCLK1Freq>
 800090a:	4603      	mov	r3, r0
 800090c:	005b      	lsls	r3, r3, #1
 800090e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000912:	4a23      	ldr	r2, [pc, #140]	@ (80009a0 <HAL_InitTick+0xe8>)
 8000914:	fba2 2303 	umull	r2, r3, r2, r3
 8000918:	0c9b      	lsrs	r3, r3, #18
 800091a:	3b01      	subs	r3, #1
 800091c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800091e:	4b21      	ldr	r3, [pc, #132]	@ (80009a4 <HAL_InitTick+0xec>)
 8000920:	4a21      	ldr	r2, [pc, #132]	@ (80009a8 <HAL_InitTick+0xf0>)
 8000922:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000924:	4b1f      	ldr	r3, [pc, #124]	@ (80009a4 <HAL_InitTick+0xec>)
 8000926:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800092a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800092c:	4a1d      	ldr	r2, [pc, #116]	@ (80009a4 <HAL_InitTick+0xec>)
 800092e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000930:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000932:	4b1c      	ldr	r3, [pc, #112]	@ (80009a4 <HAL_InitTick+0xec>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000938:	4b1a      	ldr	r3, [pc, #104]	@ (80009a4 <HAL_InitTick+0xec>)
 800093a:	2200      	movs	r2, #0
 800093c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800093e:	4b19      	ldr	r3, [pc, #100]	@ (80009a4 <HAL_InitTick+0xec>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000944:	4817      	ldr	r0, [pc, #92]	@ (80009a4 <HAL_InitTick+0xec>)
 8000946:	f001 f9d1 	bl	8001cec <HAL_TIM_Base_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000950:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000954:	2b00      	cmp	r3, #0
 8000956:	d11b      	bne.n	8000990 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000958:	4812      	ldr	r0, [pc, #72]	@ (80009a4 <HAL_InitTick+0xec>)
 800095a:	f001 fa21 	bl	8001da0 <HAL_TIM_Base_Start_IT>
 800095e:	4603      	mov	r3, r0
 8000960:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000964:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000968:	2b00      	cmp	r3, #0
 800096a:	d111      	bne.n	8000990 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800096c:	2036      	movs	r0, #54	@ 0x36
 800096e:	f000 f997 	bl	8000ca0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	2b0f      	cmp	r3, #15
 8000976:	d808      	bhi.n	800098a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000978:	2200      	movs	r2, #0
 800097a:	6879      	ldr	r1, [r7, #4]
 800097c:	2036      	movs	r0, #54	@ 0x36
 800097e:	f000 f973 	bl	8000c68 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000982:	4a0a      	ldr	r2, [pc, #40]	@ (80009ac <HAL_InitTick+0xf4>)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	6013      	str	r3, [r2, #0]
 8000988:	e002      	b.n	8000990 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800098a:	2301      	movs	r3, #1
 800098c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000990:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000994:	4618      	mov	r0, r3
 8000996:	3738      	adds	r7, #56	@ 0x38
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	40023800 	.word	0x40023800
 80009a0:	431bde83 	.word	0x431bde83
 80009a4:	20000080 	.word	0x20000080
 80009a8:	40001000 	.word	0x40001000
 80009ac:	2000000c 	.word	0x2000000c

080009b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009b4:	bf00      	nop
 80009b6:	e7fd      	b.n	80009b4 <NMI_Handler+0x4>

080009b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009bc:	bf00      	nop
 80009be:	e7fd      	b.n	80009bc <HardFault_Handler+0x4>

080009c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009c4:	bf00      	nop
 80009c6:	e7fd      	b.n	80009c4 <MemManage_Handler+0x4>

080009c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <BusFault_Handler+0x4>

080009d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009d4:	bf00      	nop
 80009d6:	e7fd      	b.n	80009d4 <UsageFault_Handler+0x4>

080009d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
	...

080009e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80009ec:	4802      	ldr	r0, [pc, #8]	@ (80009f8 <TIM6_DAC_IRQHandler+0x10>)
 80009ee:	f001 fa47 	bl	8001e80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000080 	.word	0x20000080

080009fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a00:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <SystemInit+0x20>)
 8000a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a06:	4a05      	ldr	r2, [pc, #20]	@ (8000a1c <SystemInit+0x20>)
 8000a08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a58 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a24:	f7ff ffea 	bl	80009fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a28:	480c      	ldr	r0, [pc, #48]	@ (8000a5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a2a:	490d      	ldr	r1, [pc, #52]	@ (8000a60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a30:	e002      	b.n	8000a38 <LoopCopyDataInit>

08000a32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a36:	3304      	adds	r3, #4

08000a38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a3c:	d3f9      	bcc.n	8000a32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a40:	4c0a      	ldr	r4, [pc, #40]	@ (8000a6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a44:	e001      	b.n	8000a4a <LoopFillZerobss>

08000a46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a48:	3204      	adds	r2, #4

08000a4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a4c:	d3fb      	bcc.n	8000a46 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000a4e:	f004 fdcb 	bl	80055e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a52:	f7ff fd55 	bl	8000500 <main>
  bx  lr    
 8000a56:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a60:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000a64:	080056d0 	.word	0x080056d0
  ldr r2, =_sbss
 8000a68:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000a6c:	20004a1c 	.word	0x20004a1c

08000a70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a70:	e7fe      	b.n	8000a70 <ADC_IRQHandler>
	...

08000a74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a78:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab4 <HAL_Init+0x40>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ab4 <HAL_Init+0x40>)
 8000a7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a84:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab4 <HAL_Init+0x40>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab4 <HAL_Init+0x40>)
 8000a8a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a90:	4b08      	ldr	r3, [pc, #32]	@ (8000ab4 <HAL_Init+0x40>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a07      	ldr	r2, [pc, #28]	@ (8000ab4 <HAL_Init+0x40>)
 8000a96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a9c:	2003      	movs	r0, #3
 8000a9e:	f000 f8d8 	bl	8000c52 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000aa2:	200f      	movs	r0, #15
 8000aa4:	f7ff ff08 	bl	80008b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000aa8:	f7ff fe92 	bl	80007d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000aac:	2300      	movs	r3, #0
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40023c00 	.word	0x40023c00

08000ab8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000abc:	4b06      	ldr	r3, [pc, #24]	@ (8000ad8 <HAL_IncTick+0x20>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <HAL_IncTick+0x24>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4413      	add	r3, r2
 8000ac8:	4a04      	ldr	r2, [pc, #16]	@ (8000adc <HAL_IncTick+0x24>)
 8000aca:	6013      	str	r3, [r2, #0]
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	20000010 	.word	0x20000010
 8000adc:	200000c8 	.word	0x200000c8

08000ae0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae4:	4b03      	ldr	r3, [pc, #12]	@ (8000af4 <HAL_GetTick+0x14>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	200000c8 	.word	0x200000c8

08000af8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	f003 0307 	and.w	r3, r3, #7
 8000b06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b08:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <__NVIC_SetPriorityGrouping+0x44>)
 8000b0a:	68db      	ldr	r3, [r3, #12]
 8000b0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b0e:	68ba      	ldr	r2, [r7, #8]
 8000b10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b14:	4013      	ands	r3, r2
 8000b16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b2a:	4a04      	ldr	r2, [pc, #16]	@ (8000b3c <__NVIC_SetPriorityGrouping+0x44>)
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	60d3      	str	r3, [r2, #12]
}
 8000b30:	bf00      	nop
 8000b32:	3714      	adds	r7, #20
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr
 8000b3c:	e000ed00 	.word	0xe000ed00

08000b40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b44:	4b04      	ldr	r3, [pc, #16]	@ (8000b58 <__NVIC_GetPriorityGrouping+0x18>)
 8000b46:	68db      	ldr	r3, [r3, #12]
 8000b48:	0a1b      	lsrs	r3, r3, #8
 8000b4a:	f003 0307 	and.w	r3, r3, #7
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr
 8000b58:	e000ed00 	.word	0xe000ed00

08000b5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	db0b      	blt.n	8000b86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b6e:	79fb      	ldrb	r3, [r7, #7]
 8000b70:	f003 021f 	and.w	r2, r3, #31
 8000b74:	4907      	ldr	r1, [pc, #28]	@ (8000b94 <__NVIC_EnableIRQ+0x38>)
 8000b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7a:	095b      	lsrs	r3, r3, #5
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b86:	bf00      	nop
 8000b88:	370c      	adds	r7, #12
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	e000e100 	.word	0xe000e100

08000b98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	6039      	str	r1, [r7, #0]
 8000ba2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	db0a      	blt.n	8000bc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	b2da      	uxtb	r2, r3
 8000bb0:	490c      	ldr	r1, [pc, #48]	@ (8000be4 <__NVIC_SetPriority+0x4c>)
 8000bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb6:	0112      	lsls	r2, r2, #4
 8000bb8:	b2d2      	uxtb	r2, r2
 8000bba:	440b      	add	r3, r1
 8000bbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bc0:	e00a      	b.n	8000bd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	b2da      	uxtb	r2, r3
 8000bc6:	4908      	ldr	r1, [pc, #32]	@ (8000be8 <__NVIC_SetPriority+0x50>)
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	f003 030f 	and.w	r3, r3, #15
 8000bce:	3b04      	subs	r3, #4
 8000bd0:	0112      	lsls	r2, r2, #4
 8000bd2:	b2d2      	uxtb	r2, r2
 8000bd4:	440b      	add	r3, r1
 8000bd6:	761a      	strb	r2, [r3, #24]
}
 8000bd8:	bf00      	nop
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	e000e100 	.word	0xe000e100
 8000be8:	e000ed00 	.word	0xe000ed00

08000bec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b089      	sub	sp, #36	@ 0x24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	f003 0307 	and.w	r3, r3, #7
 8000bfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c00:	69fb      	ldr	r3, [r7, #28]
 8000c02:	f1c3 0307 	rsb	r3, r3, #7
 8000c06:	2b04      	cmp	r3, #4
 8000c08:	bf28      	it	cs
 8000c0a:	2304      	movcs	r3, #4
 8000c0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	3304      	adds	r3, #4
 8000c12:	2b06      	cmp	r3, #6
 8000c14:	d902      	bls.n	8000c1c <NVIC_EncodePriority+0x30>
 8000c16:	69fb      	ldr	r3, [r7, #28]
 8000c18:	3b03      	subs	r3, #3
 8000c1a:	e000      	b.n	8000c1e <NVIC_EncodePriority+0x32>
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c20:	f04f 32ff 	mov.w	r2, #4294967295
 8000c24:	69bb      	ldr	r3, [r7, #24]
 8000c26:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2a:	43da      	mvns	r2, r3
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	401a      	ands	r2, r3
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c34:	f04f 31ff 	mov.w	r1, #4294967295
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c3e:	43d9      	mvns	r1, r3
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c44:	4313      	orrs	r3, r2
         );
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3724      	adds	r7, #36	@ 0x24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr

08000c52 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b082      	sub	sp, #8
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c5a:	6878      	ldr	r0, [r7, #4]
 8000c5c:	f7ff ff4c 	bl	8000af8 <__NVIC_SetPriorityGrouping>
}
 8000c60:	bf00      	nop
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
 8000c74:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c76:	2300      	movs	r3, #0
 8000c78:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c7a:	f7ff ff61 	bl	8000b40 <__NVIC_GetPriorityGrouping>
 8000c7e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	68b9      	ldr	r1, [r7, #8]
 8000c84:	6978      	ldr	r0, [r7, #20]
 8000c86:	f7ff ffb1 	bl	8000bec <NVIC_EncodePriority>
 8000c8a:	4602      	mov	r2, r0
 8000c8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c90:	4611      	mov	r1, r2
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff ff80 	bl	8000b98 <__NVIC_SetPriority>
}
 8000c98:	bf00      	nop
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff ff54 	bl	8000b5c <__NVIC_EnableIRQ>
}
 8000cb4:	bf00      	nop
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b089      	sub	sp, #36	@ 0x24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
 8000cd6:	e165      	b.n	8000fa4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000cd8:	2201      	movs	r2, #1
 8000cda:	69fb      	ldr	r3, [r7, #28]
 8000cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	697a      	ldr	r2, [r7, #20]
 8000ce8:	4013      	ands	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000cec:	693a      	ldr	r2, [r7, #16]
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	f040 8154 	bne.w	8000f9e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	f003 0303 	and.w	r3, r3, #3
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d005      	beq.n	8000d0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d130      	bne.n	8000d70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	689b      	ldr	r3, [r3, #8]
 8000d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	005b      	lsls	r3, r3, #1
 8000d18:	2203      	movs	r2, #3
 8000d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1e:	43db      	mvns	r3, r3
 8000d20:	69ba      	ldr	r2, [r7, #24]
 8000d22:	4013      	ands	r3, r2
 8000d24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	68da      	ldr	r2, [r3, #12]
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	005b      	lsls	r3, r3, #1
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	69ba      	ldr	r2, [r7, #24]
 8000d34:	4313      	orrs	r3, r2
 8000d36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	69ba      	ldr	r2, [r7, #24]
 8000d3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d44:	2201      	movs	r2, #1
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	69ba      	ldr	r2, [r7, #24]
 8000d50:	4013      	ands	r3, r2
 8000d52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	091b      	lsrs	r3, r3, #4
 8000d5a:	f003 0201 	and.w	r2, r3, #1
 8000d5e:	69fb      	ldr	r3, [r7, #28]
 8000d60:	fa02 f303 	lsl.w	r3, r2, r3
 8000d64:	69ba      	ldr	r2, [r7, #24]
 8000d66:	4313      	orrs	r3, r2
 8000d68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	69ba      	ldr	r2, [r7, #24]
 8000d6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	f003 0303 	and.w	r3, r3, #3
 8000d78:	2b03      	cmp	r3, #3
 8000d7a:	d017      	beq.n	8000dac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d82:	69fb      	ldr	r3, [r7, #28]
 8000d84:	005b      	lsls	r3, r3, #1
 8000d86:	2203      	movs	r2, #3
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	43db      	mvns	r3, r3
 8000d8e:	69ba      	ldr	r2, [r7, #24]
 8000d90:	4013      	ands	r3, r2
 8000d92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	689a      	ldr	r2, [r3, #8]
 8000d98:	69fb      	ldr	r3, [r7, #28]
 8000d9a:	005b      	lsls	r3, r3, #1
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	69ba      	ldr	r2, [r7, #24]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	69ba      	ldr	r2, [r7, #24]
 8000daa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f003 0303 	and.w	r3, r3, #3
 8000db4:	2b02      	cmp	r3, #2
 8000db6:	d123      	bne.n	8000e00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000db8:	69fb      	ldr	r3, [r7, #28]
 8000dba:	08da      	lsrs	r2, r3, #3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	3208      	adds	r2, #8
 8000dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	f003 0307 	and.w	r3, r3, #7
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	220f      	movs	r2, #15
 8000dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd4:	43db      	mvns	r3, r3
 8000dd6:	69ba      	ldr	r2, [r7, #24]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	691a      	ldr	r2, [r3, #16]
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	4313      	orrs	r3, r2
 8000df0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	08da      	lsrs	r2, r3, #3
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	3208      	adds	r2, #8
 8000dfa:	69b9      	ldr	r1, [r7, #24]
 8000dfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	2203      	movs	r2, #3
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	43db      	mvns	r3, r3
 8000e12:	69ba      	ldr	r2, [r7, #24]
 8000e14:	4013      	ands	r3, r2
 8000e16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	f003 0203 	and.w	r2, r3, #3
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	69ba      	ldr	r2, [r7, #24]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	f000 80ae 	beq.w	8000f9e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
 8000e46:	4b5d      	ldr	r3, [pc, #372]	@ (8000fbc <HAL_GPIO_Init+0x300>)
 8000e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e4a:	4a5c      	ldr	r2, [pc, #368]	@ (8000fbc <HAL_GPIO_Init+0x300>)
 8000e4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e50:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e52:	4b5a      	ldr	r3, [pc, #360]	@ (8000fbc <HAL_GPIO_Init+0x300>)
 8000e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e5e:	4a58      	ldr	r2, [pc, #352]	@ (8000fc0 <HAL_GPIO_Init+0x304>)
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	089b      	lsrs	r3, r3, #2
 8000e64:	3302      	adds	r3, #2
 8000e66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	f003 0303 	and.w	r3, r3, #3
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	220f      	movs	r2, #15
 8000e76:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	69ba      	ldr	r2, [r7, #24]
 8000e7e:	4013      	ands	r3, r2
 8000e80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4a4f      	ldr	r2, [pc, #316]	@ (8000fc4 <HAL_GPIO_Init+0x308>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d025      	beq.n	8000ed6 <HAL_GPIO_Init+0x21a>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4a4e      	ldr	r2, [pc, #312]	@ (8000fc8 <HAL_GPIO_Init+0x30c>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d01f      	beq.n	8000ed2 <HAL_GPIO_Init+0x216>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4a4d      	ldr	r2, [pc, #308]	@ (8000fcc <HAL_GPIO_Init+0x310>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d019      	beq.n	8000ece <HAL_GPIO_Init+0x212>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	4a4c      	ldr	r2, [pc, #304]	@ (8000fd0 <HAL_GPIO_Init+0x314>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d013      	beq.n	8000eca <HAL_GPIO_Init+0x20e>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4a4b      	ldr	r2, [pc, #300]	@ (8000fd4 <HAL_GPIO_Init+0x318>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d00d      	beq.n	8000ec6 <HAL_GPIO_Init+0x20a>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4a4a      	ldr	r2, [pc, #296]	@ (8000fd8 <HAL_GPIO_Init+0x31c>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d007      	beq.n	8000ec2 <HAL_GPIO_Init+0x206>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a49      	ldr	r2, [pc, #292]	@ (8000fdc <HAL_GPIO_Init+0x320>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d101      	bne.n	8000ebe <HAL_GPIO_Init+0x202>
 8000eba:	2306      	movs	r3, #6
 8000ebc:	e00c      	b.n	8000ed8 <HAL_GPIO_Init+0x21c>
 8000ebe:	2307      	movs	r3, #7
 8000ec0:	e00a      	b.n	8000ed8 <HAL_GPIO_Init+0x21c>
 8000ec2:	2305      	movs	r3, #5
 8000ec4:	e008      	b.n	8000ed8 <HAL_GPIO_Init+0x21c>
 8000ec6:	2304      	movs	r3, #4
 8000ec8:	e006      	b.n	8000ed8 <HAL_GPIO_Init+0x21c>
 8000eca:	2303      	movs	r3, #3
 8000ecc:	e004      	b.n	8000ed8 <HAL_GPIO_Init+0x21c>
 8000ece:	2302      	movs	r3, #2
 8000ed0:	e002      	b.n	8000ed8 <HAL_GPIO_Init+0x21c>
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e000      	b.n	8000ed8 <HAL_GPIO_Init+0x21c>
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	69fa      	ldr	r2, [r7, #28]
 8000eda:	f002 0203 	and.w	r2, r2, #3
 8000ede:	0092      	lsls	r2, r2, #2
 8000ee0:	4093      	lsls	r3, r2
 8000ee2:	69ba      	ldr	r2, [r7, #24]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ee8:	4935      	ldr	r1, [pc, #212]	@ (8000fc0 <HAL_GPIO_Init+0x304>)
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	089b      	lsrs	r3, r3, #2
 8000eee:	3302      	adds	r3, #2
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ef6:	4b3a      	ldr	r3, [pc, #232]	@ (8000fe0 <HAL_GPIO_Init+0x324>)
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	43db      	mvns	r3, r3
 8000f00:	69ba      	ldr	r2, [r7, #24]
 8000f02:	4013      	ands	r3, r2
 8000f04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d003      	beq.n	8000f1a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000f12:	69ba      	ldr	r2, [r7, #24]
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f1a:	4a31      	ldr	r2, [pc, #196]	@ (8000fe0 <HAL_GPIO_Init+0x324>)
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f20:	4b2f      	ldr	r3, [pc, #188]	@ (8000fe0 <HAL_GPIO_Init+0x324>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	69ba      	ldr	r2, [r7, #24]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d003      	beq.n	8000f44 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f44:	4a26      	ldr	r2, [pc, #152]	@ (8000fe0 <HAL_GPIO_Init+0x324>)
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f4a:	4b25      	ldr	r3, [pc, #148]	@ (8000fe0 <HAL_GPIO_Init+0x324>)
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	43db      	mvns	r3, r3
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	4013      	ands	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d003      	beq.n	8000f6e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f6e:	4a1c      	ldr	r2, [pc, #112]	@ (8000fe0 <HAL_GPIO_Init+0x324>)
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f74:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe0 <HAL_GPIO_Init+0x324>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f7a:	693b      	ldr	r3, [r7, #16]
 8000f7c:	43db      	mvns	r3, r3
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	4013      	ands	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d003      	beq.n	8000f98 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f98:	4a11      	ldr	r2, [pc, #68]	@ (8000fe0 <HAL_GPIO_Init+0x324>)
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	61fb      	str	r3, [r7, #28]
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	2b0f      	cmp	r3, #15
 8000fa8:	f67f ae96 	bls.w	8000cd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000fac:	bf00      	nop
 8000fae:	bf00      	nop
 8000fb0:	3724      	adds	r7, #36	@ 0x24
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	40023800 	.word	0x40023800
 8000fc0:	40013800 	.word	0x40013800
 8000fc4:	40020000 	.word	0x40020000
 8000fc8:	40020400 	.word	0x40020400
 8000fcc:	40020800 	.word	0x40020800
 8000fd0:	40020c00 	.word	0x40020c00
 8000fd4:	40021000 	.word	0x40021000
 8000fd8:	40021400 	.word	0x40021400
 8000fdc:	40021800 	.word	0x40021800
 8000fe0:	40013c00 	.word	0x40013c00

08000fe4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	460b      	mov	r3, r1
 8000fee:	807b      	strh	r3, [r7, #2]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ff4:	787b      	ldrb	r3, [r7, #1]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d003      	beq.n	8001002 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ffa:	887a      	ldrh	r2, [r7, #2]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001000:	e003      	b.n	800100a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001002:	887b      	ldrh	r3, [r7, #2]
 8001004:	041a      	lsls	r2, r3, #16
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	619a      	str	r2, [r3, #24]
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
	...

08001018 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800101e:	2300      	movs	r3, #0
 8001020:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	603b      	str	r3, [r7, #0]
 8001026:	4b20      	ldr	r3, [pc, #128]	@ (80010a8 <HAL_PWREx_EnableOverDrive+0x90>)
 8001028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800102a:	4a1f      	ldr	r2, [pc, #124]	@ (80010a8 <HAL_PWREx_EnableOverDrive+0x90>)
 800102c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001030:	6413      	str	r3, [r2, #64]	@ 0x40
 8001032:	4b1d      	ldr	r3, [pc, #116]	@ (80010a8 <HAL_PWREx_EnableOverDrive+0x90>)
 8001034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800103a:	603b      	str	r3, [r7, #0]
 800103c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800103e:	4b1b      	ldr	r3, [pc, #108]	@ (80010ac <HAL_PWREx_EnableOverDrive+0x94>)
 8001040:	2201      	movs	r2, #1
 8001042:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001044:	f7ff fd4c 	bl	8000ae0 <HAL_GetTick>
 8001048:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800104a:	e009      	b.n	8001060 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800104c:	f7ff fd48 	bl	8000ae0 <HAL_GetTick>
 8001050:	4602      	mov	r2, r0
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800105a:	d901      	bls.n	8001060 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800105c:	2303      	movs	r3, #3
 800105e:	e01f      	b.n	80010a0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001060:	4b13      	ldr	r3, [pc, #76]	@ (80010b0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800106c:	d1ee      	bne.n	800104c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800106e:	4b11      	ldr	r3, [pc, #68]	@ (80010b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001070:	2201      	movs	r2, #1
 8001072:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001074:	f7ff fd34 	bl	8000ae0 <HAL_GetTick>
 8001078:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800107a:	e009      	b.n	8001090 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800107c:	f7ff fd30 	bl	8000ae0 <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800108a:	d901      	bls.n	8001090 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800108c:	2303      	movs	r3, #3
 800108e:	e007      	b.n	80010a0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001090:	4b07      	ldr	r3, [pc, #28]	@ (80010b0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001098:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800109c:	d1ee      	bne.n	800107c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800109e:	2300      	movs	r3, #0
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40023800 	.word	0x40023800
 80010ac:	420e0040 	.word	0x420e0040
 80010b0:	40007000 	.word	0x40007000
 80010b4:	420e0044 	.word	0x420e0044

080010b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d101      	bne.n	80010cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e0cc      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010cc:	4b68      	ldr	r3, [pc, #416]	@ (8001270 <HAL_RCC_ClockConfig+0x1b8>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 030f 	and.w	r3, r3, #15
 80010d4:	683a      	ldr	r2, [r7, #0]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d90c      	bls.n	80010f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010da:	4b65      	ldr	r3, [pc, #404]	@ (8001270 <HAL_RCC_ClockConfig+0x1b8>)
 80010dc:	683a      	ldr	r2, [r7, #0]
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010e2:	4b63      	ldr	r3, [pc, #396]	@ (8001270 <HAL_RCC_ClockConfig+0x1b8>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 030f 	and.w	r3, r3, #15
 80010ea:	683a      	ldr	r2, [r7, #0]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d001      	beq.n	80010f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e0b8      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 0302 	and.w	r3, r3, #2
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d020      	beq.n	8001142 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f003 0304 	and.w	r3, r3, #4
 8001108:	2b00      	cmp	r3, #0
 800110a:	d005      	beq.n	8001118 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800110c:	4b59      	ldr	r3, [pc, #356]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	4a58      	ldr	r2, [pc, #352]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001112:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001116:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0308 	and.w	r3, r3, #8
 8001120:	2b00      	cmp	r3, #0
 8001122:	d005      	beq.n	8001130 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001124:	4b53      	ldr	r3, [pc, #332]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	4a52      	ldr	r2, [pc, #328]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800112a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800112e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001130:	4b50      	ldr	r3, [pc, #320]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	494d      	ldr	r1, [pc, #308]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800113e:	4313      	orrs	r3, r2
 8001140:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	2b00      	cmp	r3, #0
 800114c:	d044      	beq.n	80011d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	2b01      	cmp	r3, #1
 8001154:	d107      	bne.n	8001166 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001156:	4b47      	ldr	r3, [pc, #284]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d119      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e07f      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d003      	beq.n	8001176 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001172:	2b03      	cmp	r3, #3
 8001174:	d107      	bne.n	8001186 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001176:	4b3f      	ldr	r3, [pc, #252]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d109      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e06f      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001186:	4b3b      	ldr	r3, [pc, #236]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	2b00      	cmp	r3, #0
 8001190:	d101      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e067      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001196:	4b37      	ldr	r3, [pc, #220]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f023 0203 	bic.w	r2, r3, #3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	4934      	ldr	r1, [pc, #208]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 80011a4:	4313      	orrs	r3, r2
 80011a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011a8:	f7ff fc9a 	bl	8000ae0 <HAL_GetTick>
 80011ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ae:	e00a      	b.n	80011c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011b0:	f7ff fc96 	bl	8000ae0 <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011be:	4293      	cmp	r3, r2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e04f      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	f003 020c 	and.w	r2, r3, #12
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d1eb      	bne.n	80011b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011d8:	4b25      	ldr	r3, [pc, #148]	@ (8001270 <HAL_RCC_ClockConfig+0x1b8>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 030f 	and.w	r3, r3, #15
 80011e0:	683a      	ldr	r2, [r7, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d20c      	bcs.n	8001200 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011e6:	4b22      	ldr	r3, [pc, #136]	@ (8001270 <HAL_RCC_ClockConfig+0x1b8>)
 80011e8:	683a      	ldr	r2, [r7, #0]
 80011ea:	b2d2      	uxtb	r2, r2
 80011ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ee:	4b20      	ldr	r3, [pc, #128]	@ (8001270 <HAL_RCC_ClockConfig+0x1b8>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 030f 	and.w	r3, r3, #15
 80011f6:	683a      	ldr	r2, [r7, #0]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d001      	beq.n	8001200 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011fc:	2301      	movs	r3, #1
 80011fe:	e032      	b.n	8001266 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0304 	and.w	r3, r3, #4
 8001208:	2b00      	cmp	r3, #0
 800120a:	d008      	beq.n	800121e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800120c:	4b19      	ldr	r3, [pc, #100]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	4916      	ldr	r1, [pc, #88]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800121a:	4313      	orrs	r3, r2
 800121c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0308 	and.w	r3, r3, #8
 8001226:	2b00      	cmp	r3, #0
 8001228:	d009      	beq.n	800123e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800122a:	4b12      	ldr	r3, [pc, #72]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	691b      	ldr	r3, [r3, #16]
 8001236:	00db      	lsls	r3, r3, #3
 8001238:	490e      	ldr	r1, [pc, #56]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 800123a:	4313      	orrs	r3, r2
 800123c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800123e:	f000 f887 	bl	8001350 <HAL_RCC_GetSysClockFreq>
 8001242:	4602      	mov	r2, r0
 8001244:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <HAL_RCC_ClockConfig+0x1bc>)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	091b      	lsrs	r3, r3, #4
 800124a:	f003 030f 	and.w	r3, r3, #15
 800124e:	490a      	ldr	r1, [pc, #40]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 8001250:	5ccb      	ldrb	r3, [r1, r3]
 8001252:	fa22 f303 	lsr.w	r3, r2, r3
 8001256:	4a09      	ldr	r2, [pc, #36]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001258:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800125a:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <HAL_RCC_ClockConfig+0x1c8>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff fb2a 	bl	80008b8 <HAL_InitTick>

  return HAL_OK;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40023c00 	.word	0x40023c00
 8001274:	40023800 	.word	0x40023800
 8001278:	080056a8 	.word	0x080056a8
 800127c:	20000008 	.word	0x20000008
 8001280:	2000000c 	.word	0x2000000c

08001284 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001288:	4b03      	ldr	r3, [pc, #12]	@ (8001298 <HAL_RCC_GetHCLKFreq+0x14>)
 800128a:	681b      	ldr	r3, [r3, #0]
}
 800128c:	4618      	mov	r0, r3
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	20000008 	.word	0x20000008

0800129c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012a0:	f7ff fff0 	bl	8001284 <HAL_RCC_GetHCLKFreq>
 80012a4:	4602      	mov	r2, r0
 80012a6:	4b05      	ldr	r3, [pc, #20]	@ (80012bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	0a9b      	lsrs	r3, r3, #10
 80012ac:	f003 0307 	and.w	r3, r3, #7
 80012b0:	4903      	ldr	r1, [pc, #12]	@ (80012c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012b2:	5ccb      	ldrb	r3, [r1, r3]
 80012b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	40023800 	.word	0x40023800
 80012c0:	080056b8 	.word	0x080056b8

080012c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80012c8:	f7ff ffdc 	bl	8001284 <HAL_RCC_GetHCLKFreq>
 80012cc:	4602      	mov	r2, r0
 80012ce:	4b05      	ldr	r3, [pc, #20]	@ (80012e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	0b5b      	lsrs	r3, r3, #13
 80012d4:	f003 0307 	and.w	r3, r3, #7
 80012d8:	4903      	ldr	r1, [pc, #12]	@ (80012e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80012da:	5ccb      	ldrb	r3, [r1, r3]
 80012dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40023800 	.word	0x40023800
 80012e8:	080056b8 	.word	0x080056b8

080012ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	220f      	movs	r2, #15
 80012fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80012fc:	4b12      	ldr	r3, [pc, #72]	@ (8001348 <HAL_RCC_GetClockConfig+0x5c>)
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	f003 0203 	and.w	r2, r3, #3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001308:	4b0f      	ldr	r3, [pc, #60]	@ (8001348 <HAL_RCC_GetClockConfig+0x5c>)
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001314:	4b0c      	ldr	r3, [pc, #48]	@ (8001348 <HAL_RCC_GetClockConfig+0x5c>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001320:	4b09      	ldr	r3, [pc, #36]	@ (8001348 <HAL_RCC_GetClockConfig+0x5c>)
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	08db      	lsrs	r3, r3, #3
 8001326:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800132e:	4b07      	ldr	r3, [pc, #28]	@ (800134c <HAL_RCC_GetClockConfig+0x60>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 020f 	and.w	r2, r3, #15
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	601a      	str	r2, [r3, #0]
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	40023800 	.word	0x40023800
 800134c:	40023c00 	.word	0x40023c00

08001350 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001350:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001354:	b0ae      	sub	sp, #184	@ 0xb8
 8001356:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001358:	2300      	movs	r3, #0
 800135a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800135e:	2300      	movs	r3, #0
 8001360:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001364:	2300      	movs	r3, #0
 8001366:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800136a:	2300      	movs	r3, #0
 800136c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001370:	2300      	movs	r3, #0
 8001372:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001376:	4bcb      	ldr	r3, [pc, #812]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x354>)
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	f003 030c 	and.w	r3, r3, #12
 800137e:	2b0c      	cmp	r3, #12
 8001380:	f200 8206 	bhi.w	8001790 <HAL_RCC_GetSysClockFreq+0x440>
 8001384:	a201      	add	r2, pc, #4	@ (adr r2, 800138c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800138a:	bf00      	nop
 800138c:	080013c1 	.word	0x080013c1
 8001390:	08001791 	.word	0x08001791
 8001394:	08001791 	.word	0x08001791
 8001398:	08001791 	.word	0x08001791
 800139c:	080013c9 	.word	0x080013c9
 80013a0:	08001791 	.word	0x08001791
 80013a4:	08001791 	.word	0x08001791
 80013a8:	08001791 	.word	0x08001791
 80013ac:	080013d1 	.word	0x080013d1
 80013b0:	08001791 	.word	0x08001791
 80013b4:	08001791 	.word	0x08001791
 80013b8:	08001791 	.word	0x08001791
 80013bc:	080015c1 	.word	0x080015c1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013c0:	4bb9      	ldr	r3, [pc, #740]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x358>)
 80013c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013c6:	e1e7      	b.n	8001798 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013c8:	4bb8      	ldr	r3, [pc, #736]	@ (80016ac <HAL_RCC_GetSysClockFreq+0x35c>)
 80013ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013ce:	e1e3      	b.n	8001798 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013d0:	4bb4      	ldr	r3, [pc, #720]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80013d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013dc:	4bb1      	ldr	r3, [pc, #708]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d071      	beq.n	80014cc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013e8:	4bae      	ldr	r3, [pc, #696]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	099b      	lsrs	r3, r3, #6
 80013ee:	2200      	movs	r2, #0
 80013f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80013f4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80013f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80013fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001400:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001404:	2300      	movs	r3, #0
 8001406:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800140a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800140e:	4622      	mov	r2, r4
 8001410:	462b      	mov	r3, r5
 8001412:	f04f 0000 	mov.w	r0, #0
 8001416:	f04f 0100 	mov.w	r1, #0
 800141a:	0159      	lsls	r1, r3, #5
 800141c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001420:	0150      	lsls	r0, r2, #5
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	4621      	mov	r1, r4
 8001428:	1a51      	subs	r1, r2, r1
 800142a:	6439      	str	r1, [r7, #64]	@ 0x40
 800142c:	4629      	mov	r1, r5
 800142e:	eb63 0301 	sbc.w	r3, r3, r1
 8001432:	647b      	str	r3, [r7, #68]	@ 0x44
 8001434:	f04f 0200 	mov.w	r2, #0
 8001438:	f04f 0300 	mov.w	r3, #0
 800143c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001440:	4649      	mov	r1, r9
 8001442:	018b      	lsls	r3, r1, #6
 8001444:	4641      	mov	r1, r8
 8001446:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800144a:	4641      	mov	r1, r8
 800144c:	018a      	lsls	r2, r1, #6
 800144e:	4641      	mov	r1, r8
 8001450:	1a51      	subs	r1, r2, r1
 8001452:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001454:	4649      	mov	r1, r9
 8001456:	eb63 0301 	sbc.w	r3, r3, r1
 800145a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800145c:	f04f 0200 	mov.w	r2, #0
 8001460:	f04f 0300 	mov.w	r3, #0
 8001464:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001468:	4649      	mov	r1, r9
 800146a:	00cb      	lsls	r3, r1, #3
 800146c:	4641      	mov	r1, r8
 800146e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001472:	4641      	mov	r1, r8
 8001474:	00ca      	lsls	r2, r1, #3
 8001476:	4610      	mov	r0, r2
 8001478:	4619      	mov	r1, r3
 800147a:	4603      	mov	r3, r0
 800147c:	4622      	mov	r2, r4
 800147e:	189b      	adds	r3, r3, r2
 8001480:	633b      	str	r3, [r7, #48]	@ 0x30
 8001482:	462b      	mov	r3, r5
 8001484:	460a      	mov	r2, r1
 8001486:	eb42 0303 	adc.w	r3, r2, r3
 800148a:	637b      	str	r3, [r7, #52]	@ 0x34
 800148c:	f04f 0200 	mov.w	r2, #0
 8001490:	f04f 0300 	mov.w	r3, #0
 8001494:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001498:	4629      	mov	r1, r5
 800149a:	024b      	lsls	r3, r1, #9
 800149c:	4621      	mov	r1, r4
 800149e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80014a2:	4621      	mov	r1, r4
 80014a4:	024a      	lsls	r2, r1, #9
 80014a6:	4610      	mov	r0, r2
 80014a8:	4619      	mov	r1, r3
 80014aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80014ae:	2200      	movs	r2, #0
 80014b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80014b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014b8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80014bc:	f7fe fea8 	bl	8000210 <__aeabi_uldivmod>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4613      	mov	r3, r2
 80014c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80014ca:	e067      	b.n	800159c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014cc:	4b75      	ldr	r3, [pc, #468]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	099b      	lsrs	r3, r3, #6
 80014d2:	2200      	movs	r2, #0
 80014d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80014d8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80014dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80014e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80014e6:	2300      	movs	r3, #0
 80014e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80014ea:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80014ee:	4622      	mov	r2, r4
 80014f0:	462b      	mov	r3, r5
 80014f2:	f04f 0000 	mov.w	r0, #0
 80014f6:	f04f 0100 	mov.w	r1, #0
 80014fa:	0159      	lsls	r1, r3, #5
 80014fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001500:	0150      	lsls	r0, r2, #5
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	4621      	mov	r1, r4
 8001508:	1a51      	subs	r1, r2, r1
 800150a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800150c:	4629      	mov	r1, r5
 800150e:	eb63 0301 	sbc.w	r3, r3, r1
 8001512:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	f04f 0300 	mov.w	r3, #0
 800151c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001520:	4649      	mov	r1, r9
 8001522:	018b      	lsls	r3, r1, #6
 8001524:	4641      	mov	r1, r8
 8001526:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800152a:	4641      	mov	r1, r8
 800152c:	018a      	lsls	r2, r1, #6
 800152e:	4641      	mov	r1, r8
 8001530:	ebb2 0a01 	subs.w	sl, r2, r1
 8001534:	4649      	mov	r1, r9
 8001536:	eb63 0b01 	sbc.w	fp, r3, r1
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	f04f 0300 	mov.w	r3, #0
 8001542:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001546:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800154a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800154e:	4692      	mov	sl, r2
 8001550:	469b      	mov	fp, r3
 8001552:	4623      	mov	r3, r4
 8001554:	eb1a 0303 	adds.w	r3, sl, r3
 8001558:	623b      	str	r3, [r7, #32]
 800155a:	462b      	mov	r3, r5
 800155c:	eb4b 0303 	adc.w	r3, fp, r3
 8001560:	627b      	str	r3, [r7, #36]	@ 0x24
 8001562:	f04f 0200 	mov.w	r2, #0
 8001566:	f04f 0300 	mov.w	r3, #0
 800156a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800156e:	4629      	mov	r1, r5
 8001570:	028b      	lsls	r3, r1, #10
 8001572:	4621      	mov	r1, r4
 8001574:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001578:	4621      	mov	r1, r4
 800157a:	028a      	lsls	r2, r1, #10
 800157c:	4610      	mov	r0, r2
 800157e:	4619      	mov	r1, r3
 8001580:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001584:	2200      	movs	r2, #0
 8001586:	673b      	str	r3, [r7, #112]	@ 0x70
 8001588:	677a      	str	r2, [r7, #116]	@ 0x74
 800158a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800158e:	f7fe fe3f 	bl	8000210 <__aeabi_uldivmod>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	4613      	mov	r3, r2
 8001598:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800159c:	4b41      	ldr	r3, [pc, #260]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x354>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	0c1b      	lsrs	r3, r3, #16
 80015a2:	f003 0303 	and.w	r3, r3, #3
 80015a6:	3301      	adds	r3, #1
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80015ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80015b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015be:	e0eb      	b.n	8001798 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015c0:	4b38      	ldr	r3, [pc, #224]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015cc:	4b35      	ldr	r3, [pc, #212]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d06b      	beq.n	80016b0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015d8:	4b32      	ldr	r3, [pc, #200]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	099b      	lsrs	r3, r3, #6
 80015de:	2200      	movs	r2, #0
 80015e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80015e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80015e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015ea:	663b      	str	r3, [r7, #96]	@ 0x60
 80015ec:	2300      	movs	r3, #0
 80015ee:	667b      	str	r3, [r7, #100]	@ 0x64
 80015f0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80015f4:	4622      	mov	r2, r4
 80015f6:	462b      	mov	r3, r5
 80015f8:	f04f 0000 	mov.w	r0, #0
 80015fc:	f04f 0100 	mov.w	r1, #0
 8001600:	0159      	lsls	r1, r3, #5
 8001602:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001606:	0150      	lsls	r0, r2, #5
 8001608:	4602      	mov	r2, r0
 800160a:	460b      	mov	r3, r1
 800160c:	4621      	mov	r1, r4
 800160e:	1a51      	subs	r1, r2, r1
 8001610:	61b9      	str	r1, [r7, #24]
 8001612:	4629      	mov	r1, r5
 8001614:	eb63 0301 	sbc.w	r3, r3, r1
 8001618:	61fb      	str	r3, [r7, #28]
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	f04f 0300 	mov.w	r3, #0
 8001622:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001626:	4659      	mov	r1, fp
 8001628:	018b      	lsls	r3, r1, #6
 800162a:	4651      	mov	r1, sl
 800162c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001630:	4651      	mov	r1, sl
 8001632:	018a      	lsls	r2, r1, #6
 8001634:	4651      	mov	r1, sl
 8001636:	ebb2 0801 	subs.w	r8, r2, r1
 800163a:	4659      	mov	r1, fp
 800163c:	eb63 0901 	sbc.w	r9, r3, r1
 8001640:	f04f 0200 	mov.w	r2, #0
 8001644:	f04f 0300 	mov.w	r3, #0
 8001648:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800164c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001650:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001654:	4690      	mov	r8, r2
 8001656:	4699      	mov	r9, r3
 8001658:	4623      	mov	r3, r4
 800165a:	eb18 0303 	adds.w	r3, r8, r3
 800165e:	613b      	str	r3, [r7, #16]
 8001660:	462b      	mov	r3, r5
 8001662:	eb49 0303 	adc.w	r3, r9, r3
 8001666:	617b      	str	r3, [r7, #20]
 8001668:	f04f 0200 	mov.w	r2, #0
 800166c:	f04f 0300 	mov.w	r3, #0
 8001670:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001674:	4629      	mov	r1, r5
 8001676:	024b      	lsls	r3, r1, #9
 8001678:	4621      	mov	r1, r4
 800167a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800167e:	4621      	mov	r1, r4
 8001680:	024a      	lsls	r2, r1, #9
 8001682:	4610      	mov	r0, r2
 8001684:	4619      	mov	r1, r3
 8001686:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800168a:	2200      	movs	r2, #0
 800168c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800168e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001690:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001694:	f7fe fdbc 	bl	8000210 <__aeabi_uldivmod>
 8001698:	4602      	mov	r2, r0
 800169a:	460b      	mov	r3, r1
 800169c:	4613      	mov	r3, r2
 800169e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80016a2:	e065      	b.n	8001770 <HAL_RCC_GetSysClockFreq+0x420>
 80016a4:	40023800 	.word	0x40023800
 80016a8:	00f42400 	.word	0x00f42400
 80016ac:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016b0:	4b3d      	ldr	r3, [pc, #244]	@ (80017a8 <HAL_RCC_GetSysClockFreq+0x458>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	099b      	lsrs	r3, r3, #6
 80016b6:	2200      	movs	r2, #0
 80016b8:	4618      	mov	r0, r3
 80016ba:	4611      	mov	r1, r2
 80016bc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80016c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80016c2:	2300      	movs	r3, #0
 80016c4:	657b      	str	r3, [r7, #84]	@ 0x54
 80016c6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80016ca:	4642      	mov	r2, r8
 80016cc:	464b      	mov	r3, r9
 80016ce:	f04f 0000 	mov.w	r0, #0
 80016d2:	f04f 0100 	mov.w	r1, #0
 80016d6:	0159      	lsls	r1, r3, #5
 80016d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016dc:	0150      	lsls	r0, r2, #5
 80016de:	4602      	mov	r2, r0
 80016e0:	460b      	mov	r3, r1
 80016e2:	4641      	mov	r1, r8
 80016e4:	1a51      	subs	r1, r2, r1
 80016e6:	60b9      	str	r1, [r7, #8]
 80016e8:	4649      	mov	r1, r9
 80016ea:	eb63 0301 	sbc.w	r3, r3, r1
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	f04f 0200 	mov.w	r2, #0
 80016f4:	f04f 0300 	mov.w	r3, #0
 80016f8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80016fc:	4659      	mov	r1, fp
 80016fe:	018b      	lsls	r3, r1, #6
 8001700:	4651      	mov	r1, sl
 8001702:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001706:	4651      	mov	r1, sl
 8001708:	018a      	lsls	r2, r1, #6
 800170a:	4651      	mov	r1, sl
 800170c:	1a54      	subs	r4, r2, r1
 800170e:	4659      	mov	r1, fp
 8001710:	eb63 0501 	sbc.w	r5, r3, r1
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	f04f 0300 	mov.w	r3, #0
 800171c:	00eb      	lsls	r3, r5, #3
 800171e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001722:	00e2      	lsls	r2, r4, #3
 8001724:	4614      	mov	r4, r2
 8001726:	461d      	mov	r5, r3
 8001728:	4643      	mov	r3, r8
 800172a:	18e3      	adds	r3, r4, r3
 800172c:	603b      	str	r3, [r7, #0]
 800172e:	464b      	mov	r3, r9
 8001730:	eb45 0303 	adc.w	r3, r5, r3
 8001734:	607b      	str	r3, [r7, #4]
 8001736:	f04f 0200 	mov.w	r2, #0
 800173a:	f04f 0300 	mov.w	r3, #0
 800173e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001742:	4629      	mov	r1, r5
 8001744:	028b      	lsls	r3, r1, #10
 8001746:	4621      	mov	r1, r4
 8001748:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800174c:	4621      	mov	r1, r4
 800174e:	028a      	lsls	r2, r1, #10
 8001750:	4610      	mov	r0, r2
 8001752:	4619      	mov	r1, r3
 8001754:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001758:	2200      	movs	r2, #0
 800175a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800175c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800175e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001762:	f7fe fd55 	bl	8000210 <__aeabi_uldivmod>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4613      	mov	r3, r2
 800176c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001770:	4b0d      	ldr	r3, [pc, #52]	@ (80017a8 <HAL_RCC_GetSysClockFreq+0x458>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	0f1b      	lsrs	r3, r3, #28
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800177e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001782:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001786:	fbb2 f3f3 	udiv	r3, r2, r3
 800178a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800178e:	e003      	b.n	8001798 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001790:	4b06      	ldr	r3, [pc, #24]	@ (80017ac <HAL_RCC_GetSysClockFreq+0x45c>)
 8001792:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001796:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001798:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800179c:	4618      	mov	r0, r3
 800179e:	37b8      	adds	r7, #184	@ 0xb8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017a6:	bf00      	nop
 80017a8:	40023800 	.word	0x40023800
 80017ac:	00f42400 	.word	0x00f42400

080017b0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e28d      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f000 8083 	beq.w	80018d6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80017d0:	4b94      	ldr	r3, [pc, #592]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	f003 030c 	and.w	r3, r3, #12
 80017d8:	2b04      	cmp	r3, #4
 80017da:	d019      	beq.n	8001810 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017dc:	4b91      	ldr	r3, [pc, #580]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	f003 030c 	and.w	r3, r3, #12
        || \
 80017e4:	2b08      	cmp	r3, #8
 80017e6:	d106      	bne.n	80017f6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017e8:	4b8e      	ldr	r3, [pc, #568]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017f4:	d00c      	beq.n	8001810 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017f6:	4b8b      	ldr	r3, [pc, #556]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017fe:	2b0c      	cmp	r3, #12
 8001800:	d112      	bne.n	8001828 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001802:	4b88      	ldr	r3, [pc, #544]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800180a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800180e:	d10b      	bne.n	8001828 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001810:	4b84      	ldr	r3, [pc, #528]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d05b      	beq.n	80018d4 <HAL_RCC_OscConfig+0x124>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d157      	bne.n	80018d4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	e25a      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001830:	d106      	bne.n	8001840 <HAL_RCC_OscConfig+0x90>
 8001832:	4b7c      	ldr	r3, [pc, #496]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a7b      	ldr	r2, [pc, #492]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001838:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800183c:	6013      	str	r3, [r2, #0]
 800183e:	e01d      	b.n	800187c <HAL_RCC_OscConfig+0xcc>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001848:	d10c      	bne.n	8001864 <HAL_RCC_OscConfig+0xb4>
 800184a:	4b76      	ldr	r3, [pc, #472]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a75      	ldr	r2, [pc, #468]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001850:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	4b73      	ldr	r3, [pc, #460]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a72      	ldr	r2, [pc, #456]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 800185c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001860:	6013      	str	r3, [r2, #0]
 8001862:	e00b      	b.n	800187c <HAL_RCC_OscConfig+0xcc>
 8001864:	4b6f      	ldr	r3, [pc, #444]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a6e      	ldr	r2, [pc, #440]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 800186a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	4b6c      	ldr	r3, [pc, #432]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a6b      	ldr	r2, [pc, #428]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001876:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800187a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d013      	beq.n	80018ac <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001884:	f7ff f92c 	bl	8000ae0 <HAL_GetTick>
 8001888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800188a:	e008      	b.n	800189e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800188c:	f7ff f928 	bl	8000ae0 <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	2b64      	cmp	r3, #100	@ 0x64
 8001898:	d901      	bls.n	800189e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e21f      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800189e:	4b61      	ldr	r3, [pc, #388]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d0f0      	beq.n	800188c <HAL_RCC_OscConfig+0xdc>
 80018aa:	e014      	b.n	80018d6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ac:	f7ff f918 	bl	8000ae0 <HAL_GetTick>
 80018b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018b4:	f7ff f914 	bl	8000ae0 <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b64      	cmp	r3, #100	@ 0x64
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e20b      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018c6:	4b57      	ldr	r3, [pc, #348]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d1f0      	bne.n	80018b4 <HAL_RCC_OscConfig+0x104>
 80018d2:	e000      	b.n	80018d6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d06f      	beq.n	80019c2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80018e2:	4b50      	ldr	r3, [pc, #320]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f003 030c 	and.w	r3, r3, #12
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d017      	beq.n	800191e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018ee:	4b4d      	ldr	r3, [pc, #308]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f003 030c 	and.w	r3, r3, #12
        || \
 80018f6:	2b08      	cmp	r3, #8
 80018f8:	d105      	bne.n	8001906 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d00b      	beq.n	800191e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001906:	4b47      	ldr	r3, [pc, #284]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800190e:	2b0c      	cmp	r3, #12
 8001910:	d11c      	bne.n	800194c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001912:	4b44      	ldr	r3, [pc, #272]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d116      	bne.n	800194c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800191e:	4b41      	ldr	r3, [pc, #260]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0302 	and.w	r3, r3, #2
 8001926:	2b00      	cmp	r3, #0
 8001928:	d005      	beq.n	8001936 <HAL_RCC_OscConfig+0x186>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	68db      	ldr	r3, [r3, #12]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d001      	beq.n	8001936 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e1d3      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001936:	4b3b      	ldr	r3, [pc, #236]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	691b      	ldr	r3, [r3, #16]
 8001942:	00db      	lsls	r3, r3, #3
 8001944:	4937      	ldr	r1, [pc, #220]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001946:	4313      	orrs	r3, r2
 8001948:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800194a:	e03a      	b.n	80019c2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d020      	beq.n	8001996 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001954:	4b34      	ldr	r3, [pc, #208]	@ (8001a28 <HAL_RCC_OscConfig+0x278>)
 8001956:	2201      	movs	r2, #1
 8001958:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800195a:	f7ff f8c1 	bl	8000ae0 <HAL_GetTick>
 800195e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001960:	e008      	b.n	8001974 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001962:	f7ff f8bd 	bl	8000ae0 <HAL_GetTick>
 8001966:	4602      	mov	r2, r0
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d901      	bls.n	8001974 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001970:	2303      	movs	r3, #3
 8001972:	e1b4      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001974:	4b2b      	ldr	r3, [pc, #172]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 0302 	and.w	r3, r3, #2
 800197c:	2b00      	cmp	r3, #0
 800197e:	d0f0      	beq.n	8001962 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001980:	4b28      	ldr	r3, [pc, #160]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	691b      	ldr	r3, [r3, #16]
 800198c:	00db      	lsls	r3, r3, #3
 800198e:	4925      	ldr	r1, [pc, #148]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 8001990:	4313      	orrs	r3, r2
 8001992:	600b      	str	r3, [r1, #0]
 8001994:	e015      	b.n	80019c2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001996:	4b24      	ldr	r3, [pc, #144]	@ (8001a28 <HAL_RCC_OscConfig+0x278>)
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800199c:	f7ff f8a0 	bl	8000ae0 <HAL_GetTick>
 80019a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019a2:	e008      	b.n	80019b6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019a4:	f7ff f89c 	bl	8000ae0 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e193      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1f0      	bne.n	80019a4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 0308 	and.w	r3, r3, #8
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d036      	beq.n	8001a3c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	695b      	ldr	r3, [r3, #20]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d016      	beq.n	8001a04 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019d6:	4b15      	ldr	r3, [pc, #84]	@ (8001a2c <HAL_RCC_OscConfig+0x27c>)
 80019d8:	2201      	movs	r2, #1
 80019da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019dc:	f7ff f880 	bl	8000ae0 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019e4:	f7ff f87c 	bl	8000ae0 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e173      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001a24 <HAL_RCC_OscConfig+0x274>)
 80019f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0f0      	beq.n	80019e4 <HAL_RCC_OscConfig+0x234>
 8001a02:	e01b      	b.n	8001a3c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a04:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <HAL_RCC_OscConfig+0x27c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a0a:	f7ff f869 	bl	8000ae0 <HAL_GetTick>
 8001a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a10:	e00e      	b.n	8001a30 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a12:	f7ff f865 	bl	8000ae0 <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d907      	bls.n	8001a30 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e15c      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
 8001a24:	40023800 	.word	0x40023800
 8001a28:	42470000 	.word	0x42470000
 8001a2c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a30:	4b8a      	ldr	r3, [pc, #552]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001a32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a34:	f003 0302 	and.w	r3, r3, #2
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d1ea      	bne.n	8001a12 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0304 	and.w	r3, r3, #4
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f000 8097 	beq.w	8001b78 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a4e:	4b83      	ldr	r3, [pc, #524]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d10f      	bne.n	8001a7a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	4b7f      	ldr	r3, [pc, #508]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a62:	4a7e      	ldr	r2, [pc, #504]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001a64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a68:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a6a:	4b7c      	ldr	r3, [pc, #496]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a76:	2301      	movs	r3, #1
 8001a78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a7a:	4b79      	ldr	r3, [pc, #484]	@ (8001c60 <HAL_RCC_OscConfig+0x4b0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d118      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a86:	4b76      	ldr	r3, [pc, #472]	@ (8001c60 <HAL_RCC_OscConfig+0x4b0>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a75      	ldr	r2, [pc, #468]	@ (8001c60 <HAL_RCC_OscConfig+0x4b0>)
 8001a8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a92:	f7ff f825 	bl	8000ae0 <HAL_GetTick>
 8001a96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a98:	e008      	b.n	8001aac <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a9a:	f7ff f821 	bl	8000ae0 <HAL_GetTick>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e118      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aac:	4b6c      	ldr	r3, [pc, #432]	@ (8001c60 <HAL_RCC_OscConfig+0x4b0>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0f0      	beq.n	8001a9a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d106      	bne.n	8001ace <HAL_RCC_OscConfig+0x31e>
 8001ac0:	4b66      	ldr	r3, [pc, #408]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001ac2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ac4:	4a65      	ldr	r2, [pc, #404]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001ac6:	f043 0301 	orr.w	r3, r3, #1
 8001aca:	6713      	str	r3, [r2, #112]	@ 0x70
 8001acc:	e01c      	b.n	8001b08 <HAL_RCC_OscConfig+0x358>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	2b05      	cmp	r3, #5
 8001ad4:	d10c      	bne.n	8001af0 <HAL_RCC_OscConfig+0x340>
 8001ad6:	4b61      	ldr	r3, [pc, #388]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ada:	4a60      	ldr	r2, [pc, #384]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001adc:	f043 0304 	orr.w	r3, r3, #4
 8001ae0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ae2:	4b5e      	ldr	r3, [pc, #376]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ae6:	4a5d      	ldr	r2, [pc, #372]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	6713      	str	r3, [r2, #112]	@ 0x70
 8001aee:	e00b      	b.n	8001b08 <HAL_RCC_OscConfig+0x358>
 8001af0:	4b5a      	ldr	r3, [pc, #360]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001af4:	4a59      	ldr	r2, [pc, #356]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001af6:	f023 0301 	bic.w	r3, r3, #1
 8001afa:	6713      	str	r3, [r2, #112]	@ 0x70
 8001afc:	4b57      	ldr	r3, [pc, #348]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b00:	4a56      	ldr	r2, [pc, #344]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001b02:	f023 0304 	bic.w	r3, r3, #4
 8001b06:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d015      	beq.n	8001b3c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b10:	f7fe ffe6 	bl	8000ae0 <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b16:	e00a      	b.n	8001b2e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b18:	f7fe ffe2 	bl	8000ae0 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e0d7      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b2e:	4b4b      	ldr	r3, [pc, #300]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d0ee      	beq.n	8001b18 <HAL_RCC_OscConfig+0x368>
 8001b3a:	e014      	b.n	8001b66 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b3c:	f7fe ffd0 	bl	8000ae0 <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b42:	e00a      	b.n	8001b5a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b44:	f7fe ffcc 	bl	8000ae0 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d901      	bls.n	8001b5a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e0c1      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b5a:	4b40      	ldr	r3, [pc, #256]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d1ee      	bne.n	8001b44 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b66:	7dfb      	ldrb	r3, [r7, #23]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d105      	bne.n	8001b78 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b6c:	4b3b      	ldr	r3, [pc, #236]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b70:	4a3a      	ldr	r2, [pc, #232]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001b72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b76:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f000 80ad 	beq.w	8001cdc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b82:	4b36      	ldr	r3, [pc, #216]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f003 030c 	and.w	r3, r3, #12
 8001b8a:	2b08      	cmp	r3, #8
 8001b8c:	d060      	beq.n	8001c50 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	699b      	ldr	r3, [r3, #24]
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d145      	bne.n	8001c22 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b96:	4b33      	ldr	r3, [pc, #204]	@ (8001c64 <HAL_RCC_OscConfig+0x4b4>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b9c:	f7fe ffa0 	bl	8000ae0 <HAL_GetTick>
 8001ba0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba4:	f7fe ff9c 	bl	8000ae0 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e093      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bb6:	4b29      	ldr	r3, [pc, #164]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1f0      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69da      	ldr	r2, [r3, #28]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6a1b      	ldr	r3, [r3, #32]
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd0:	019b      	lsls	r3, r3, #6
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd8:	085b      	lsrs	r3, r3, #1
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	041b      	lsls	r3, r3, #16
 8001bde:	431a      	orrs	r2, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be4:	061b      	lsls	r3, r3, #24
 8001be6:	431a      	orrs	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bec:	071b      	lsls	r3, r3, #28
 8001bee:	491b      	ldr	r1, [pc, #108]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c64 <HAL_RCC_OscConfig+0x4b4>)
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfa:	f7fe ff71 	bl	8000ae0 <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c02:	f7fe ff6d 	bl	8000ae0 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e064      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c14:	4b11      	ldr	r3, [pc, #68]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0f0      	beq.n	8001c02 <HAL_RCC_OscConfig+0x452>
 8001c20:	e05c      	b.n	8001cdc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c22:	4b10      	ldr	r3, [pc, #64]	@ (8001c64 <HAL_RCC_OscConfig+0x4b4>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c28:	f7fe ff5a 	bl	8000ae0 <HAL_GetTick>
 8001c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c2e:	e008      	b.n	8001c42 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c30:	f7fe ff56 	bl	8000ae0 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e04d      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c42:	4b06      	ldr	r3, [pc, #24]	@ (8001c5c <HAL_RCC_OscConfig+0x4ac>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d1f0      	bne.n	8001c30 <HAL_RCC_OscConfig+0x480>
 8001c4e:	e045      	b.n	8001cdc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	699b      	ldr	r3, [r3, #24]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d107      	bne.n	8001c68 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e040      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	40007000 	.word	0x40007000
 8001c64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c68:	4b1f      	ldr	r3, [pc, #124]	@ (8001ce8 <HAL_RCC_OscConfig+0x538>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d030      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d129      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d122      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c98:	4013      	ands	r3, r2
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d119      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cae:	085b      	lsrs	r3, r3, #1
 8001cb0:	3b01      	subs	r3, #1
 8001cb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d10f      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d107      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d001      	beq.n	8001cdc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e000      	b.n	8001cde <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3718      	adds	r7, #24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40023800 	.word	0x40023800

08001cec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e041      	b.n	8001d82 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d106      	bne.n	8001d18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f839 	bl	8001d8a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2202      	movs	r2, #2
 8001d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	3304      	adds	r3, #4
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4610      	mov	r0, r2
 8001d2c:	f000 f9c0 	bl	80020b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2201      	movs	r2, #1
 8001d34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2201      	movs	r2, #1
 8001d44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b083      	sub	sp, #12
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d92:	bf00      	nop
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
	...

08001da0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d001      	beq.n	8001db8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e04e      	b.n	8001e56 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2202      	movs	r2, #2
 8001dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	68da      	ldr	r2, [r3, #12]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f042 0201 	orr.w	r2, r2, #1
 8001dce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a23      	ldr	r2, [pc, #140]	@ (8001e64 <HAL_TIM_Base_Start_IT+0xc4>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d022      	beq.n	8001e20 <HAL_TIM_Base_Start_IT+0x80>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001de2:	d01d      	beq.n	8001e20 <HAL_TIM_Base_Start_IT+0x80>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a1f      	ldr	r2, [pc, #124]	@ (8001e68 <HAL_TIM_Base_Start_IT+0xc8>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d018      	beq.n	8001e20 <HAL_TIM_Base_Start_IT+0x80>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a1e      	ldr	r2, [pc, #120]	@ (8001e6c <HAL_TIM_Base_Start_IT+0xcc>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d013      	beq.n	8001e20 <HAL_TIM_Base_Start_IT+0x80>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a1c      	ldr	r2, [pc, #112]	@ (8001e70 <HAL_TIM_Base_Start_IT+0xd0>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d00e      	beq.n	8001e20 <HAL_TIM_Base_Start_IT+0x80>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a1b      	ldr	r2, [pc, #108]	@ (8001e74 <HAL_TIM_Base_Start_IT+0xd4>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d009      	beq.n	8001e20 <HAL_TIM_Base_Start_IT+0x80>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a19      	ldr	r2, [pc, #100]	@ (8001e78 <HAL_TIM_Base_Start_IT+0xd8>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d004      	beq.n	8001e20 <HAL_TIM_Base_Start_IT+0x80>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a18      	ldr	r2, [pc, #96]	@ (8001e7c <HAL_TIM_Base_Start_IT+0xdc>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d111      	bne.n	8001e44 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	2b06      	cmp	r3, #6
 8001e30:	d010      	beq.n	8001e54 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f042 0201 	orr.w	r2, r2, #1
 8001e40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e42:	e007      	b.n	8001e54 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f042 0201 	orr.w	r2, r2, #1
 8001e52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	40010000 	.word	0x40010000
 8001e68:	40000400 	.word	0x40000400
 8001e6c:	40000800 	.word	0x40000800
 8001e70:	40000c00 	.word	0x40000c00
 8001e74:	40010400 	.word	0x40010400
 8001e78:	40014000 	.word	0x40014000
 8001e7c:	40001800 	.word	0x40001800

08001e80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d020      	beq.n	8001ee4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	f003 0302 	and.w	r3, r3, #2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d01b      	beq.n	8001ee4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f06f 0202 	mvn.w	r2, #2
 8001eb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2201      	movs	r2, #1
 8001eba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	f003 0303 	and.w	r3, r3, #3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d003      	beq.n	8001ed2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f000 f8d2 	bl	8002074 <HAL_TIM_IC_CaptureCallback>
 8001ed0:	e005      	b.n	8001ede <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f8c4 	bl	8002060 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f000 f8d5 	bl	8002088 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	f003 0304 	and.w	r3, r3, #4
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d020      	beq.n	8001f30 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f003 0304 	and.w	r3, r3, #4
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d01b      	beq.n	8001f30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f06f 0204 	mvn.w	r2, #4
 8001f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2202      	movs	r2, #2
 8001f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d003      	beq.n	8001f1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f000 f8ac 	bl	8002074 <HAL_TIM_IC_CaptureCallback>
 8001f1c:	e005      	b.n	8001f2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 f89e 	bl	8002060 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f000 f8af 	bl	8002088 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	f003 0308 	and.w	r3, r3, #8
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d020      	beq.n	8001f7c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f003 0308 	and.w	r3, r3, #8
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d01b      	beq.n	8001f7c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f06f 0208 	mvn.w	r2, #8
 8001f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2204      	movs	r2, #4
 8001f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	f003 0303 	and.w	r3, r3, #3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f000 f886 	bl	8002074 <HAL_TIM_IC_CaptureCallback>
 8001f68:	e005      	b.n	8001f76 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f000 f878 	bl	8002060 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f000 f889 	bl	8002088 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	f003 0310 	and.w	r3, r3, #16
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d020      	beq.n	8001fc8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	f003 0310 	and.w	r3, r3, #16
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d01b      	beq.n	8001fc8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f06f 0210 	mvn.w	r2, #16
 8001f98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2208      	movs	r2, #8
 8001f9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f000 f860 	bl	8002074 <HAL_TIM_IC_CaptureCallback>
 8001fb4:	e005      	b.n	8001fc2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f000 f852 	bl	8002060 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f000 f863 	bl	8002088 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d00c      	beq.n	8001fec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d007      	beq.n	8001fec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f06f 0201 	mvn.w	r2, #1
 8001fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f7fe fbda 	bl	80007a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d00c      	beq.n	8002010 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d007      	beq.n	8002010 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 f906 	bl	800221c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00c      	beq.n	8002034 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002020:	2b00      	cmp	r3, #0
 8002022:	d007      	beq.n	8002034 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800202c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f000 f834 	bl	800209c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	f003 0320 	and.w	r3, r3, #32
 800203a:	2b00      	cmp	r3, #0
 800203c:	d00c      	beq.n	8002058 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	f003 0320 	and.w	r3, r3, #32
 8002044:	2b00      	cmp	r3, #0
 8002046:	d007      	beq.n	8002058 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f06f 0220 	mvn.w	r2, #32
 8002050:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f8d8 	bl	8002208 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002058:	bf00      	nop
 800205a:	3710      	adds	r7, #16
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002090:	bf00      	nop
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4a46      	ldr	r2, [pc, #280]	@ (80021dc <TIM_Base_SetConfig+0x12c>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d013      	beq.n	80020f0 <TIM_Base_SetConfig+0x40>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020ce:	d00f      	beq.n	80020f0 <TIM_Base_SetConfig+0x40>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4a43      	ldr	r2, [pc, #268]	@ (80021e0 <TIM_Base_SetConfig+0x130>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d00b      	beq.n	80020f0 <TIM_Base_SetConfig+0x40>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a42      	ldr	r2, [pc, #264]	@ (80021e4 <TIM_Base_SetConfig+0x134>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d007      	beq.n	80020f0 <TIM_Base_SetConfig+0x40>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a41      	ldr	r2, [pc, #260]	@ (80021e8 <TIM_Base_SetConfig+0x138>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d003      	beq.n	80020f0 <TIM_Base_SetConfig+0x40>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4a40      	ldr	r2, [pc, #256]	@ (80021ec <TIM_Base_SetConfig+0x13c>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d108      	bne.n	8002102 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	4313      	orrs	r3, r2
 8002100:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a35      	ldr	r2, [pc, #212]	@ (80021dc <TIM_Base_SetConfig+0x12c>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d02b      	beq.n	8002162 <TIM_Base_SetConfig+0xb2>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002110:	d027      	beq.n	8002162 <TIM_Base_SetConfig+0xb2>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a32      	ldr	r2, [pc, #200]	@ (80021e0 <TIM_Base_SetConfig+0x130>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d023      	beq.n	8002162 <TIM_Base_SetConfig+0xb2>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a31      	ldr	r2, [pc, #196]	@ (80021e4 <TIM_Base_SetConfig+0x134>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d01f      	beq.n	8002162 <TIM_Base_SetConfig+0xb2>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a30      	ldr	r2, [pc, #192]	@ (80021e8 <TIM_Base_SetConfig+0x138>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d01b      	beq.n	8002162 <TIM_Base_SetConfig+0xb2>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a2f      	ldr	r2, [pc, #188]	@ (80021ec <TIM_Base_SetConfig+0x13c>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d017      	beq.n	8002162 <TIM_Base_SetConfig+0xb2>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a2e      	ldr	r2, [pc, #184]	@ (80021f0 <TIM_Base_SetConfig+0x140>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d013      	beq.n	8002162 <TIM_Base_SetConfig+0xb2>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a2d      	ldr	r2, [pc, #180]	@ (80021f4 <TIM_Base_SetConfig+0x144>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d00f      	beq.n	8002162 <TIM_Base_SetConfig+0xb2>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a2c      	ldr	r2, [pc, #176]	@ (80021f8 <TIM_Base_SetConfig+0x148>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d00b      	beq.n	8002162 <TIM_Base_SetConfig+0xb2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a2b      	ldr	r2, [pc, #172]	@ (80021fc <TIM_Base_SetConfig+0x14c>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d007      	beq.n	8002162 <TIM_Base_SetConfig+0xb2>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a2a      	ldr	r2, [pc, #168]	@ (8002200 <TIM_Base_SetConfig+0x150>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d003      	beq.n	8002162 <TIM_Base_SetConfig+0xb2>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a29      	ldr	r2, [pc, #164]	@ (8002204 <TIM_Base_SetConfig+0x154>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d108      	bne.n	8002174 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002168:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	4313      	orrs	r3, r2
 8002172:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	695b      	ldr	r3, [r3, #20]
 800217e:	4313      	orrs	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	68fa      	ldr	r2, [r7, #12]
 8002186:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	689a      	ldr	r2, [r3, #8]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4a10      	ldr	r2, [pc, #64]	@ (80021dc <TIM_Base_SetConfig+0x12c>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d003      	beq.n	80021a8 <TIM_Base_SetConfig+0xf8>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a12      	ldr	r2, [pc, #72]	@ (80021ec <TIM_Base_SetConfig+0x13c>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d103      	bne.n	80021b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	691a      	ldr	r2, [r3, #16]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2201      	movs	r2, #1
 80021b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d105      	bne.n	80021ce <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	f023 0201 	bic.w	r2, r3, #1
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	611a      	str	r2, [r3, #16]
  }
}
 80021ce:	bf00      	nop
 80021d0:	3714      	adds	r7, #20
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	40010000 	.word	0x40010000
 80021e0:	40000400 	.word	0x40000400
 80021e4:	40000800 	.word	0x40000800
 80021e8:	40000c00 	.word	0x40000c00
 80021ec:	40010400 	.word	0x40010400
 80021f0:	40014000 	.word	0x40014000
 80021f4:	40014400 	.word	0x40014400
 80021f8:	40014800 	.word	0x40014800
 80021fc:	40001800 	.word	0x40001800
 8002200:	40001c00 	.word	0x40001c00
 8002204:	40002000 	.word	0x40002000

08002208 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002224:	bf00      	nop
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d101      	bne.n	8002242 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e042      	b.n	80022c8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002248:	b2db      	uxtb	r3, r3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d106      	bne.n	800225c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f7fe fae6 	bl	8000828 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2224      	movs	r2, #36	@ 0x24
 8002260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68da      	ldr	r2, [r3, #12]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002272:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f000 f973 	bl	8002560 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	691a      	ldr	r2, [r3, #16]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002288:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	695a      	ldr	r2, [r3, #20]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002298:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68da      	ldr	r2, [r3, #12]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80022a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2220      	movs	r2, #32
 80022b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2220      	movs	r2, #32
 80022bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08a      	sub	sp, #40	@ 0x28
 80022d4:	af02      	add	r7, sp, #8
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	603b      	str	r3, [r7, #0]
 80022dc:	4613      	mov	r3, r2
 80022de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	2b20      	cmp	r3, #32
 80022ee:	d175      	bne.n	80023dc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d002      	beq.n	80022fc <HAL_UART_Transmit+0x2c>
 80022f6:	88fb      	ldrh	r3, [r7, #6]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d101      	bne.n	8002300 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e06e      	b.n	80023de <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2200      	movs	r2, #0
 8002304:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2221      	movs	r2, #33	@ 0x21
 800230a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800230e:	f7fe fbe7 	bl	8000ae0 <HAL_GetTick>
 8002312:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	88fa      	ldrh	r2, [r7, #6]
 8002318:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	88fa      	ldrh	r2, [r7, #6]
 800231e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002328:	d108      	bne.n	800233c <HAL_UART_Transmit+0x6c>
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d104      	bne.n	800233c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	61bb      	str	r3, [r7, #24]
 800233a:	e003      	b.n	8002344 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002340:	2300      	movs	r3, #0
 8002342:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002344:	e02e      	b.n	80023a4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	9300      	str	r3, [sp, #0]
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	2200      	movs	r2, #0
 800234e:	2180      	movs	r1, #128	@ 0x80
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f000 f848 	bl	80023e6 <UART_WaitOnFlagUntilTimeout>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d005      	beq.n	8002368 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2220      	movs	r2, #32
 8002360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e03a      	b.n	80023de <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d10b      	bne.n	8002386 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	881b      	ldrh	r3, [r3, #0]
 8002372:	461a      	mov	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800237c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	3302      	adds	r3, #2
 8002382:	61bb      	str	r3, [r7, #24]
 8002384:	e007      	b.n	8002396 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	781a      	ldrb	r2, [r3, #0]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	3301      	adds	r3, #1
 8002394:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800239a:	b29b      	uxth	r3, r3
 800239c:	3b01      	subs	r3, #1
 800239e:	b29a      	uxth	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1cb      	bne.n	8002346 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	9300      	str	r3, [sp, #0]
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	2200      	movs	r2, #0
 80023b6:	2140      	movs	r1, #64	@ 0x40
 80023b8:	68f8      	ldr	r0, [r7, #12]
 80023ba:	f000 f814 	bl	80023e6 <UART_WaitOnFlagUntilTimeout>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d005      	beq.n	80023d0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2220      	movs	r2, #32
 80023c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e006      	b.n	80023de <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2220      	movs	r2, #32
 80023d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80023d8:	2300      	movs	r3, #0
 80023da:	e000      	b.n	80023de <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80023dc:	2302      	movs	r3, #2
  }
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3720      	adds	r7, #32
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b086      	sub	sp, #24
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	60f8      	str	r0, [r7, #12]
 80023ee:	60b9      	str	r1, [r7, #8]
 80023f0:	603b      	str	r3, [r7, #0]
 80023f2:	4613      	mov	r3, r2
 80023f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023f6:	e03b      	b.n	8002470 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023f8:	6a3b      	ldr	r3, [r7, #32]
 80023fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023fe:	d037      	beq.n	8002470 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002400:	f7fe fb6e 	bl	8000ae0 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	6a3a      	ldr	r2, [r7, #32]
 800240c:	429a      	cmp	r2, r3
 800240e:	d302      	bcc.n	8002416 <UART_WaitOnFlagUntilTimeout+0x30>
 8002410:	6a3b      	ldr	r3, [r7, #32]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e03a      	b.n	8002490 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	f003 0304 	and.w	r3, r3, #4
 8002424:	2b00      	cmp	r3, #0
 8002426:	d023      	beq.n	8002470 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	2b80      	cmp	r3, #128	@ 0x80
 800242c:	d020      	beq.n	8002470 <UART_WaitOnFlagUntilTimeout+0x8a>
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	2b40      	cmp	r3, #64	@ 0x40
 8002432:	d01d      	beq.n	8002470 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	2b08      	cmp	r3, #8
 8002440:	d116      	bne.n	8002470 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002442:	2300      	movs	r3, #0
 8002444:	617b      	str	r3, [r7, #20]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	617b      	str	r3, [r7, #20]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	617b      	str	r3, [r7, #20]
 8002456:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	f000 f81d 	bl	8002498 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2208      	movs	r2, #8
 8002462:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e00f      	b.n	8002490 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	4013      	ands	r3, r2
 800247a:	68ba      	ldr	r2, [r7, #8]
 800247c:	429a      	cmp	r2, r3
 800247e:	bf0c      	ite	eq
 8002480:	2301      	moveq	r3, #1
 8002482:	2300      	movne	r3, #0
 8002484:	b2db      	uxtb	r3, r3
 8002486:	461a      	mov	r2, r3
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	429a      	cmp	r2, r3
 800248c:	d0b4      	beq.n	80023f8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3718      	adds	r7, #24
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002498:	b480      	push	{r7}
 800249a:	b095      	sub	sp, #84	@ 0x54
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	330c      	adds	r3, #12
 80024a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024aa:	e853 3f00 	ldrex	r3, [r3]
 80024ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80024b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80024b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	330c      	adds	r3, #12
 80024be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80024c0:	643a      	str	r2, [r7, #64]	@ 0x40
 80024c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80024c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80024c8:	e841 2300 	strex	r3, r2, [r1]
 80024cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80024ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d1e5      	bne.n	80024a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	3314      	adds	r3, #20
 80024da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024dc:	6a3b      	ldr	r3, [r7, #32]
 80024de:	e853 3f00 	ldrex	r3, [r3]
 80024e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	f023 0301 	bic.w	r3, r3, #1
 80024ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	3314      	adds	r3, #20
 80024f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80024f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80024f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024fc:	e841 2300 	strex	r3, r2, [r1]
 8002500:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1e5      	bne.n	80024d4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250c:	2b01      	cmp	r3, #1
 800250e:	d119      	bne.n	8002544 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	330c      	adds	r3, #12
 8002516:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	e853 3f00 	ldrex	r3, [r3]
 800251e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	f023 0310 	bic.w	r3, r3, #16
 8002526:	647b      	str	r3, [r7, #68]	@ 0x44
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	330c      	adds	r3, #12
 800252e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002530:	61ba      	str	r2, [r7, #24]
 8002532:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002534:	6979      	ldr	r1, [r7, #20]
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	e841 2300 	strex	r3, r2, [r1]
 800253c:	613b      	str	r3, [r7, #16]
   return(result);
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d1e5      	bne.n	8002510 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2220      	movs	r2, #32
 8002548:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002552:	bf00      	nop
 8002554:	3754      	adds	r7, #84	@ 0x54
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
	...

08002560 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002564:	b0c0      	sub	sp, #256	@ 0x100
 8002566:	af00      	add	r7, sp, #0
 8002568:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800256c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800257c:	68d9      	ldr	r1, [r3, #12]
 800257e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	ea40 0301 	orr.w	r3, r0, r1
 8002588:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800258a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	431a      	orrs	r2, r3
 8002598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800259c:	695b      	ldr	r3, [r3, #20]
 800259e:	431a      	orrs	r2, r3
 80025a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80025ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80025b8:	f021 010c 	bic.w	r1, r1, #12
 80025bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80025c6:	430b      	orrs	r3, r1
 80025c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80025ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80025d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025da:	6999      	ldr	r1, [r3, #24]
 80025dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	ea40 0301 	orr.w	r3, r0, r1
 80025e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80025e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	4b8f      	ldr	r3, [pc, #572]	@ (800282c <UART_SetConfig+0x2cc>)
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d005      	beq.n	8002600 <UART_SetConfig+0xa0>
 80025f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	4b8d      	ldr	r3, [pc, #564]	@ (8002830 <UART_SetConfig+0x2d0>)
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d104      	bne.n	800260a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002600:	f7fe fe60 	bl	80012c4 <HAL_RCC_GetPCLK2Freq>
 8002604:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002608:	e003      	b.n	8002612 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800260a:	f7fe fe47 	bl	800129c <HAL_RCC_GetPCLK1Freq>
 800260e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002616:	69db      	ldr	r3, [r3, #28]
 8002618:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800261c:	f040 810c 	bne.w	8002838 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002620:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002624:	2200      	movs	r2, #0
 8002626:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800262a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800262e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002632:	4622      	mov	r2, r4
 8002634:	462b      	mov	r3, r5
 8002636:	1891      	adds	r1, r2, r2
 8002638:	65b9      	str	r1, [r7, #88]	@ 0x58
 800263a:	415b      	adcs	r3, r3
 800263c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800263e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002642:	4621      	mov	r1, r4
 8002644:	eb12 0801 	adds.w	r8, r2, r1
 8002648:	4629      	mov	r1, r5
 800264a:	eb43 0901 	adc.w	r9, r3, r1
 800264e:	f04f 0200 	mov.w	r2, #0
 8002652:	f04f 0300 	mov.w	r3, #0
 8002656:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800265a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800265e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002662:	4690      	mov	r8, r2
 8002664:	4699      	mov	r9, r3
 8002666:	4623      	mov	r3, r4
 8002668:	eb18 0303 	adds.w	r3, r8, r3
 800266c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002670:	462b      	mov	r3, r5
 8002672:	eb49 0303 	adc.w	r3, r9, r3
 8002676:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800267a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002686:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800268a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800268e:	460b      	mov	r3, r1
 8002690:	18db      	adds	r3, r3, r3
 8002692:	653b      	str	r3, [r7, #80]	@ 0x50
 8002694:	4613      	mov	r3, r2
 8002696:	eb42 0303 	adc.w	r3, r2, r3
 800269a:	657b      	str	r3, [r7, #84]	@ 0x54
 800269c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80026a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80026a4:	f7fd fdb4 	bl	8000210 <__aeabi_uldivmod>
 80026a8:	4602      	mov	r2, r0
 80026aa:	460b      	mov	r3, r1
 80026ac:	4b61      	ldr	r3, [pc, #388]	@ (8002834 <UART_SetConfig+0x2d4>)
 80026ae:	fba3 2302 	umull	r2, r3, r3, r2
 80026b2:	095b      	lsrs	r3, r3, #5
 80026b4:	011c      	lsls	r4, r3, #4
 80026b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026ba:	2200      	movs	r2, #0
 80026bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80026c0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80026c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80026c8:	4642      	mov	r2, r8
 80026ca:	464b      	mov	r3, r9
 80026cc:	1891      	adds	r1, r2, r2
 80026ce:	64b9      	str	r1, [r7, #72]	@ 0x48
 80026d0:	415b      	adcs	r3, r3
 80026d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80026d8:	4641      	mov	r1, r8
 80026da:	eb12 0a01 	adds.w	sl, r2, r1
 80026de:	4649      	mov	r1, r9
 80026e0:	eb43 0b01 	adc.w	fp, r3, r1
 80026e4:	f04f 0200 	mov.w	r2, #0
 80026e8:	f04f 0300 	mov.w	r3, #0
 80026ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80026f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80026f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80026f8:	4692      	mov	sl, r2
 80026fa:	469b      	mov	fp, r3
 80026fc:	4643      	mov	r3, r8
 80026fe:	eb1a 0303 	adds.w	r3, sl, r3
 8002702:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002706:	464b      	mov	r3, r9
 8002708:	eb4b 0303 	adc.w	r3, fp, r3
 800270c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800271c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002720:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002724:	460b      	mov	r3, r1
 8002726:	18db      	adds	r3, r3, r3
 8002728:	643b      	str	r3, [r7, #64]	@ 0x40
 800272a:	4613      	mov	r3, r2
 800272c:	eb42 0303 	adc.w	r3, r2, r3
 8002730:	647b      	str	r3, [r7, #68]	@ 0x44
 8002732:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002736:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800273a:	f7fd fd69 	bl	8000210 <__aeabi_uldivmod>
 800273e:	4602      	mov	r2, r0
 8002740:	460b      	mov	r3, r1
 8002742:	4611      	mov	r1, r2
 8002744:	4b3b      	ldr	r3, [pc, #236]	@ (8002834 <UART_SetConfig+0x2d4>)
 8002746:	fba3 2301 	umull	r2, r3, r3, r1
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	2264      	movs	r2, #100	@ 0x64
 800274e:	fb02 f303 	mul.w	r3, r2, r3
 8002752:	1acb      	subs	r3, r1, r3
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800275a:	4b36      	ldr	r3, [pc, #216]	@ (8002834 <UART_SetConfig+0x2d4>)
 800275c:	fba3 2302 	umull	r2, r3, r3, r2
 8002760:	095b      	lsrs	r3, r3, #5
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002768:	441c      	add	r4, r3
 800276a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800276e:	2200      	movs	r2, #0
 8002770:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002774:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002778:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800277c:	4642      	mov	r2, r8
 800277e:	464b      	mov	r3, r9
 8002780:	1891      	adds	r1, r2, r2
 8002782:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002784:	415b      	adcs	r3, r3
 8002786:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002788:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800278c:	4641      	mov	r1, r8
 800278e:	1851      	adds	r1, r2, r1
 8002790:	6339      	str	r1, [r7, #48]	@ 0x30
 8002792:	4649      	mov	r1, r9
 8002794:	414b      	adcs	r3, r1
 8002796:	637b      	str	r3, [r7, #52]	@ 0x34
 8002798:	f04f 0200 	mov.w	r2, #0
 800279c:	f04f 0300 	mov.w	r3, #0
 80027a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80027a4:	4659      	mov	r1, fp
 80027a6:	00cb      	lsls	r3, r1, #3
 80027a8:	4651      	mov	r1, sl
 80027aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027ae:	4651      	mov	r1, sl
 80027b0:	00ca      	lsls	r2, r1, #3
 80027b2:	4610      	mov	r0, r2
 80027b4:	4619      	mov	r1, r3
 80027b6:	4603      	mov	r3, r0
 80027b8:	4642      	mov	r2, r8
 80027ba:	189b      	adds	r3, r3, r2
 80027bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80027c0:	464b      	mov	r3, r9
 80027c2:	460a      	mov	r2, r1
 80027c4:	eb42 0303 	adc.w	r3, r2, r3
 80027c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80027cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80027d8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80027dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80027e0:	460b      	mov	r3, r1
 80027e2:	18db      	adds	r3, r3, r3
 80027e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027e6:	4613      	mov	r3, r2
 80027e8:	eb42 0303 	adc.w	r3, r2, r3
 80027ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80027f6:	f7fd fd0b 	bl	8000210 <__aeabi_uldivmod>
 80027fa:	4602      	mov	r2, r0
 80027fc:	460b      	mov	r3, r1
 80027fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002834 <UART_SetConfig+0x2d4>)
 8002800:	fba3 1302 	umull	r1, r3, r3, r2
 8002804:	095b      	lsrs	r3, r3, #5
 8002806:	2164      	movs	r1, #100	@ 0x64
 8002808:	fb01 f303 	mul.w	r3, r1, r3
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	00db      	lsls	r3, r3, #3
 8002810:	3332      	adds	r3, #50	@ 0x32
 8002812:	4a08      	ldr	r2, [pc, #32]	@ (8002834 <UART_SetConfig+0x2d4>)
 8002814:	fba2 2303 	umull	r2, r3, r2, r3
 8002818:	095b      	lsrs	r3, r3, #5
 800281a:	f003 0207 	and.w	r2, r3, #7
 800281e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4422      	add	r2, r4
 8002826:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002828:	e106      	b.n	8002a38 <UART_SetConfig+0x4d8>
 800282a:	bf00      	nop
 800282c:	40011000 	.word	0x40011000
 8002830:	40011400 	.word	0x40011400
 8002834:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002838:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800283c:	2200      	movs	r2, #0
 800283e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002842:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002846:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800284a:	4642      	mov	r2, r8
 800284c:	464b      	mov	r3, r9
 800284e:	1891      	adds	r1, r2, r2
 8002850:	6239      	str	r1, [r7, #32]
 8002852:	415b      	adcs	r3, r3
 8002854:	627b      	str	r3, [r7, #36]	@ 0x24
 8002856:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800285a:	4641      	mov	r1, r8
 800285c:	1854      	adds	r4, r2, r1
 800285e:	4649      	mov	r1, r9
 8002860:	eb43 0501 	adc.w	r5, r3, r1
 8002864:	f04f 0200 	mov.w	r2, #0
 8002868:	f04f 0300 	mov.w	r3, #0
 800286c:	00eb      	lsls	r3, r5, #3
 800286e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002872:	00e2      	lsls	r2, r4, #3
 8002874:	4614      	mov	r4, r2
 8002876:	461d      	mov	r5, r3
 8002878:	4643      	mov	r3, r8
 800287a:	18e3      	adds	r3, r4, r3
 800287c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002880:	464b      	mov	r3, r9
 8002882:	eb45 0303 	adc.w	r3, r5, r3
 8002886:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800288a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002896:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	f04f 0300 	mov.w	r3, #0
 80028a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80028a6:	4629      	mov	r1, r5
 80028a8:	008b      	lsls	r3, r1, #2
 80028aa:	4621      	mov	r1, r4
 80028ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028b0:	4621      	mov	r1, r4
 80028b2:	008a      	lsls	r2, r1, #2
 80028b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80028b8:	f7fd fcaa 	bl	8000210 <__aeabi_uldivmod>
 80028bc:	4602      	mov	r2, r0
 80028be:	460b      	mov	r3, r1
 80028c0:	4b60      	ldr	r3, [pc, #384]	@ (8002a44 <UART_SetConfig+0x4e4>)
 80028c2:	fba3 2302 	umull	r2, r3, r3, r2
 80028c6:	095b      	lsrs	r3, r3, #5
 80028c8:	011c      	lsls	r4, r3, #4
 80028ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028ce:	2200      	movs	r2, #0
 80028d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80028d4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80028d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80028dc:	4642      	mov	r2, r8
 80028de:	464b      	mov	r3, r9
 80028e0:	1891      	adds	r1, r2, r2
 80028e2:	61b9      	str	r1, [r7, #24]
 80028e4:	415b      	adcs	r3, r3
 80028e6:	61fb      	str	r3, [r7, #28]
 80028e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028ec:	4641      	mov	r1, r8
 80028ee:	1851      	adds	r1, r2, r1
 80028f0:	6139      	str	r1, [r7, #16]
 80028f2:	4649      	mov	r1, r9
 80028f4:	414b      	adcs	r3, r1
 80028f6:	617b      	str	r3, [r7, #20]
 80028f8:	f04f 0200 	mov.w	r2, #0
 80028fc:	f04f 0300 	mov.w	r3, #0
 8002900:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002904:	4659      	mov	r1, fp
 8002906:	00cb      	lsls	r3, r1, #3
 8002908:	4651      	mov	r1, sl
 800290a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800290e:	4651      	mov	r1, sl
 8002910:	00ca      	lsls	r2, r1, #3
 8002912:	4610      	mov	r0, r2
 8002914:	4619      	mov	r1, r3
 8002916:	4603      	mov	r3, r0
 8002918:	4642      	mov	r2, r8
 800291a:	189b      	adds	r3, r3, r2
 800291c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002920:	464b      	mov	r3, r9
 8002922:	460a      	mov	r2, r1
 8002924:	eb42 0303 	adc.w	r3, r2, r3
 8002928:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800292c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002936:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002938:	f04f 0200 	mov.w	r2, #0
 800293c:	f04f 0300 	mov.w	r3, #0
 8002940:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002944:	4649      	mov	r1, r9
 8002946:	008b      	lsls	r3, r1, #2
 8002948:	4641      	mov	r1, r8
 800294a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800294e:	4641      	mov	r1, r8
 8002950:	008a      	lsls	r2, r1, #2
 8002952:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002956:	f7fd fc5b 	bl	8000210 <__aeabi_uldivmod>
 800295a:	4602      	mov	r2, r0
 800295c:	460b      	mov	r3, r1
 800295e:	4611      	mov	r1, r2
 8002960:	4b38      	ldr	r3, [pc, #224]	@ (8002a44 <UART_SetConfig+0x4e4>)
 8002962:	fba3 2301 	umull	r2, r3, r3, r1
 8002966:	095b      	lsrs	r3, r3, #5
 8002968:	2264      	movs	r2, #100	@ 0x64
 800296a:	fb02 f303 	mul.w	r3, r2, r3
 800296e:	1acb      	subs	r3, r1, r3
 8002970:	011b      	lsls	r3, r3, #4
 8002972:	3332      	adds	r3, #50	@ 0x32
 8002974:	4a33      	ldr	r2, [pc, #204]	@ (8002a44 <UART_SetConfig+0x4e4>)
 8002976:	fba2 2303 	umull	r2, r3, r2, r3
 800297a:	095b      	lsrs	r3, r3, #5
 800297c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002980:	441c      	add	r4, r3
 8002982:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002986:	2200      	movs	r2, #0
 8002988:	673b      	str	r3, [r7, #112]	@ 0x70
 800298a:	677a      	str	r2, [r7, #116]	@ 0x74
 800298c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002990:	4642      	mov	r2, r8
 8002992:	464b      	mov	r3, r9
 8002994:	1891      	adds	r1, r2, r2
 8002996:	60b9      	str	r1, [r7, #8]
 8002998:	415b      	adcs	r3, r3
 800299a:	60fb      	str	r3, [r7, #12]
 800299c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029a0:	4641      	mov	r1, r8
 80029a2:	1851      	adds	r1, r2, r1
 80029a4:	6039      	str	r1, [r7, #0]
 80029a6:	4649      	mov	r1, r9
 80029a8:	414b      	adcs	r3, r1
 80029aa:	607b      	str	r3, [r7, #4]
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	f04f 0300 	mov.w	r3, #0
 80029b4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80029b8:	4659      	mov	r1, fp
 80029ba:	00cb      	lsls	r3, r1, #3
 80029bc:	4651      	mov	r1, sl
 80029be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029c2:	4651      	mov	r1, sl
 80029c4:	00ca      	lsls	r2, r1, #3
 80029c6:	4610      	mov	r0, r2
 80029c8:	4619      	mov	r1, r3
 80029ca:	4603      	mov	r3, r0
 80029cc:	4642      	mov	r2, r8
 80029ce:	189b      	adds	r3, r3, r2
 80029d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80029d2:	464b      	mov	r3, r9
 80029d4:	460a      	mov	r2, r1
 80029d6:	eb42 0303 	adc.w	r3, r2, r3
 80029da:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80029dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80029e6:	667a      	str	r2, [r7, #100]	@ 0x64
 80029e8:	f04f 0200 	mov.w	r2, #0
 80029ec:	f04f 0300 	mov.w	r3, #0
 80029f0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80029f4:	4649      	mov	r1, r9
 80029f6:	008b      	lsls	r3, r1, #2
 80029f8:	4641      	mov	r1, r8
 80029fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029fe:	4641      	mov	r1, r8
 8002a00:	008a      	lsls	r2, r1, #2
 8002a02:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002a06:	f7fd fc03 	bl	8000210 <__aeabi_uldivmod>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a44 <UART_SetConfig+0x4e4>)
 8002a10:	fba3 1302 	umull	r1, r3, r3, r2
 8002a14:	095b      	lsrs	r3, r3, #5
 8002a16:	2164      	movs	r1, #100	@ 0x64
 8002a18:	fb01 f303 	mul.w	r3, r1, r3
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	011b      	lsls	r3, r3, #4
 8002a20:	3332      	adds	r3, #50	@ 0x32
 8002a22:	4a08      	ldr	r2, [pc, #32]	@ (8002a44 <UART_SetConfig+0x4e4>)
 8002a24:	fba2 2303 	umull	r2, r3, r2, r3
 8002a28:	095b      	lsrs	r3, r3, #5
 8002a2a:	f003 020f 	and.w	r2, r3, #15
 8002a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4422      	add	r2, r4
 8002a36:	609a      	str	r2, [r3, #8]
}
 8002a38:	bf00      	nop
 8002a3a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a44:	51eb851f 	.word	0x51eb851f

08002a48 <__NVIC_SetPriority>:
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	6039      	str	r1, [r7, #0]
 8002a52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	db0a      	blt.n	8002a72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	b2da      	uxtb	r2, r3
 8002a60:	490c      	ldr	r1, [pc, #48]	@ (8002a94 <__NVIC_SetPriority+0x4c>)
 8002a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a66:	0112      	lsls	r2, r2, #4
 8002a68:	b2d2      	uxtb	r2, r2
 8002a6a:	440b      	add	r3, r1
 8002a6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002a70:	e00a      	b.n	8002a88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	4908      	ldr	r1, [pc, #32]	@ (8002a98 <__NVIC_SetPriority+0x50>)
 8002a78:	79fb      	ldrb	r3, [r7, #7]
 8002a7a:	f003 030f 	and.w	r3, r3, #15
 8002a7e:	3b04      	subs	r3, #4
 8002a80:	0112      	lsls	r2, r2, #4
 8002a82:	b2d2      	uxtb	r2, r2
 8002a84:	440b      	add	r3, r1
 8002a86:	761a      	strb	r2, [r3, #24]
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	e000e100 	.word	0xe000e100
 8002a98:	e000ed00 	.word	0xe000ed00

08002a9c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002aa0:	4b05      	ldr	r3, [pc, #20]	@ (8002ab8 <SysTick_Handler+0x1c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002aa4:	f001 fd18 	bl	80044d8 <xTaskGetSchedulerState>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d001      	beq.n	8002ab2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002aae:	f002 fb13 	bl	80050d8 <xPortSysTickHandler>
  }
}
 8002ab2:	bf00      	nop
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	e000e010 	.word	0xe000e010

08002abc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	f06f 0004 	mvn.w	r0, #4
 8002ac6:	f7ff ffbf 	bl	8002a48 <__NVIC_SetPriority>
#endif
}
 8002aca:	bf00      	nop
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ad6:	f3ef 8305 	mrs	r3, IPSR
 8002ada:	603b      	str	r3, [r7, #0]
  return(result);
 8002adc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d003      	beq.n	8002aea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002ae2:	f06f 0305 	mvn.w	r3, #5
 8002ae6:	607b      	str	r3, [r7, #4]
 8002ae8:	e00c      	b.n	8002b04 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002aea:	4b0a      	ldr	r3, [pc, #40]	@ (8002b14 <osKernelInitialize+0x44>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d105      	bne.n	8002afe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002af2:	4b08      	ldr	r3, [pc, #32]	@ (8002b14 <osKernelInitialize+0x44>)
 8002af4:	2201      	movs	r2, #1
 8002af6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002af8:	2300      	movs	r3, #0
 8002afa:	607b      	str	r3, [r7, #4]
 8002afc:	e002      	b.n	8002b04 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002afe:	f04f 33ff 	mov.w	r3, #4294967295
 8002b02:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002b04:	687b      	ldr	r3, [r7, #4]
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	200000cc 	.word	0x200000cc

08002b18 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b1e:	f3ef 8305 	mrs	r3, IPSR
 8002b22:	603b      	str	r3, [r7, #0]
  return(result);
 8002b24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <osKernelStart+0x1a>
    stat = osErrorISR;
 8002b2a:	f06f 0305 	mvn.w	r3, #5
 8002b2e:	607b      	str	r3, [r7, #4]
 8002b30:	e010      	b.n	8002b54 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002b32:	4b0b      	ldr	r3, [pc, #44]	@ (8002b60 <osKernelStart+0x48>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d109      	bne.n	8002b4e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002b3a:	f7ff ffbf 	bl	8002abc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002b3e:	4b08      	ldr	r3, [pc, #32]	@ (8002b60 <osKernelStart+0x48>)
 8002b40:	2202      	movs	r2, #2
 8002b42:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002b44:	f001 f87a 	bl	8003c3c <vTaskStartScheduler>
      stat = osOK;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	607b      	str	r3, [r7, #4]
 8002b4c:	e002      	b.n	8002b54 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002b54:	687b      	ldr	r3, [r7, #4]
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	200000cc 	.word	0x200000cc

08002b64 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b08e      	sub	sp, #56	@ 0x38
 8002b68:	af04      	add	r7, sp, #16
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002b70:	2300      	movs	r3, #0
 8002b72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b74:	f3ef 8305 	mrs	r3, IPSR
 8002b78:	617b      	str	r3, [r7, #20]
  return(result);
 8002b7a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d17e      	bne.n	8002c7e <osThreadNew+0x11a>
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d07b      	beq.n	8002c7e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002b86:	2380      	movs	r3, #128	@ 0x80
 8002b88:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002b8a:	2318      	movs	r3, #24
 8002b8c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002b92:	f04f 33ff 	mov.w	r3, #4294967295
 8002b96:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d045      	beq.n	8002c2a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <osThreadNew+0x48>
        name = attr->name;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d002      	beq.n	8002bba <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d008      	beq.n	8002bd2 <osThreadNew+0x6e>
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	2b38      	cmp	r3, #56	@ 0x38
 8002bc4:	d805      	bhi.n	8002bd2 <osThreadNew+0x6e>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f003 0301 	and.w	r3, r3, #1
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <osThreadNew+0x72>
        return (NULL);
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	e054      	b.n	8002c80 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	089b      	lsrs	r3, r3, #2
 8002be4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d00e      	beq.n	8002c0c <osThreadNew+0xa8>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	2b5b      	cmp	r3, #91	@ 0x5b
 8002bf4:	d90a      	bls.n	8002c0c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d006      	beq.n	8002c0c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	695b      	ldr	r3, [r3, #20]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d002      	beq.n	8002c0c <osThreadNew+0xa8>
        mem = 1;
 8002c06:	2301      	movs	r3, #1
 8002c08:	61bb      	str	r3, [r7, #24]
 8002c0a:	e010      	b.n	8002c2e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d10c      	bne.n	8002c2e <osThreadNew+0xca>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d108      	bne.n	8002c2e <osThreadNew+0xca>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d104      	bne.n	8002c2e <osThreadNew+0xca>
          mem = 0;
 8002c24:	2300      	movs	r3, #0
 8002c26:	61bb      	str	r3, [r7, #24]
 8002c28:	e001      	b.n	8002c2e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d110      	bne.n	8002c56 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002c3c:	9202      	str	r2, [sp, #8]
 8002c3e:	9301      	str	r3, [sp, #4]
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	9300      	str	r3, [sp, #0]
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	6a3a      	ldr	r2, [r7, #32]
 8002c48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f000 fe1a 	bl	8003884 <xTaskCreateStatic>
 8002c50:	4603      	mov	r3, r0
 8002c52:	613b      	str	r3, [r7, #16]
 8002c54:	e013      	b.n	8002c7e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d110      	bne.n	8002c7e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002c5c:	6a3b      	ldr	r3, [r7, #32]
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	f107 0310 	add.w	r3, r7, #16
 8002c64:	9301      	str	r3, [sp, #4]
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	9300      	str	r3, [sp, #0]
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f000 fe68 	bl	8003944 <xTaskCreate>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d001      	beq.n	8002c7e <osThreadNew+0x11a>
            hTask = NULL;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002c7e:	693b      	ldr	r3, [r7, #16]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3728      	adds	r7, #40	@ 0x28
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c90:	f3ef 8305 	mrs	r3, IPSR
 8002c94:	60bb      	str	r3, [r7, #8]
  return(result);
 8002c96:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d003      	beq.n	8002ca4 <osDelay+0x1c>
    stat = osErrorISR;
 8002c9c:	f06f 0305 	mvn.w	r3, #5
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	e007      	b.n	8002cb4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d002      	beq.n	8002cb4 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 ff8e 	bl	8003bd0 <vTaskDelay>
    }
  }

  return (stat);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
	...

08002cc0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	4a07      	ldr	r2, [pc, #28]	@ (8002cec <vApplicationGetIdleTaskMemory+0x2c>)
 8002cd0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	4a06      	ldr	r2, [pc, #24]	@ (8002cf0 <vApplicationGetIdleTaskMemory+0x30>)
 8002cd6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2280      	movs	r2, #128	@ 0x80
 8002cdc:	601a      	str	r2, [r3, #0]
}
 8002cde:	bf00      	nop
 8002ce0:	3714      	adds	r7, #20
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	200000d0 	.word	0x200000d0
 8002cf0:	2000012c 	.word	0x2000012c

08002cf4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002cf4:	b480      	push	{r7}
 8002cf6:	b085      	sub	sp, #20
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4a07      	ldr	r2, [pc, #28]	@ (8002d20 <vApplicationGetTimerTaskMemory+0x2c>)
 8002d04:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	4a06      	ldr	r2, [pc, #24]	@ (8002d24 <vApplicationGetTimerTaskMemory+0x30>)
 8002d0a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d12:	601a      	str	r2, [r3, #0]
}
 8002d14:	bf00      	nop
 8002d16:	3714      	adds	r7, #20
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr
 8002d20:	2000032c 	.word	0x2000032c
 8002d24:	20000388 	.word	0x20000388

08002d28 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f103 0208 	add.w	r2, r3, #8
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d40:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f103 0208 	add.w	r2, r3, #8
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f103 0208 	add.w	r2, r3, #8
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002d76:	bf00      	nop
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d82:	b480      	push	{r7}
 8002d84:	b085      	sub	sp, #20
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
 8002d8a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	68fa      	ldr	r2, [r7, #12]
 8002d96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	689a      	ldr	r2, [r3, #8]
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	1c5a      	adds	r2, r3, #1
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	601a      	str	r2, [r3, #0]
}
 8002dbe:	bf00      	nop
 8002dc0:	3714      	adds	r7, #20
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr

08002dca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002dca:	b480      	push	{r7}
 8002dcc:	b085      	sub	sp, #20
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
 8002dd2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de0:	d103      	bne.n	8002dea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	e00c      	b.n	8002e04 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	3308      	adds	r3, #8
 8002dee:	60fb      	str	r3, [r7, #12]
 8002df0:	e002      	b.n	8002df8 <vListInsert+0x2e>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	60fb      	str	r3, [r7, #12]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d2f6      	bcs.n	8002df2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	683a      	ldr	r2, [r7, #0]
 8002e12:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	68fa      	ldr	r2, [r7, #12]
 8002e18:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	1c5a      	adds	r2, r3, #1
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	601a      	str	r2, [r3, #0]
}
 8002e30:	bf00      	nop
 8002e32:	3714      	adds	r7, #20
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b085      	sub	sp, #20
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6892      	ldr	r2, [r2, #8]
 8002e52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	6852      	ldr	r2, [r2, #4]
 8002e5c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d103      	bne.n	8002e70 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	1e5a      	subs	r2, r3, #1
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d10b      	bne.n	8002ebc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ea8:	f383 8811 	msr	BASEPRI, r3
 8002eac:	f3bf 8f6f 	isb	sy
 8002eb0:	f3bf 8f4f 	dsb	sy
 8002eb4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002eb6:	bf00      	nop
 8002eb8:	bf00      	nop
 8002eba:	e7fd      	b.n	8002eb8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002ebc:	f002 f87c 	bl	8004fb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec8:	68f9      	ldr	r1, [r7, #12]
 8002eca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002ecc:	fb01 f303 	mul.w	r3, r1, r3
 8002ed0:	441a      	add	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eec:	3b01      	subs	r3, #1
 8002eee:	68f9      	ldr	r1, [r7, #12]
 8002ef0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002ef2:	fb01 f303 	mul.w	r3, r1, r3
 8002ef6:	441a      	add	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	22ff      	movs	r2, #255	@ 0xff
 8002f00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	22ff      	movs	r2, #255	@ 0xff
 8002f08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d114      	bne.n	8002f3c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	691b      	ldr	r3, [r3, #16]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d01a      	beq.n	8002f50 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	3310      	adds	r3, #16
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f001 f91a 	bl	8004158 <xTaskRemoveFromEventList>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d012      	beq.n	8002f50 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f60 <xQueueGenericReset+0xd0>)
 8002f2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f30:	601a      	str	r2, [r3, #0]
 8002f32:	f3bf 8f4f 	dsb	sy
 8002f36:	f3bf 8f6f 	isb	sy
 8002f3a:	e009      	b.n	8002f50 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	3310      	adds	r3, #16
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff fef1 	bl	8002d28 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	3324      	adds	r3, #36	@ 0x24
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7ff feec 	bl	8002d28 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002f50:	f002 f864 	bl	800501c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002f54:	2301      	movs	r3, #1
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3710      	adds	r7, #16
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	e000ed04 	.word	0xe000ed04

08002f64 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b08e      	sub	sp, #56	@ 0x38
 8002f68:	af02      	add	r7, sp, #8
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
 8002f70:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d10b      	bne.n	8002f90 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f7c:	f383 8811 	msr	BASEPRI, r3
 8002f80:	f3bf 8f6f 	isb	sy
 8002f84:	f3bf 8f4f 	dsb	sy
 8002f88:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002f8a:	bf00      	nop
 8002f8c:	bf00      	nop
 8002f8e:	e7fd      	b.n	8002f8c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10b      	bne.n	8002fae <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f9a:	f383 8811 	msr	BASEPRI, r3
 8002f9e:	f3bf 8f6f 	isb	sy
 8002fa2:	f3bf 8f4f 	dsb	sy
 8002fa6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002fa8:	bf00      	nop
 8002faa:	bf00      	nop
 8002fac:	e7fd      	b.n	8002faa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d002      	beq.n	8002fba <xQueueGenericCreateStatic+0x56>
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <xQueueGenericCreateStatic+0x5a>
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e000      	b.n	8002fc0 <xQueueGenericCreateStatic+0x5c>
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10b      	bne.n	8002fdc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fc8:	f383 8811 	msr	BASEPRI, r3
 8002fcc:	f3bf 8f6f 	isb	sy
 8002fd0:	f3bf 8f4f 	dsb	sy
 8002fd4:	623b      	str	r3, [r7, #32]
}
 8002fd6:	bf00      	nop
 8002fd8:	bf00      	nop
 8002fda:	e7fd      	b.n	8002fd8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d102      	bne.n	8002fe8 <xQueueGenericCreateStatic+0x84>
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d101      	bne.n	8002fec <xQueueGenericCreateStatic+0x88>
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e000      	b.n	8002fee <xQueueGenericCreateStatic+0x8a>
 8002fec:	2300      	movs	r3, #0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d10b      	bne.n	800300a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ff6:	f383 8811 	msr	BASEPRI, r3
 8002ffa:	f3bf 8f6f 	isb	sy
 8002ffe:	f3bf 8f4f 	dsb	sy
 8003002:	61fb      	str	r3, [r7, #28]
}
 8003004:	bf00      	nop
 8003006:	bf00      	nop
 8003008:	e7fd      	b.n	8003006 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800300a:	2350      	movs	r3, #80	@ 0x50
 800300c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	2b50      	cmp	r3, #80	@ 0x50
 8003012:	d00b      	beq.n	800302c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003018:	f383 8811 	msr	BASEPRI, r3
 800301c:	f3bf 8f6f 	isb	sy
 8003020:	f3bf 8f4f 	dsb	sy
 8003024:	61bb      	str	r3, [r7, #24]
}
 8003026:	bf00      	nop
 8003028:	bf00      	nop
 800302a:	e7fd      	b.n	8003028 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800302c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003034:	2b00      	cmp	r3, #0
 8003036:	d00d      	beq.n	8003054 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800303a:	2201      	movs	r2, #1
 800303c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003040:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003046:	9300      	str	r3, [sp, #0]
 8003048:	4613      	mov	r3, r2
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	68b9      	ldr	r1, [r7, #8]
 800304e:	68f8      	ldr	r0, [r7, #12]
 8003050:	f000 f805 	bl	800305e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003056:	4618      	mov	r0, r3
 8003058:	3730      	adds	r7, #48	@ 0x30
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b084      	sub	sp, #16
 8003062:	af00      	add	r7, sp, #0
 8003064:	60f8      	str	r0, [r7, #12]
 8003066:	60b9      	str	r1, [r7, #8]
 8003068:	607a      	str	r2, [r7, #4]
 800306a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d103      	bne.n	800307a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	e002      	b.n	8003080 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	68ba      	ldr	r2, [r7, #8]
 800308a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800308c:	2101      	movs	r1, #1
 800308e:	69b8      	ldr	r0, [r7, #24]
 8003090:	f7ff fefe 	bl	8002e90 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	78fa      	ldrb	r2, [r7, #3]
 8003098:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800309c:	bf00      	nop
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b08e      	sub	sp, #56	@ 0x38
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
 80030b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80030b2:	2300      	movs	r3, #0
 80030b4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80030ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d10b      	bne.n	80030d8 <xQueueGenericSend+0x34>
	__asm volatile
 80030c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030c4:	f383 8811 	msr	BASEPRI, r3
 80030c8:	f3bf 8f6f 	isb	sy
 80030cc:	f3bf 8f4f 	dsb	sy
 80030d0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80030d2:	bf00      	nop
 80030d4:	bf00      	nop
 80030d6:	e7fd      	b.n	80030d4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d103      	bne.n	80030e6 <xQueueGenericSend+0x42>
 80030de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d101      	bne.n	80030ea <xQueueGenericSend+0x46>
 80030e6:	2301      	movs	r3, #1
 80030e8:	e000      	b.n	80030ec <xQueueGenericSend+0x48>
 80030ea:	2300      	movs	r3, #0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d10b      	bne.n	8003108 <xQueueGenericSend+0x64>
	__asm volatile
 80030f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030f4:	f383 8811 	msr	BASEPRI, r3
 80030f8:	f3bf 8f6f 	isb	sy
 80030fc:	f3bf 8f4f 	dsb	sy
 8003100:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003102:	bf00      	nop
 8003104:	bf00      	nop
 8003106:	e7fd      	b.n	8003104 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	2b02      	cmp	r3, #2
 800310c:	d103      	bne.n	8003116 <xQueueGenericSend+0x72>
 800310e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003112:	2b01      	cmp	r3, #1
 8003114:	d101      	bne.n	800311a <xQueueGenericSend+0x76>
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <xQueueGenericSend+0x78>
 800311a:	2300      	movs	r3, #0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d10b      	bne.n	8003138 <xQueueGenericSend+0x94>
	__asm volatile
 8003120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003124:	f383 8811 	msr	BASEPRI, r3
 8003128:	f3bf 8f6f 	isb	sy
 800312c:	f3bf 8f4f 	dsb	sy
 8003130:	623b      	str	r3, [r7, #32]
}
 8003132:	bf00      	nop
 8003134:	bf00      	nop
 8003136:	e7fd      	b.n	8003134 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003138:	f001 f9ce 	bl	80044d8 <xTaskGetSchedulerState>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d102      	bne.n	8003148 <xQueueGenericSend+0xa4>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <xQueueGenericSend+0xa8>
 8003148:	2301      	movs	r3, #1
 800314a:	e000      	b.n	800314e <xQueueGenericSend+0xaa>
 800314c:	2300      	movs	r3, #0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10b      	bne.n	800316a <xQueueGenericSend+0xc6>
	__asm volatile
 8003152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003156:	f383 8811 	msr	BASEPRI, r3
 800315a:	f3bf 8f6f 	isb	sy
 800315e:	f3bf 8f4f 	dsb	sy
 8003162:	61fb      	str	r3, [r7, #28]
}
 8003164:	bf00      	nop
 8003166:	bf00      	nop
 8003168:	e7fd      	b.n	8003166 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800316a:	f001 ff25 	bl	8004fb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800316e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003170:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003176:	429a      	cmp	r2, r3
 8003178:	d302      	bcc.n	8003180 <xQueueGenericSend+0xdc>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	2b02      	cmp	r3, #2
 800317e:	d129      	bne.n	80031d4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003180:	683a      	ldr	r2, [r7, #0]
 8003182:	68b9      	ldr	r1, [r7, #8]
 8003184:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003186:	f000 fa0f 	bl	80035a8 <prvCopyDataToQueue>
 800318a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800318c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800318e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003190:	2b00      	cmp	r3, #0
 8003192:	d010      	beq.n	80031b6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003196:	3324      	adds	r3, #36	@ 0x24
 8003198:	4618      	mov	r0, r3
 800319a:	f000 ffdd 	bl	8004158 <xTaskRemoveFromEventList>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d013      	beq.n	80031cc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80031a4:	4b3f      	ldr	r3, [pc, #252]	@ (80032a4 <xQueueGenericSend+0x200>)
 80031a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	f3bf 8f4f 	dsb	sy
 80031b0:	f3bf 8f6f 	isb	sy
 80031b4:	e00a      	b.n	80031cc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80031b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d007      	beq.n	80031cc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80031bc:	4b39      	ldr	r3, [pc, #228]	@ (80032a4 <xQueueGenericSend+0x200>)
 80031be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031c2:	601a      	str	r2, [r3, #0]
 80031c4:	f3bf 8f4f 	dsb	sy
 80031c8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80031cc:	f001 ff26 	bl	800501c <vPortExitCritical>
				return pdPASS;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e063      	b.n	800329c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d103      	bne.n	80031e2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80031da:	f001 ff1f 	bl	800501c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80031de:	2300      	movs	r3, #0
 80031e0:	e05c      	b.n	800329c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80031e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d106      	bne.n	80031f6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80031e8:	f107 0314 	add.w	r3, r7, #20
 80031ec:	4618      	mov	r0, r3
 80031ee:	f001 f817 	bl	8004220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80031f2:	2301      	movs	r3, #1
 80031f4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80031f6:	f001 ff11 	bl	800501c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80031fa:	f000 fd87 	bl	8003d0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80031fe:	f001 fedb 	bl	8004fb8 <vPortEnterCritical>
 8003202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003204:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003208:	b25b      	sxtb	r3, r3
 800320a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800320e:	d103      	bne.n	8003218 <xQueueGenericSend+0x174>
 8003210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800321a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800321e:	b25b      	sxtb	r3, r3
 8003220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003224:	d103      	bne.n	800322e <xQueueGenericSend+0x18a>
 8003226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800322e:	f001 fef5 	bl	800501c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003232:	1d3a      	adds	r2, r7, #4
 8003234:	f107 0314 	add.w	r3, r7, #20
 8003238:	4611      	mov	r1, r2
 800323a:	4618      	mov	r0, r3
 800323c:	f001 f806 	bl	800424c <xTaskCheckForTimeOut>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d124      	bne.n	8003290 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003246:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003248:	f000 faa6 	bl	8003798 <prvIsQueueFull>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d018      	beq.n	8003284 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003254:	3310      	adds	r3, #16
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	4611      	mov	r1, r2
 800325a:	4618      	mov	r0, r3
 800325c:	f000 ff2a 	bl	80040b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003260:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003262:	f000 fa31 	bl	80036c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003266:	f000 fd5f 	bl	8003d28 <xTaskResumeAll>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	f47f af7c 	bne.w	800316a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003272:	4b0c      	ldr	r3, [pc, #48]	@ (80032a4 <xQueueGenericSend+0x200>)
 8003274:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003278:	601a      	str	r2, [r3, #0]
 800327a:	f3bf 8f4f 	dsb	sy
 800327e:	f3bf 8f6f 	isb	sy
 8003282:	e772      	b.n	800316a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003284:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003286:	f000 fa1f 	bl	80036c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800328a:	f000 fd4d 	bl	8003d28 <xTaskResumeAll>
 800328e:	e76c      	b.n	800316a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003290:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003292:	f000 fa19 	bl	80036c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003296:	f000 fd47 	bl	8003d28 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800329a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800329c:	4618      	mov	r0, r3
 800329e:	3738      	adds	r7, #56	@ 0x38
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	e000ed04 	.word	0xe000ed04

080032a8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b090      	sub	sp, #64	@ 0x40
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	607a      	str	r2, [r7, #4]
 80032b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80032ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d10b      	bne.n	80032d8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80032c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032c4:	f383 8811 	msr	BASEPRI, r3
 80032c8:	f3bf 8f6f 	isb	sy
 80032cc:	f3bf 8f4f 	dsb	sy
 80032d0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80032d2:	bf00      	nop
 80032d4:	bf00      	nop
 80032d6:	e7fd      	b.n	80032d4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d103      	bne.n	80032e6 <xQueueGenericSendFromISR+0x3e>
 80032de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d101      	bne.n	80032ea <xQueueGenericSendFromISR+0x42>
 80032e6:	2301      	movs	r3, #1
 80032e8:	e000      	b.n	80032ec <xQueueGenericSendFromISR+0x44>
 80032ea:	2300      	movs	r3, #0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d10b      	bne.n	8003308 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80032f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032f4:	f383 8811 	msr	BASEPRI, r3
 80032f8:	f3bf 8f6f 	isb	sy
 80032fc:	f3bf 8f4f 	dsb	sy
 8003300:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003302:	bf00      	nop
 8003304:	bf00      	nop
 8003306:	e7fd      	b.n	8003304 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	2b02      	cmp	r3, #2
 800330c:	d103      	bne.n	8003316 <xQueueGenericSendFromISR+0x6e>
 800330e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003310:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003312:	2b01      	cmp	r3, #1
 8003314:	d101      	bne.n	800331a <xQueueGenericSendFromISR+0x72>
 8003316:	2301      	movs	r3, #1
 8003318:	e000      	b.n	800331c <xQueueGenericSendFromISR+0x74>
 800331a:	2300      	movs	r3, #0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d10b      	bne.n	8003338 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003324:	f383 8811 	msr	BASEPRI, r3
 8003328:	f3bf 8f6f 	isb	sy
 800332c:	f3bf 8f4f 	dsb	sy
 8003330:	623b      	str	r3, [r7, #32]
}
 8003332:	bf00      	nop
 8003334:	bf00      	nop
 8003336:	e7fd      	b.n	8003334 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003338:	f001 ff1e 	bl	8005178 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800333c:	f3ef 8211 	mrs	r2, BASEPRI
 8003340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003344:	f383 8811 	msr	BASEPRI, r3
 8003348:	f3bf 8f6f 	isb	sy
 800334c:	f3bf 8f4f 	dsb	sy
 8003350:	61fa      	str	r2, [r7, #28]
 8003352:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003354:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003356:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800335a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800335c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800335e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003360:	429a      	cmp	r2, r3
 8003362:	d302      	bcc.n	800336a <xQueueGenericSendFromISR+0xc2>
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	2b02      	cmp	r3, #2
 8003368:	d12f      	bne.n	80033ca <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800336a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800336c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003370:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003378:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800337a:	683a      	ldr	r2, [r7, #0]
 800337c:	68b9      	ldr	r1, [r7, #8]
 800337e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003380:	f000 f912 	bl	80035a8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003384:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800338c:	d112      	bne.n	80033b4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800338e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003392:	2b00      	cmp	r3, #0
 8003394:	d016      	beq.n	80033c4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003398:	3324      	adds	r3, #36	@ 0x24
 800339a:	4618      	mov	r0, r3
 800339c:	f000 fedc 	bl	8004158 <xTaskRemoveFromEventList>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00e      	beq.n	80033c4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00b      	beq.n	80033c4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	601a      	str	r2, [r3, #0]
 80033b2:	e007      	b.n	80033c4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80033b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80033b8:	3301      	adds	r3, #1
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	b25a      	sxtb	r2, r3
 80033be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80033c4:	2301      	movs	r3, #1
 80033c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80033c8:	e001      	b.n	80033ce <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80033ca:	2300      	movs	r3, #0
 80033cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033d0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80033d8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80033da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3740      	adds	r7, #64	@ 0x40
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b08c      	sub	sp, #48	@ 0x30
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	60b9      	str	r1, [r7, #8]
 80033ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80033f0:	2300      	movs	r3, #0
 80033f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80033f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d10b      	bne.n	8003416 <xQueueReceive+0x32>
	__asm volatile
 80033fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003402:	f383 8811 	msr	BASEPRI, r3
 8003406:	f3bf 8f6f 	isb	sy
 800340a:	f3bf 8f4f 	dsb	sy
 800340e:	623b      	str	r3, [r7, #32]
}
 8003410:	bf00      	nop
 8003412:	bf00      	nop
 8003414:	e7fd      	b.n	8003412 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d103      	bne.n	8003424 <xQueueReceive+0x40>
 800341c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800341e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003420:	2b00      	cmp	r3, #0
 8003422:	d101      	bne.n	8003428 <xQueueReceive+0x44>
 8003424:	2301      	movs	r3, #1
 8003426:	e000      	b.n	800342a <xQueueReceive+0x46>
 8003428:	2300      	movs	r3, #0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d10b      	bne.n	8003446 <xQueueReceive+0x62>
	__asm volatile
 800342e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003432:	f383 8811 	msr	BASEPRI, r3
 8003436:	f3bf 8f6f 	isb	sy
 800343a:	f3bf 8f4f 	dsb	sy
 800343e:	61fb      	str	r3, [r7, #28]
}
 8003440:	bf00      	nop
 8003442:	bf00      	nop
 8003444:	e7fd      	b.n	8003442 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003446:	f001 f847 	bl	80044d8 <xTaskGetSchedulerState>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d102      	bne.n	8003456 <xQueueReceive+0x72>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <xQueueReceive+0x76>
 8003456:	2301      	movs	r3, #1
 8003458:	e000      	b.n	800345c <xQueueReceive+0x78>
 800345a:	2300      	movs	r3, #0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d10b      	bne.n	8003478 <xQueueReceive+0x94>
	__asm volatile
 8003460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003464:	f383 8811 	msr	BASEPRI, r3
 8003468:	f3bf 8f6f 	isb	sy
 800346c:	f3bf 8f4f 	dsb	sy
 8003470:	61bb      	str	r3, [r7, #24]
}
 8003472:	bf00      	nop
 8003474:	bf00      	nop
 8003476:	e7fd      	b.n	8003474 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003478:	f001 fd9e 	bl	8004fb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800347c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800347e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003480:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003484:	2b00      	cmp	r3, #0
 8003486:	d01f      	beq.n	80034c8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003488:	68b9      	ldr	r1, [r7, #8]
 800348a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800348c:	f000 f8f6 	bl	800367c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003492:	1e5a      	subs	r2, r3, #1
 8003494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003496:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00f      	beq.n	80034c0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a2:	3310      	adds	r3, #16
 80034a4:	4618      	mov	r0, r3
 80034a6:	f000 fe57 	bl	8004158 <xTaskRemoveFromEventList>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d007      	beq.n	80034c0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80034b0:	4b3c      	ldr	r3, [pc, #240]	@ (80035a4 <xQueueReceive+0x1c0>)
 80034b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034b6:	601a      	str	r2, [r3, #0]
 80034b8:	f3bf 8f4f 	dsb	sy
 80034bc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80034c0:	f001 fdac 	bl	800501c <vPortExitCritical>
				return pdPASS;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e069      	b.n	800359c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d103      	bne.n	80034d6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80034ce:	f001 fda5 	bl	800501c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80034d2:	2300      	movs	r3, #0
 80034d4:	e062      	b.n	800359c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80034d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d106      	bne.n	80034ea <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80034dc:	f107 0310 	add.w	r3, r7, #16
 80034e0:	4618      	mov	r0, r3
 80034e2:	f000 fe9d 	bl	8004220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80034e6:	2301      	movs	r3, #1
 80034e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80034ea:	f001 fd97 	bl	800501c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80034ee:	f000 fc0d 	bl	8003d0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80034f2:	f001 fd61 	bl	8004fb8 <vPortEnterCritical>
 80034f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80034fc:	b25b      	sxtb	r3, r3
 80034fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003502:	d103      	bne.n	800350c <xQueueReceive+0x128>
 8003504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003506:	2200      	movs	r2, #0
 8003508:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800350c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800350e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003512:	b25b      	sxtb	r3, r3
 8003514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003518:	d103      	bne.n	8003522 <xQueueReceive+0x13e>
 800351a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351c:	2200      	movs	r2, #0
 800351e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003522:	f001 fd7b 	bl	800501c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003526:	1d3a      	adds	r2, r7, #4
 8003528:	f107 0310 	add.w	r3, r7, #16
 800352c:	4611      	mov	r1, r2
 800352e:	4618      	mov	r0, r3
 8003530:	f000 fe8c 	bl	800424c <xTaskCheckForTimeOut>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d123      	bne.n	8003582 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800353a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800353c:	f000 f916 	bl	800376c <prvIsQueueEmpty>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d017      	beq.n	8003576 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003548:	3324      	adds	r3, #36	@ 0x24
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	4611      	mov	r1, r2
 800354e:	4618      	mov	r0, r3
 8003550:	f000 fdb0 	bl	80040b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003554:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003556:	f000 f8b7 	bl	80036c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800355a:	f000 fbe5 	bl	8003d28 <xTaskResumeAll>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d189      	bne.n	8003478 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003564:	4b0f      	ldr	r3, [pc, #60]	@ (80035a4 <xQueueReceive+0x1c0>)
 8003566:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800356a:	601a      	str	r2, [r3, #0]
 800356c:	f3bf 8f4f 	dsb	sy
 8003570:	f3bf 8f6f 	isb	sy
 8003574:	e780      	b.n	8003478 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003576:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003578:	f000 f8a6 	bl	80036c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800357c:	f000 fbd4 	bl	8003d28 <xTaskResumeAll>
 8003580:	e77a      	b.n	8003478 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003582:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003584:	f000 f8a0 	bl	80036c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003588:	f000 fbce 	bl	8003d28 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800358c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800358e:	f000 f8ed 	bl	800376c <prvIsQueueEmpty>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	f43f af6f 	beq.w	8003478 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800359a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800359c:	4618      	mov	r0, r3
 800359e:	3730      	adds	r7, #48	@ 0x30
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	e000ed04 	.word	0xe000ed04

080035a8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80035b4:	2300      	movs	r3, #0
 80035b6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035bc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d10d      	bne.n	80035e2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d14d      	bne.n	800366a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 ff9e 	bl	8004514 <xTaskPriorityDisinherit>
 80035d8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	609a      	str	r2, [r3, #8]
 80035e0:	e043      	b.n	800366a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d119      	bne.n	800361c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6858      	ldr	r0, [r3, #4]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f0:	461a      	mov	r2, r3
 80035f2:	68b9      	ldr	r1, [r7, #8]
 80035f4:	f002 f81c 	bl	8005630 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003600:	441a      	add	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	685a      	ldr	r2, [r3, #4]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	429a      	cmp	r2, r3
 8003610:	d32b      	bcc.n	800366a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	605a      	str	r2, [r3, #4]
 800361a:	e026      	b.n	800366a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	68d8      	ldr	r0, [r3, #12]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003624:	461a      	mov	r2, r3
 8003626:	68b9      	ldr	r1, [r7, #8]
 8003628:	f002 f802 	bl	8005630 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	68da      	ldr	r2, [r3, #12]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003634:	425b      	negs	r3, r3
 8003636:	441a      	add	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	68da      	ldr	r2, [r3, #12]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	429a      	cmp	r2, r3
 8003646:	d207      	bcs.n	8003658 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	689a      	ldr	r2, [r3, #8]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003650:	425b      	negs	r3, r3
 8003652:	441a      	add	r2, r3
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2b02      	cmp	r3, #2
 800365c:	d105      	bne.n	800366a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d002      	beq.n	800366a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	3b01      	subs	r3, #1
 8003668:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	1c5a      	adds	r2, r3, #1
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003672:	697b      	ldr	r3, [r7, #20]
}
 8003674:	4618      	mov	r0, r3
 8003676:	3718      	adds	r7, #24
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368a:	2b00      	cmp	r3, #0
 800368c:	d018      	beq.n	80036c0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68da      	ldr	r2, [r3, #12]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003696:	441a      	add	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	68da      	ldr	r2, [r3, #12]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d303      	bcc.n	80036b0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	68d9      	ldr	r1, [r3, #12]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b8:	461a      	mov	r2, r3
 80036ba:	6838      	ldr	r0, [r7, #0]
 80036bc:	f001 ffb8 	bl	8005630 <memcpy>
	}
}
 80036c0:	bf00      	nop
 80036c2:	3708      	adds	r7, #8
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80036d0:	f001 fc72 	bl	8004fb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80036da:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80036dc:	e011      	b.n	8003702 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d012      	beq.n	800370c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	3324      	adds	r3, #36	@ 0x24
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 fd34 	bl	8004158 <xTaskRemoveFromEventList>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80036f6:	f000 fe0d 	bl	8004314 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80036fa:	7bfb      	ldrb	r3, [r7, #15]
 80036fc:	3b01      	subs	r3, #1
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003706:	2b00      	cmp	r3, #0
 8003708:	dce9      	bgt.n	80036de <prvUnlockQueue+0x16>
 800370a:	e000      	b.n	800370e <prvUnlockQueue+0x46>
					break;
 800370c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	22ff      	movs	r2, #255	@ 0xff
 8003712:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003716:	f001 fc81 	bl	800501c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800371a:	f001 fc4d 	bl	8004fb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003724:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003726:	e011      	b.n	800374c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	691b      	ldr	r3, [r3, #16]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d012      	beq.n	8003756 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	3310      	adds	r3, #16
 8003734:	4618      	mov	r0, r3
 8003736:	f000 fd0f 	bl	8004158 <xTaskRemoveFromEventList>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003740:	f000 fde8 	bl	8004314 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003744:	7bbb      	ldrb	r3, [r7, #14]
 8003746:	3b01      	subs	r3, #1
 8003748:	b2db      	uxtb	r3, r3
 800374a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800374c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003750:	2b00      	cmp	r3, #0
 8003752:	dce9      	bgt.n	8003728 <prvUnlockQueue+0x60>
 8003754:	e000      	b.n	8003758 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003756:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	22ff      	movs	r2, #255	@ 0xff
 800375c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003760:	f001 fc5c 	bl	800501c <vPortExitCritical>
}
 8003764:	bf00      	nop
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003774:	f001 fc20 	bl	8004fb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377c:	2b00      	cmp	r3, #0
 800377e:	d102      	bne.n	8003786 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003780:	2301      	movs	r3, #1
 8003782:	60fb      	str	r3, [r7, #12]
 8003784:	e001      	b.n	800378a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003786:	2300      	movs	r3, #0
 8003788:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800378a:	f001 fc47 	bl	800501c <vPortExitCritical>

	return xReturn;
 800378e:	68fb      	ldr	r3, [r7, #12]
}
 8003790:	4618      	mov	r0, r3
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80037a0:	f001 fc0a 	bl	8004fb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d102      	bne.n	80037b6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80037b0:	2301      	movs	r3, #1
 80037b2:	60fb      	str	r3, [r7, #12]
 80037b4:	e001      	b.n	80037ba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80037b6:	2300      	movs	r3, #0
 80037b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80037ba:	f001 fc2f 	bl	800501c <vPortExitCritical>

	return xReturn;
 80037be:	68fb      	ldr	r3, [r7, #12]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80037c8:	b480      	push	{r7}
 80037ca:	b085      	sub	sp, #20
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80037d2:	2300      	movs	r3, #0
 80037d4:	60fb      	str	r3, [r7, #12]
 80037d6:	e014      	b.n	8003802 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80037d8:	4a0f      	ldr	r2, [pc, #60]	@ (8003818 <vQueueAddToRegistry+0x50>)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d10b      	bne.n	80037fc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80037e4:	490c      	ldr	r1, [pc, #48]	@ (8003818 <vQueueAddToRegistry+0x50>)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80037ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003818 <vQueueAddToRegistry+0x50>)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	00db      	lsls	r3, r3, #3
 80037f4:	4413      	add	r3, r2
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80037fa:	e006      	b.n	800380a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	3301      	adds	r3, #1
 8003800:	60fb      	str	r3, [r7, #12]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2b07      	cmp	r3, #7
 8003806:	d9e7      	bls.n	80037d8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003808:	bf00      	nop
 800380a:	bf00      	nop
 800380c:	3714      	adds	r7, #20
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	20000788 	.word	0x20000788

0800381c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800382c:	f001 fbc4 	bl	8004fb8 <vPortEnterCritical>
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003836:	b25b      	sxtb	r3, r3
 8003838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800383c:	d103      	bne.n	8003846 <vQueueWaitForMessageRestricted+0x2a>
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800384c:	b25b      	sxtb	r3, r3
 800384e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003852:	d103      	bne.n	800385c <vQueueWaitForMessageRestricted+0x40>
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800385c:	f001 fbde 	bl	800501c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003864:	2b00      	cmp	r3, #0
 8003866:	d106      	bne.n	8003876 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	3324      	adds	r3, #36	@ 0x24
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	68b9      	ldr	r1, [r7, #8]
 8003870:	4618      	mov	r0, r3
 8003872:	f000 fc45 	bl	8004100 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003876:	6978      	ldr	r0, [r7, #20]
 8003878:	f7ff ff26 	bl	80036c8 <prvUnlockQueue>
	}
 800387c:	bf00      	nop
 800387e:	3718      	adds	r7, #24
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003884:	b580      	push	{r7, lr}
 8003886:	b08e      	sub	sp, #56	@ 0x38
 8003888:	af04      	add	r7, sp, #16
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	607a      	str	r2, [r7, #4]
 8003890:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003894:	2b00      	cmp	r3, #0
 8003896:	d10b      	bne.n	80038b0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800389c:	f383 8811 	msr	BASEPRI, r3
 80038a0:	f3bf 8f6f 	isb	sy
 80038a4:	f3bf 8f4f 	dsb	sy
 80038a8:	623b      	str	r3, [r7, #32]
}
 80038aa:	bf00      	nop
 80038ac:	bf00      	nop
 80038ae:	e7fd      	b.n	80038ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80038b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10b      	bne.n	80038ce <xTaskCreateStatic+0x4a>
	__asm volatile
 80038b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038ba:	f383 8811 	msr	BASEPRI, r3
 80038be:	f3bf 8f6f 	isb	sy
 80038c2:	f3bf 8f4f 	dsb	sy
 80038c6:	61fb      	str	r3, [r7, #28]
}
 80038c8:	bf00      	nop
 80038ca:	bf00      	nop
 80038cc:	e7fd      	b.n	80038ca <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80038ce:	235c      	movs	r3, #92	@ 0x5c
 80038d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	2b5c      	cmp	r3, #92	@ 0x5c
 80038d6:	d00b      	beq.n	80038f0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80038d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038dc:	f383 8811 	msr	BASEPRI, r3
 80038e0:	f3bf 8f6f 	isb	sy
 80038e4:	f3bf 8f4f 	dsb	sy
 80038e8:	61bb      	str	r3, [r7, #24]
}
 80038ea:	bf00      	nop
 80038ec:	bf00      	nop
 80038ee:	e7fd      	b.n	80038ec <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80038f0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80038f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d01e      	beq.n	8003936 <xTaskCreateStatic+0xb2>
 80038f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d01b      	beq.n	8003936 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80038fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003900:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003904:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003906:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390a:	2202      	movs	r2, #2
 800390c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003910:	2300      	movs	r3, #0
 8003912:	9303      	str	r3, [sp, #12]
 8003914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003916:	9302      	str	r3, [sp, #8]
 8003918:	f107 0314 	add.w	r3, r7, #20
 800391c:	9301      	str	r3, [sp, #4]
 800391e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	68b9      	ldr	r1, [r7, #8]
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f000 f850 	bl	80039ce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800392e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003930:	f000 f8de 	bl	8003af0 <prvAddNewTaskToReadyList>
 8003934:	e001      	b.n	800393a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003936:	2300      	movs	r3, #0
 8003938:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800393a:	697b      	ldr	r3, [r7, #20]
	}
 800393c:	4618      	mov	r0, r3
 800393e:	3728      	adds	r7, #40	@ 0x28
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003944:	b580      	push	{r7, lr}
 8003946:	b08c      	sub	sp, #48	@ 0x30
 8003948:	af04      	add	r7, sp, #16
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	603b      	str	r3, [r7, #0]
 8003950:	4613      	mov	r3, r2
 8003952:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003954:	88fb      	ldrh	r3, [r7, #6]
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	4618      	mov	r0, r3
 800395a:	f001 fc4f 	bl	80051fc <pvPortMalloc>
 800395e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00e      	beq.n	8003984 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003966:	205c      	movs	r0, #92	@ 0x5c
 8003968:	f001 fc48 	bl	80051fc <pvPortMalloc>
 800396c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	631a      	str	r2, [r3, #48]	@ 0x30
 800397a:	e005      	b.n	8003988 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800397c:	6978      	ldr	r0, [r7, #20]
 800397e:	f001 fd0b 	bl	8005398 <vPortFree>
 8003982:	e001      	b.n	8003988 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003984:	2300      	movs	r3, #0
 8003986:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d017      	beq.n	80039be <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003996:	88fa      	ldrh	r2, [r7, #6]
 8003998:	2300      	movs	r3, #0
 800399a:	9303      	str	r3, [sp, #12]
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	9302      	str	r3, [sp, #8]
 80039a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039a2:	9301      	str	r3, [sp, #4]
 80039a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	68b9      	ldr	r1, [r7, #8]
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f000 f80e 	bl	80039ce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80039b2:	69f8      	ldr	r0, [r7, #28]
 80039b4:	f000 f89c 	bl	8003af0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80039b8:	2301      	movs	r3, #1
 80039ba:	61bb      	str	r3, [r7, #24]
 80039bc:	e002      	b.n	80039c4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80039be:	f04f 33ff 	mov.w	r3, #4294967295
 80039c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80039c4:	69bb      	ldr	r3, [r7, #24]
	}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3720      	adds	r7, #32
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b088      	sub	sp, #32
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	60f8      	str	r0, [r7, #12]
 80039d6:	60b9      	str	r1, [r7, #8]
 80039d8:	607a      	str	r2, [r7, #4]
 80039da:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80039dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039de:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	461a      	mov	r2, r3
 80039e6:	21a5      	movs	r1, #165	@ 0xa5
 80039e8:	f001 fdf6 	bl	80055d8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80039ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80039f6:	3b01      	subs	r3, #1
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	4413      	add	r3, r2
 80039fc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	f023 0307 	bic.w	r3, r3, #7
 8003a04:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00b      	beq.n	8003a28 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a14:	f383 8811 	msr	BASEPRI, r3
 8003a18:	f3bf 8f6f 	isb	sy
 8003a1c:	f3bf 8f4f 	dsb	sy
 8003a20:	617b      	str	r3, [r7, #20]
}
 8003a22:	bf00      	nop
 8003a24:	bf00      	nop
 8003a26:	e7fd      	b.n	8003a24 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d01f      	beq.n	8003a6e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61fb      	str	r3, [r7, #28]
 8003a32:	e012      	b.n	8003a5a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a34:	68ba      	ldr	r2, [r7, #8]
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	4413      	add	r3, r2
 8003a3a:	7819      	ldrb	r1, [r3, #0]
 8003a3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	4413      	add	r3, r2
 8003a42:	3334      	adds	r3, #52	@ 0x34
 8003a44:	460a      	mov	r2, r1
 8003a46:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003a48:	68ba      	ldr	r2, [r7, #8]
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d006      	beq.n	8003a62 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	3301      	adds	r3, #1
 8003a58:	61fb      	str	r3, [r7, #28]
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	2b0f      	cmp	r3, #15
 8003a5e:	d9e9      	bls.n	8003a34 <prvInitialiseNewTask+0x66>
 8003a60:	e000      	b.n	8003a64 <prvInitialiseNewTask+0x96>
			{
				break;
 8003a62:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a6c:	e003      	b.n	8003a76 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a78:	2b37      	cmp	r3, #55	@ 0x37
 8003a7a:	d901      	bls.n	8003a80 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003a7c:	2337      	movs	r3, #55	@ 0x37
 8003a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a84:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a8a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a8e:	2200      	movs	r2, #0
 8003a90:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a94:	3304      	adds	r3, #4
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7ff f966 	bl	8002d68 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a9e:	3318      	adds	r3, #24
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7ff f961 	bl	8002d68 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003aaa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aae:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003aba:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003abe:	2200      	movs	r2, #0
 8003ac0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003aca:	683a      	ldr	r2, [r7, #0]
 8003acc:	68f9      	ldr	r1, [r7, #12]
 8003ace:	69b8      	ldr	r0, [r7, #24]
 8003ad0:	f001 f93e 	bl	8004d50 <pxPortInitialiseStack>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d002      	beq.n	8003ae6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ae2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ae4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ae6:	bf00      	nop
 8003ae8:	3720      	adds	r7, #32
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
	...

08003af0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003af8:	f001 fa5e 	bl	8004fb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003afc:	4b2d      	ldr	r3, [pc, #180]	@ (8003bb4 <prvAddNewTaskToReadyList+0xc4>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	3301      	adds	r3, #1
 8003b02:	4a2c      	ldr	r2, [pc, #176]	@ (8003bb4 <prvAddNewTaskToReadyList+0xc4>)
 8003b04:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003b06:	4b2c      	ldr	r3, [pc, #176]	@ (8003bb8 <prvAddNewTaskToReadyList+0xc8>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d109      	bne.n	8003b22 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b0e:	4a2a      	ldr	r2, [pc, #168]	@ (8003bb8 <prvAddNewTaskToReadyList+0xc8>)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b14:	4b27      	ldr	r3, [pc, #156]	@ (8003bb4 <prvAddNewTaskToReadyList+0xc4>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d110      	bne.n	8003b3e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003b1c:	f000 fc1e 	bl	800435c <prvInitialiseTaskLists>
 8003b20:	e00d      	b.n	8003b3e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003b22:	4b26      	ldr	r3, [pc, #152]	@ (8003bbc <prvAddNewTaskToReadyList+0xcc>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d109      	bne.n	8003b3e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b2a:	4b23      	ldr	r3, [pc, #140]	@ (8003bb8 <prvAddNewTaskToReadyList+0xc8>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d802      	bhi.n	8003b3e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003b38:	4a1f      	ldr	r2, [pc, #124]	@ (8003bb8 <prvAddNewTaskToReadyList+0xc8>)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003b3e:	4b20      	ldr	r3, [pc, #128]	@ (8003bc0 <prvAddNewTaskToReadyList+0xd0>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	3301      	adds	r3, #1
 8003b44:	4a1e      	ldr	r2, [pc, #120]	@ (8003bc0 <prvAddNewTaskToReadyList+0xd0>)
 8003b46:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003b48:	4b1d      	ldr	r3, [pc, #116]	@ (8003bc0 <prvAddNewTaskToReadyList+0xd0>)
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b54:	4b1b      	ldr	r3, [pc, #108]	@ (8003bc4 <prvAddNewTaskToReadyList+0xd4>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d903      	bls.n	8003b64 <prvAddNewTaskToReadyList+0x74>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b60:	4a18      	ldr	r2, [pc, #96]	@ (8003bc4 <prvAddNewTaskToReadyList+0xd4>)
 8003b62:	6013      	str	r3, [r2, #0]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b68:	4613      	mov	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	4413      	add	r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	4a15      	ldr	r2, [pc, #84]	@ (8003bc8 <prvAddNewTaskToReadyList+0xd8>)
 8003b72:	441a      	add	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	3304      	adds	r3, #4
 8003b78:	4619      	mov	r1, r3
 8003b7a:	4610      	mov	r0, r2
 8003b7c:	f7ff f901 	bl	8002d82 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003b80:	f001 fa4c 	bl	800501c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003b84:	4b0d      	ldr	r3, [pc, #52]	@ (8003bbc <prvAddNewTaskToReadyList+0xcc>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00e      	beq.n	8003baa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003bb8 <prvAddNewTaskToReadyList+0xc8>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d207      	bcs.n	8003baa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8003bcc <prvAddNewTaskToReadyList+0xdc>)
 8003b9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ba0:	601a      	str	r2, [r3, #0]
 8003ba2:	f3bf 8f4f 	dsb	sy
 8003ba6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003baa:	bf00      	nop
 8003bac:	3708      	adds	r7, #8
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	20000c9c 	.word	0x20000c9c
 8003bb8:	200007c8 	.word	0x200007c8
 8003bbc:	20000ca8 	.word	0x20000ca8
 8003bc0:	20000cb8 	.word	0x20000cb8
 8003bc4:	20000ca4 	.word	0x20000ca4
 8003bc8:	200007cc 	.word	0x200007cc
 8003bcc:	e000ed04 	.word	0xe000ed04

08003bd0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d018      	beq.n	8003c14 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003be2:	4b14      	ldr	r3, [pc, #80]	@ (8003c34 <vTaskDelay+0x64>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00b      	beq.n	8003c02 <vTaskDelay+0x32>
	__asm volatile
 8003bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bee:	f383 8811 	msr	BASEPRI, r3
 8003bf2:	f3bf 8f6f 	isb	sy
 8003bf6:	f3bf 8f4f 	dsb	sy
 8003bfa:	60bb      	str	r3, [r7, #8]
}
 8003bfc:	bf00      	nop
 8003bfe:	bf00      	nop
 8003c00:	e7fd      	b.n	8003bfe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003c02:	f000 f883 	bl	8003d0c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c06:	2100      	movs	r1, #0
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f000 fcf3 	bl	80045f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c0e:	f000 f88b 	bl	8003d28 <xTaskResumeAll>
 8003c12:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d107      	bne.n	8003c2a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003c1a:	4b07      	ldr	r3, [pc, #28]	@ (8003c38 <vTaskDelay+0x68>)
 8003c1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c20:	601a      	str	r2, [r3, #0]
 8003c22:	f3bf 8f4f 	dsb	sy
 8003c26:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c2a:	bf00      	nop
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	20000cc4 	.word	0x20000cc4
 8003c38:	e000ed04 	.word	0xe000ed04

08003c3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b08a      	sub	sp, #40	@ 0x28
 8003c40:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003c42:	2300      	movs	r3, #0
 8003c44:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003c46:	2300      	movs	r3, #0
 8003c48:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003c4a:	463a      	mov	r2, r7
 8003c4c:	1d39      	adds	r1, r7, #4
 8003c4e:	f107 0308 	add.w	r3, r7, #8
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7ff f834 	bl	8002cc0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003c58:	6839      	ldr	r1, [r7, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	68ba      	ldr	r2, [r7, #8]
 8003c5e:	9202      	str	r2, [sp, #8]
 8003c60:	9301      	str	r3, [sp, #4]
 8003c62:	2300      	movs	r3, #0
 8003c64:	9300      	str	r3, [sp, #0]
 8003c66:	2300      	movs	r3, #0
 8003c68:	460a      	mov	r2, r1
 8003c6a:	4922      	ldr	r1, [pc, #136]	@ (8003cf4 <vTaskStartScheduler+0xb8>)
 8003c6c:	4822      	ldr	r0, [pc, #136]	@ (8003cf8 <vTaskStartScheduler+0xbc>)
 8003c6e:	f7ff fe09 	bl	8003884 <xTaskCreateStatic>
 8003c72:	4603      	mov	r3, r0
 8003c74:	4a21      	ldr	r2, [pc, #132]	@ (8003cfc <vTaskStartScheduler+0xc0>)
 8003c76:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003c78:	4b20      	ldr	r3, [pc, #128]	@ (8003cfc <vTaskStartScheduler+0xc0>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d002      	beq.n	8003c86 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003c80:	2301      	movs	r3, #1
 8003c82:	617b      	str	r3, [r7, #20]
 8003c84:	e001      	b.n	8003c8a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003c86:	2300      	movs	r3, #0
 8003c88:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d102      	bne.n	8003c96 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003c90:	f000 fd04 	bl	800469c <xTimerCreateTimerTask>
 8003c94:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d116      	bne.n	8003cca <vTaskStartScheduler+0x8e>
	__asm volatile
 8003c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ca0:	f383 8811 	msr	BASEPRI, r3
 8003ca4:	f3bf 8f6f 	isb	sy
 8003ca8:	f3bf 8f4f 	dsb	sy
 8003cac:	613b      	str	r3, [r7, #16]
}
 8003cae:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003cb0:	4b13      	ldr	r3, [pc, #76]	@ (8003d00 <vTaskStartScheduler+0xc4>)
 8003cb2:	f04f 32ff 	mov.w	r2, #4294967295
 8003cb6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003cb8:	4b12      	ldr	r3, [pc, #72]	@ (8003d04 <vTaskStartScheduler+0xc8>)
 8003cba:	2201      	movs	r2, #1
 8003cbc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003cbe:	4b12      	ldr	r3, [pc, #72]	@ (8003d08 <vTaskStartScheduler+0xcc>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003cc4:	f001 f8d4 	bl	8004e70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003cc8:	e00f      	b.n	8003cea <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd0:	d10b      	bne.n	8003cea <vTaskStartScheduler+0xae>
	__asm volatile
 8003cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cd6:	f383 8811 	msr	BASEPRI, r3
 8003cda:	f3bf 8f6f 	isb	sy
 8003cde:	f3bf 8f4f 	dsb	sy
 8003ce2:	60fb      	str	r3, [r7, #12]
}
 8003ce4:	bf00      	nop
 8003ce6:	bf00      	nop
 8003ce8:	e7fd      	b.n	8003ce6 <vTaskStartScheduler+0xaa>
}
 8003cea:	bf00      	nop
 8003cec:	3718      	adds	r7, #24
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	0800566c 	.word	0x0800566c
 8003cf8:	0800432d 	.word	0x0800432d
 8003cfc:	20000cc0 	.word	0x20000cc0
 8003d00:	20000cbc 	.word	0x20000cbc
 8003d04:	20000ca8 	.word	0x20000ca8
 8003d08:	20000ca0 	.word	0x20000ca0

08003d0c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003d10:	4b04      	ldr	r3, [pc, #16]	@ (8003d24 <vTaskSuspendAll+0x18>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	3301      	adds	r3, #1
 8003d16:	4a03      	ldr	r2, [pc, #12]	@ (8003d24 <vTaskSuspendAll+0x18>)
 8003d18:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003d1a:	bf00      	nop
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	20000cc4 	.word	0x20000cc4

08003d28 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d32:	2300      	movs	r3, #0
 8003d34:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d36:	4b42      	ldr	r3, [pc, #264]	@ (8003e40 <xTaskResumeAll+0x118>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10b      	bne.n	8003d56 <xTaskResumeAll+0x2e>
	__asm volatile
 8003d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d42:	f383 8811 	msr	BASEPRI, r3
 8003d46:	f3bf 8f6f 	isb	sy
 8003d4a:	f3bf 8f4f 	dsb	sy
 8003d4e:	603b      	str	r3, [r7, #0]
}
 8003d50:	bf00      	nop
 8003d52:	bf00      	nop
 8003d54:	e7fd      	b.n	8003d52 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003d56:	f001 f92f 	bl	8004fb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003d5a:	4b39      	ldr	r3, [pc, #228]	@ (8003e40 <xTaskResumeAll+0x118>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	4a37      	ldr	r2, [pc, #220]	@ (8003e40 <xTaskResumeAll+0x118>)
 8003d62:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d64:	4b36      	ldr	r3, [pc, #216]	@ (8003e40 <xTaskResumeAll+0x118>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d162      	bne.n	8003e32 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003d6c:	4b35      	ldr	r3, [pc, #212]	@ (8003e44 <xTaskResumeAll+0x11c>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d05e      	beq.n	8003e32 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d74:	e02f      	b.n	8003dd6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d76:	4b34      	ldr	r3, [pc, #208]	@ (8003e48 <xTaskResumeAll+0x120>)
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	3318      	adds	r3, #24
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7ff f85a 	bl	8002e3c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	3304      	adds	r3, #4
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f7ff f855 	bl	8002e3c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d96:	4b2d      	ldr	r3, [pc, #180]	@ (8003e4c <xTaskResumeAll+0x124>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d903      	bls.n	8003da6 <xTaskResumeAll+0x7e>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da2:	4a2a      	ldr	r2, [pc, #168]	@ (8003e4c <xTaskResumeAll+0x124>)
 8003da4:	6013      	str	r3, [r2, #0]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003daa:	4613      	mov	r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	4413      	add	r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	4a27      	ldr	r2, [pc, #156]	@ (8003e50 <xTaskResumeAll+0x128>)
 8003db4:	441a      	add	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	3304      	adds	r3, #4
 8003dba:	4619      	mov	r1, r3
 8003dbc:	4610      	mov	r0, r2
 8003dbe:	f7fe ffe0 	bl	8002d82 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dc6:	4b23      	ldr	r3, [pc, #140]	@ (8003e54 <xTaskResumeAll+0x12c>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d302      	bcc.n	8003dd6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003dd0:	4b21      	ldr	r3, [pc, #132]	@ (8003e58 <xTaskResumeAll+0x130>)
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8003e48 <xTaskResumeAll+0x120>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1cb      	bne.n	8003d76 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d001      	beq.n	8003de8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003de4:	f000 fb58 	bl	8004498 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003de8:	4b1c      	ldr	r3, [pc, #112]	@ (8003e5c <xTaskResumeAll+0x134>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d010      	beq.n	8003e16 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003df4:	f000 f846 	bl	8003e84 <xTaskIncrementTick>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d002      	beq.n	8003e04 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003dfe:	4b16      	ldr	r3, [pc, #88]	@ (8003e58 <xTaskResumeAll+0x130>)
 8003e00:	2201      	movs	r2, #1
 8003e02:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	3b01      	subs	r3, #1
 8003e08:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d1f1      	bne.n	8003df4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003e10:	4b12      	ldr	r3, [pc, #72]	@ (8003e5c <xTaskResumeAll+0x134>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e16:	4b10      	ldr	r3, [pc, #64]	@ (8003e58 <xTaskResumeAll+0x130>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d009      	beq.n	8003e32 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e22:	4b0f      	ldr	r3, [pc, #60]	@ (8003e60 <xTaskResumeAll+0x138>)
 8003e24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e28:	601a      	str	r2, [r3, #0]
 8003e2a:	f3bf 8f4f 	dsb	sy
 8003e2e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e32:	f001 f8f3 	bl	800501c <vPortExitCritical>

	return xAlreadyYielded;
 8003e36:	68bb      	ldr	r3, [r7, #8]
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3710      	adds	r7, #16
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	20000cc4 	.word	0x20000cc4
 8003e44:	20000c9c 	.word	0x20000c9c
 8003e48:	20000c5c 	.word	0x20000c5c
 8003e4c:	20000ca4 	.word	0x20000ca4
 8003e50:	200007cc 	.word	0x200007cc
 8003e54:	200007c8 	.word	0x200007c8
 8003e58:	20000cb0 	.word	0x20000cb0
 8003e5c:	20000cac 	.word	0x20000cac
 8003e60:	e000ed04 	.word	0xe000ed04

08003e64 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003e6a:	4b05      	ldr	r3, [pc, #20]	@ (8003e80 <xTaskGetTickCount+0x1c>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003e70:	687b      	ldr	r3, [r7, #4]
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	20000ca0 	.word	0x20000ca0

08003e84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b086      	sub	sp, #24
 8003e88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e8e:	4b4f      	ldr	r3, [pc, #316]	@ (8003fcc <xTaskIncrementTick+0x148>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f040 8090 	bne.w	8003fb8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003e98:	4b4d      	ldr	r3, [pc, #308]	@ (8003fd0 <xTaskIncrementTick+0x14c>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ea0:	4a4b      	ldr	r2, [pc, #300]	@ (8003fd0 <xTaskIncrementTick+0x14c>)
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d121      	bne.n	8003ef0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003eac:	4b49      	ldr	r3, [pc, #292]	@ (8003fd4 <xTaskIncrementTick+0x150>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00b      	beq.n	8003ece <xTaskIncrementTick+0x4a>
	__asm volatile
 8003eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eba:	f383 8811 	msr	BASEPRI, r3
 8003ebe:	f3bf 8f6f 	isb	sy
 8003ec2:	f3bf 8f4f 	dsb	sy
 8003ec6:	603b      	str	r3, [r7, #0]
}
 8003ec8:	bf00      	nop
 8003eca:	bf00      	nop
 8003ecc:	e7fd      	b.n	8003eca <xTaskIncrementTick+0x46>
 8003ece:	4b41      	ldr	r3, [pc, #260]	@ (8003fd4 <xTaskIncrementTick+0x150>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	60fb      	str	r3, [r7, #12]
 8003ed4:	4b40      	ldr	r3, [pc, #256]	@ (8003fd8 <xTaskIncrementTick+0x154>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a3e      	ldr	r2, [pc, #248]	@ (8003fd4 <xTaskIncrementTick+0x150>)
 8003eda:	6013      	str	r3, [r2, #0]
 8003edc:	4a3e      	ldr	r2, [pc, #248]	@ (8003fd8 <xTaskIncrementTick+0x154>)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6013      	str	r3, [r2, #0]
 8003ee2:	4b3e      	ldr	r3, [pc, #248]	@ (8003fdc <xTaskIncrementTick+0x158>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	4a3c      	ldr	r2, [pc, #240]	@ (8003fdc <xTaskIncrementTick+0x158>)
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	f000 fad4 	bl	8004498 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003ef0:	4b3b      	ldr	r3, [pc, #236]	@ (8003fe0 <xTaskIncrementTick+0x15c>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d349      	bcc.n	8003f8e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003efa:	4b36      	ldr	r3, [pc, #216]	@ (8003fd4 <xTaskIncrementTick+0x150>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d104      	bne.n	8003f0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f04:	4b36      	ldr	r3, [pc, #216]	@ (8003fe0 <xTaskIncrementTick+0x15c>)
 8003f06:	f04f 32ff 	mov.w	r2, #4294967295
 8003f0a:	601a      	str	r2, [r3, #0]
					break;
 8003f0c:	e03f      	b.n	8003f8e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f0e:	4b31      	ldr	r3, [pc, #196]	@ (8003fd4 <xTaskIncrementTick+0x150>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d203      	bcs.n	8003f2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f26:	4a2e      	ldr	r2, [pc, #184]	@ (8003fe0 <xTaskIncrementTick+0x15c>)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003f2c:	e02f      	b.n	8003f8e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	3304      	adds	r3, #4
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fe ff82 	bl	8002e3c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d004      	beq.n	8003f4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	3318      	adds	r3, #24
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7fe ff79 	bl	8002e3c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f4e:	4b25      	ldr	r3, [pc, #148]	@ (8003fe4 <xTaskIncrementTick+0x160>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d903      	bls.n	8003f5e <xTaskIncrementTick+0xda>
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f5a:	4a22      	ldr	r2, [pc, #136]	@ (8003fe4 <xTaskIncrementTick+0x160>)
 8003f5c:	6013      	str	r3, [r2, #0]
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f62:	4613      	mov	r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	4413      	add	r3, r2
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	4a1f      	ldr	r2, [pc, #124]	@ (8003fe8 <xTaskIncrementTick+0x164>)
 8003f6c:	441a      	add	r2, r3
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	3304      	adds	r3, #4
 8003f72:	4619      	mov	r1, r3
 8003f74:	4610      	mov	r0, r2
 8003f76:	f7fe ff04 	bl	8002d82 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8003fec <xTaskIncrementTick+0x168>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d3b8      	bcc.n	8003efa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f8c:	e7b5      	b.n	8003efa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003f8e:	4b17      	ldr	r3, [pc, #92]	@ (8003fec <xTaskIncrementTick+0x168>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f94:	4914      	ldr	r1, [pc, #80]	@ (8003fe8 <xTaskIncrementTick+0x164>)
 8003f96:	4613      	mov	r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	4413      	add	r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	440b      	add	r3, r1
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d901      	bls.n	8003faa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003faa:	4b11      	ldr	r3, [pc, #68]	@ (8003ff0 <xTaskIncrementTick+0x16c>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d007      	beq.n	8003fc2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	617b      	str	r3, [r7, #20]
 8003fb6:	e004      	b.n	8003fc2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff4 <xTaskIncrementTick+0x170>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	4a0d      	ldr	r2, [pc, #52]	@ (8003ff4 <xTaskIncrementTick+0x170>)
 8003fc0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003fc2:	697b      	ldr	r3, [r7, #20]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3718      	adds	r7, #24
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	20000cc4 	.word	0x20000cc4
 8003fd0:	20000ca0 	.word	0x20000ca0
 8003fd4:	20000c54 	.word	0x20000c54
 8003fd8:	20000c58 	.word	0x20000c58
 8003fdc:	20000cb4 	.word	0x20000cb4
 8003fe0:	20000cbc 	.word	0x20000cbc
 8003fe4:	20000ca4 	.word	0x20000ca4
 8003fe8:	200007cc 	.word	0x200007cc
 8003fec:	200007c8 	.word	0x200007c8
 8003ff0:	20000cb0 	.word	0x20000cb0
 8003ff4:	20000cac 	.word	0x20000cac

08003ff8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b085      	sub	sp, #20
 8003ffc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003ffe:	4b28      	ldr	r3, [pc, #160]	@ (80040a0 <vTaskSwitchContext+0xa8>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004006:	4b27      	ldr	r3, [pc, #156]	@ (80040a4 <vTaskSwitchContext+0xac>)
 8004008:	2201      	movs	r2, #1
 800400a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800400c:	e042      	b.n	8004094 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800400e:	4b25      	ldr	r3, [pc, #148]	@ (80040a4 <vTaskSwitchContext+0xac>)
 8004010:	2200      	movs	r2, #0
 8004012:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004014:	4b24      	ldr	r3, [pc, #144]	@ (80040a8 <vTaskSwitchContext+0xb0>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	60fb      	str	r3, [r7, #12]
 800401a:	e011      	b.n	8004040 <vTaskSwitchContext+0x48>
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10b      	bne.n	800403a <vTaskSwitchContext+0x42>
	__asm volatile
 8004022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004026:	f383 8811 	msr	BASEPRI, r3
 800402a:	f3bf 8f6f 	isb	sy
 800402e:	f3bf 8f4f 	dsb	sy
 8004032:	607b      	str	r3, [r7, #4]
}
 8004034:	bf00      	nop
 8004036:	bf00      	nop
 8004038:	e7fd      	b.n	8004036 <vTaskSwitchContext+0x3e>
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	3b01      	subs	r3, #1
 800403e:	60fb      	str	r3, [r7, #12]
 8004040:	491a      	ldr	r1, [pc, #104]	@ (80040ac <vTaskSwitchContext+0xb4>)
 8004042:	68fa      	ldr	r2, [r7, #12]
 8004044:	4613      	mov	r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	4413      	add	r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	440b      	add	r3, r1
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d0e3      	beq.n	800401c <vTaskSwitchContext+0x24>
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	4613      	mov	r3, r2
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	4413      	add	r3, r2
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	4a13      	ldr	r2, [pc, #76]	@ (80040ac <vTaskSwitchContext+0xb4>)
 8004060:	4413      	add	r3, r2
 8004062:	60bb      	str	r3, [r7, #8]
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	685a      	ldr	r2, [r3, #4]
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	605a      	str	r2, [r3, #4]
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	685a      	ldr	r2, [r3, #4]
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	3308      	adds	r3, #8
 8004076:	429a      	cmp	r2, r3
 8004078:	d104      	bne.n	8004084 <vTaskSwitchContext+0x8c>
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	605a      	str	r2, [r3, #4]
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	4a09      	ldr	r2, [pc, #36]	@ (80040b0 <vTaskSwitchContext+0xb8>)
 800408c:	6013      	str	r3, [r2, #0]
 800408e:	4a06      	ldr	r2, [pc, #24]	@ (80040a8 <vTaskSwitchContext+0xb0>)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6013      	str	r3, [r2, #0]
}
 8004094:	bf00      	nop
 8004096:	3714      	adds	r7, #20
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr
 80040a0:	20000cc4 	.word	0x20000cc4
 80040a4:	20000cb0 	.word	0x20000cb0
 80040a8:	20000ca4 	.word	0x20000ca4
 80040ac:	200007cc 	.word	0x200007cc
 80040b0:	200007c8 	.word	0x200007c8

080040b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d10b      	bne.n	80040dc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80040c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040c8:	f383 8811 	msr	BASEPRI, r3
 80040cc:	f3bf 8f6f 	isb	sy
 80040d0:	f3bf 8f4f 	dsb	sy
 80040d4:	60fb      	str	r3, [r7, #12]
}
 80040d6:	bf00      	nop
 80040d8:	bf00      	nop
 80040da:	e7fd      	b.n	80040d8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80040dc:	4b07      	ldr	r3, [pc, #28]	@ (80040fc <vTaskPlaceOnEventList+0x48>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	3318      	adds	r3, #24
 80040e2:	4619      	mov	r1, r3
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f7fe fe70 	bl	8002dca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80040ea:	2101      	movs	r1, #1
 80040ec:	6838      	ldr	r0, [r7, #0]
 80040ee:	f000 fa81 	bl	80045f4 <prvAddCurrentTaskToDelayedList>
}
 80040f2:	bf00      	nop
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	200007c8 	.word	0x200007c8

08004100 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004100:	b580      	push	{r7, lr}
 8004102:	b086      	sub	sp, #24
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10b      	bne.n	800412a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004116:	f383 8811 	msr	BASEPRI, r3
 800411a:	f3bf 8f6f 	isb	sy
 800411e:	f3bf 8f4f 	dsb	sy
 8004122:	617b      	str	r3, [r7, #20]
}
 8004124:	bf00      	nop
 8004126:	bf00      	nop
 8004128:	e7fd      	b.n	8004126 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800412a:	4b0a      	ldr	r3, [pc, #40]	@ (8004154 <vTaskPlaceOnEventListRestricted+0x54>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	3318      	adds	r3, #24
 8004130:	4619      	mov	r1, r3
 8004132:	68f8      	ldr	r0, [r7, #12]
 8004134:	f7fe fe25 	bl	8002d82 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d002      	beq.n	8004144 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800413e:	f04f 33ff 	mov.w	r3, #4294967295
 8004142:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004144:	6879      	ldr	r1, [r7, #4]
 8004146:	68b8      	ldr	r0, [r7, #8]
 8004148:	f000 fa54 	bl	80045f4 <prvAddCurrentTaskToDelayedList>
	}
 800414c:	bf00      	nop
 800414e:	3718      	adds	r7, #24
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	200007c8 	.word	0x200007c8

08004158 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10b      	bne.n	8004186 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800416e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004172:	f383 8811 	msr	BASEPRI, r3
 8004176:	f3bf 8f6f 	isb	sy
 800417a:	f3bf 8f4f 	dsb	sy
 800417e:	60fb      	str	r3, [r7, #12]
}
 8004180:	bf00      	nop
 8004182:	bf00      	nop
 8004184:	e7fd      	b.n	8004182 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	3318      	adds	r3, #24
 800418a:	4618      	mov	r0, r3
 800418c:	f7fe fe56 	bl	8002e3c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004190:	4b1d      	ldr	r3, [pc, #116]	@ (8004208 <xTaskRemoveFromEventList+0xb0>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d11d      	bne.n	80041d4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	3304      	adds	r3, #4
 800419c:	4618      	mov	r0, r3
 800419e:	f7fe fe4d 	bl	8002e3c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041a6:	4b19      	ldr	r3, [pc, #100]	@ (800420c <xTaskRemoveFromEventList+0xb4>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d903      	bls.n	80041b6 <xTaskRemoveFromEventList+0x5e>
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b2:	4a16      	ldr	r2, [pc, #88]	@ (800420c <xTaskRemoveFromEventList+0xb4>)
 80041b4:	6013      	str	r3, [r2, #0]
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041ba:	4613      	mov	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	4413      	add	r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	4a13      	ldr	r2, [pc, #76]	@ (8004210 <xTaskRemoveFromEventList+0xb8>)
 80041c4:	441a      	add	r2, r3
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	3304      	adds	r3, #4
 80041ca:	4619      	mov	r1, r3
 80041cc:	4610      	mov	r0, r2
 80041ce:	f7fe fdd8 	bl	8002d82 <vListInsertEnd>
 80041d2:	e005      	b.n	80041e0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	3318      	adds	r3, #24
 80041d8:	4619      	mov	r1, r3
 80041da:	480e      	ldr	r0, [pc, #56]	@ (8004214 <xTaskRemoveFromEventList+0xbc>)
 80041dc:	f7fe fdd1 	bl	8002d82 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004218 <xTaskRemoveFromEventList+0xc0>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d905      	bls.n	80041fa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80041ee:	2301      	movs	r3, #1
 80041f0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80041f2:	4b0a      	ldr	r3, [pc, #40]	@ (800421c <xTaskRemoveFromEventList+0xc4>)
 80041f4:	2201      	movs	r2, #1
 80041f6:	601a      	str	r2, [r3, #0]
 80041f8:	e001      	b.n	80041fe <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80041fa:	2300      	movs	r3, #0
 80041fc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80041fe:	697b      	ldr	r3, [r7, #20]
}
 8004200:	4618      	mov	r0, r3
 8004202:	3718      	adds	r7, #24
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	20000cc4 	.word	0x20000cc4
 800420c:	20000ca4 	.word	0x20000ca4
 8004210:	200007cc 	.word	0x200007cc
 8004214:	20000c5c 	.word	0x20000c5c
 8004218:	200007c8 	.word	0x200007c8
 800421c:	20000cb0 	.word	0x20000cb0

08004220 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004228:	4b06      	ldr	r3, [pc, #24]	@ (8004244 <vTaskInternalSetTimeOutState+0x24>)
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004230:	4b05      	ldr	r3, [pc, #20]	@ (8004248 <vTaskInternalSetTimeOutState+0x28>)
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	605a      	str	r2, [r3, #4]
}
 8004238:	bf00      	nop
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr
 8004244:	20000cb4 	.word	0x20000cb4
 8004248:	20000ca0 	.word	0x20000ca0

0800424c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b088      	sub	sp, #32
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10b      	bne.n	8004274 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800425c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004260:	f383 8811 	msr	BASEPRI, r3
 8004264:	f3bf 8f6f 	isb	sy
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	613b      	str	r3, [r7, #16]
}
 800426e:	bf00      	nop
 8004270:	bf00      	nop
 8004272:	e7fd      	b.n	8004270 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10b      	bne.n	8004292 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800427a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800427e:	f383 8811 	msr	BASEPRI, r3
 8004282:	f3bf 8f6f 	isb	sy
 8004286:	f3bf 8f4f 	dsb	sy
 800428a:	60fb      	str	r3, [r7, #12]
}
 800428c:	bf00      	nop
 800428e:	bf00      	nop
 8004290:	e7fd      	b.n	800428e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004292:	f000 fe91 	bl	8004fb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004296:	4b1d      	ldr	r3, [pc, #116]	@ (800430c <xTaskCheckForTimeOut+0xc0>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ae:	d102      	bne.n	80042b6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80042b0:	2300      	movs	r3, #0
 80042b2:	61fb      	str	r3, [r7, #28]
 80042b4:	e023      	b.n	80042fe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	4b15      	ldr	r3, [pc, #84]	@ (8004310 <xTaskCheckForTimeOut+0xc4>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d007      	beq.n	80042d2 <xTaskCheckForTimeOut+0x86>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	69ba      	ldr	r2, [r7, #24]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d302      	bcc.n	80042d2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80042cc:	2301      	movs	r3, #1
 80042ce:	61fb      	str	r3, [r7, #28]
 80042d0:	e015      	b.n	80042fe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d20b      	bcs.n	80042f4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	1ad2      	subs	r2, r2, r3
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f7ff ff99 	bl	8004220 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80042ee:	2300      	movs	r3, #0
 80042f0:	61fb      	str	r3, [r7, #28]
 80042f2:	e004      	b.n	80042fe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	2200      	movs	r2, #0
 80042f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80042fa:	2301      	movs	r3, #1
 80042fc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80042fe:	f000 fe8d 	bl	800501c <vPortExitCritical>

	return xReturn;
 8004302:	69fb      	ldr	r3, [r7, #28]
}
 8004304:	4618      	mov	r0, r3
 8004306:	3720      	adds	r7, #32
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	20000ca0 	.word	0x20000ca0
 8004310:	20000cb4 	.word	0x20000cb4

08004314 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004314:	b480      	push	{r7}
 8004316:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004318:	4b03      	ldr	r3, [pc, #12]	@ (8004328 <vTaskMissedYield+0x14>)
 800431a:	2201      	movs	r2, #1
 800431c:	601a      	str	r2, [r3, #0]
}
 800431e:	bf00      	nop
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr
 8004328:	20000cb0 	.word	0x20000cb0

0800432c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004334:	f000 f852 	bl	80043dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004338:	4b06      	ldr	r3, [pc, #24]	@ (8004354 <prvIdleTask+0x28>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2b01      	cmp	r3, #1
 800433e:	d9f9      	bls.n	8004334 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004340:	4b05      	ldr	r3, [pc, #20]	@ (8004358 <prvIdleTask+0x2c>)
 8004342:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	f3bf 8f4f 	dsb	sy
 800434c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004350:	e7f0      	b.n	8004334 <prvIdleTask+0x8>
 8004352:	bf00      	nop
 8004354:	200007cc 	.word	0x200007cc
 8004358:	e000ed04 	.word	0xe000ed04

0800435c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004362:	2300      	movs	r3, #0
 8004364:	607b      	str	r3, [r7, #4]
 8004366:	e00c      	b.n	8004382 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	4613      	mov	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	4413      	add	r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	4a12      	ldr	r2, [pc, #72]	@ (80043bc <prvInitialiseTaskLists+0x60>)
 8004374:	4413      	add	r3, r2
 8004376:	4618      	mov	r0, r3
 8004378:	f7fe fcd6 	bl	8002d28 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	3301      	adds	r3, #1
 8004380:	607b      	str	r3, [r7, #4]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b37      	cmp	r3, #55	@ 0x37
 8004386:	d9ef      	bls.n	8004368 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004388:	480d      	ldr	r0, [pc, #52]	@ (80043c0 <prvInitialiseTaskLists+0x64>)
 800438a:	f7fe fccd 	bl	8002d28 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800438e:	480d      	ldr	r0, [pc, #52]	@ (80043c4 <prvInitialiseTaskLists+0x68>)
 8004390:	f7fe fcca 	bl	8002d28 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004394:	480c      	ldr	r0, [pc, #48]	@ (80043c8 <prvInitialiseTaskLists+0x6c>)
 8004396:	f7fe fcc7 	bl	8002d28 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800439a:	480c      	ldr	r0, [pc, #48]	@ (80043cc <prvInitialiseTaskLists+0x70>)
 800439c:	f7fe fcc4 	bl	8002d28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80043a0:	480b      	ldr	r0, [pc, #44]	@ (80043d0 <prvInitialiseTaskLists+0x74>)
 80043a2:	f7fe fcc1 	bl	8002d28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80043a6:	4b0b      	ldr	r3, [pc, #44]	@ (80043d4 <prvInitialiseTaskLists+0x78>)
 80043a8:	4a05      	ldr	r2, [pc, #20]	@ (80043c0 <prvInitialiseTaskLists+0x64>)
 80043aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80043ac:	4b0a      	ldr	r3, [pc, #40]	@ (80043d8 <prvInitialiseTaskLists+0x7c>)
 80043ae:	4a05      	ldr	r2, [pc, #20]	@ (80043c4 <prvInitialiseTaskLists+0x68>)
 80043b0:	601a      	str	r2, [r3, #0]
}
 80043b2:	bf00      	nop
 80043b4:	3708      	adds	r7, #8
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	200007cc 	.word	0x200007cc
 80043c0:	20000c2c 	.word	0x20000c2c
 80043c4:	20000c40 	.word	0x20000c40
 80043c8:	20000c5c 	.word	0x20000c5c
 80043cc:	20000c70 	.word	0x20000c70
 80043d0:	20000c88 	.word	0x20000c88
 80043d4:	20000c54 	.word	0x20000c54
 80043d8:	20000c58 	.word	0x20000c58

080043dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043e2:	e019      	b.n	8004418 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80043e4:	f000 fde8 	bl	8004fb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043e8:	4b10      	ldr	r3, [pc, #64]	@ (800442c <prvCheckTasksWaitingTermination+0x50>)
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	3304      	adds	r3, #4
 80043f4:	4618      	mov	r0, r3
 80043f6:	f7fe fd21 	bl	8002e3c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80043fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004430 <prvCheckTasksWaitingTermination+0x54>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	3b01      	subs	r3, #1
 8004400:	4a0b      	ldr	r2, [pc, #44]	@ (8004430 <prvCheckTasksWaitingTermination+0x54>)
 8004402:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004404:	4b0b      	ldr	r3, [pc, #44]	@ (8004434 <prvCheckTasksWaitingTermination+0x58>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	3b01      	subs	r3, #1
 800440a:	4a0a      	ldr	r2, [pc, #40]	@ (8004434 <prvCheckTasksWaitingTermination+0x58>)
 800440c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800440e:	f000 fe05 	bl	800501c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f810 	bl	8004438 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004418:	4b06      	ldr	r3, [pc, #24]	@ (8004434 <prvCheckTasksWaitingTermination+0x58>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1e1      	bne.n	80043e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004420:	bf00      	nop
 8004422:	bf00      	nop
 8004424:	3708      	adds	r7, #8
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	20000c70 	.word	0x20000c70
 8004430:	20000c9c 	.word	0x20000c9c
 8004434:	20000c84 	.word	0x20000c84

08004438 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004446:	2b00      	cmp	r3, #0
 8004448:	d108      	bne.n	800445c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800444e:	4618      	mov	r0, r3
 8004450:	f000 ffa2 	bl	8005398 <vPortFree>
				vPortFree( pxTCB );
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f000 ff9f 	bl	8005398 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800445a:	e019      	b.n	8004490 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004462:	2b01      	cmp	r3, #1
 8004464:	d103      	bne.n	800446e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 ff96 	bl	8005398 <vPortFree>
	}
 800446c:	e010      	b.n	8004490 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004474:	2b02      	cmp	r3, #2
 8004476:	d00b      	beq.n	8004490 <prvDeleteTCB+0x58>
	__asm volatile
 8004478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800447c:	f383 8811 	msr	BASEPRI, r3
 8004480:	f3bf 8f6f 	isb	sy
 8004484:	f3bf 8f4f 	dsb	sy
 8004488:	60fb      	str	r3, [r7, #12]
}
 800448a:	bf00      	nop
 800448c:	bf00      	nop
 800448e:	e7fd      	b.n	800448c <prvDeleteTCB+0x54>
	}
 8004490:	bf00      	nop
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800449e:	4b0c      	ldr	r3, [pc, #48]	@ (80044d0 <prvResetNextTaskUnblockTime+0x38>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d104      	bne.n	80044b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80044a8:	4b0a      	ldr	r3, [pc, #40]	@ (80044d4 <prvResetNextTaskUnblockTime+0x3c>)
 80044aa:	f04f 32ff 	mov.w	r2, #4294967295
 80044ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80044b0:	e008      	b.n	80044c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044b2:	4b07      	ldr	r3, [pc, #28]	@ (80044d0 <prvResetNextTaskUnblockTime+0x38>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	4a04      	ldr	r2, [pc, #16]	@ (80044d4 <prvResetNextTaskUnblockTime+0x3c>)
 80044c2:	6013      	str	r3, [r2, #0]
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr
 80044d0:	20000c54 	.word	0x20000c54
 80044d4:	20000cbc 	.word	0x20000cbc

080044d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80044de:	4b0b      	ldr	r3, [pc, #44]	@ (800450c <xTaskGetSchedulerState+0x34>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d102      	bne.n	80044ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80044e6:	2301      	movs	r3, #1
 80044e8:	607b      	str	r3, [r7, #4]
 80044ea:	e008      	b.n	80044fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044ec:	4b08      	ldr	r3, [pc, #32]	@ (8004510 <xTaskGetSchedulerState+0x38>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d102      	bne.n	80044fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80044f4:	2302      	movs	r3, #2
 80044f6:	607b      	str	r3, [r7, #4]
 80044f8:	e001      	b.n	80044fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80044fa:	2300      	movs	r3, #0
 80044fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80044fe:	687b      	ldr	r3, [r7, #4]
	}
 8004500:	4618      	mov	r0, r3
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr
 800450c:	20000ca8 	.word	0x20000ca8
 8004510:	20000cc4 	.word	0x20000cc4

08004514 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004514:	b580      	push	{r7, lr}
 8004516:	b086      	sub	sp, #24
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004520:	2300      	movs	r3, #0
 8004522:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d058      	beq.n	80045dc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800452a:	4b2f      	ldr	r3, [pc, #188]	@ (80045e8 <xTaskPriorityDisinherit+0xd4>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	429a      	cmp	r2, r3
 8004532:	d00b      	beq.n	800454c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004538:	f383 8811 	msr	BASEPRI, r3
 800453c:	f3bf 8f6f 	isb	sy
 8004540:	f3bf 8f4f 	dsb	sy
 8004544:	60fb      	str	r3, [r7, #12]
}
 8004546:	bf00      	nop
 8004548:	bf00      	nop
 800454a:	e7fd      	b.n	8004548 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10b      	bne.n	800456c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004558:	f383 8811 	msr	BASEPRI, r3
 800455c:	f3bf 8f6f 	isb	sy
 8004560:	f3bf 8f4f 	dsb	sy
 8004564:	60bb      	str	r3, [r7, #8]
}
 8004566:	bf00      	nop
 8004568:	bf00      	nop
 800456a:	e7fd      	b.n	8004568 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004570:	1e5a      	subs	r2, r3, #1
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800457e:	429a      	cmp	r2, r3
 8004580:	d02c      	beq.n	80045dc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004586:	2b00      	cmp	r3, #0
 8004588:	d128      	bne.n	80045dc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	3304      	adds	r3, #4
 800458e:	4618      	mov	r0, r3
 8004590:	f7fe fc54 	bl	8002e3c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045ac:	4b0f      	ldr	r3, [pc, #60]	@ (80045ec <xTaskPriorityDisinherit+0xd8>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d903      	bls.n	80045bc <xTaskPriorityDisinherit+0xa8>
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b8:	4a0c      	ldr	r2, [pc, #48]	@ (80045ec <xTaskPriorityDisinherit+0xd8>)
 80045ba:	6013      	str	r3, [r2, #0]
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045c0:	4613      	mov	r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	4413      	add	r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	4a09      	ldr	r2, [pc, #36]	@ (80045f0 <xTaskPriorityDisinherit+0xdc>)
 80045ca:	441a      	add	r2, r3
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	3304      	adds	r3, #4
 80045d0:	4619      	mov	r1, r3
 80045d2:	4610      	mov	r0, r2
 80045d4:	f7fe fbd5 	bl	8002d82 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80045d8:	2301      	movs	r3, #1
 80045da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80045dc:	697b      	ldr	r3, [r7, #20]
	}
 80045de:	4618      	mov	r0, r3
 80045e0:	3718      	adds	r7, #24
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	200007c8 	.word	0x200007c8
 80045ec:	20000ca4 	.word	0x20000ca4
 80045f0:	200007cc 	.word	0x200007cc

080045f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80045fe:	4b21      	ldr	r3, [pc, #132]	@ (8004684 <prvAddCurrentTaskToDelayedList+0x90>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004604:	4b20      	ldr	r3, [pc, #128]	@ (8004688 <prvAddCurrentTaskToDelayedList+0x94>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	3304      	adds	r3, #4
 800460a:	4618      	mov	r0, r3
 800460c:	f7fe fc16 	bl	8002e3c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004616:	d10a      	bne.n	800462e <prvAddCurrentTaskToDelayedList+0x3a>
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d007      	beq.n	800462e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800461e:	4b1a      	ldr	r3, [pc, #104]	@ (8004688 <prvAddCurrentTaskToDelayedList+0x94>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	3304      	adds	r3, #4
 8004624:	4619      	mov	r1, r3
 8004626:	4819      	ldr	r0, [pc, #100]	@ (800468c <prvAddCurrentTaskToDelayedList+0x98>)
 8004628:	f7fe fbab 	bl	8002d82 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800462c:	e026      	b.n	800467c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4413      	add	r3, r2
 8004634:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004636:	4b14      	ldr	r3, [pc, #80]	@ (8004688 <prvAddCurrentTaskToDelayedList+0x94>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68ba      	ldr	r2, [r7, #8]
 800463c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	429a      	cmp	r2, r3
 8004644:	d209      	bcs.n	800465a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004646:	4b12      	ldr	r3, [pc, #72]	@ (8004690 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	4b0f      	ldr	r3, [pc, #60]	@ (8004688 <prvAddCurrentTaskToDelayedList+0x94>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	3304      	adds	r3, #4
 8004650:	4619      	mov	r1, r3
 8004652:	4610      	mov	r0, r2
 8004654:	f7fe fbb9 	bl	8002dca <vListInsert>
}
 8004658:	e010      	b.n	800467c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800465a:	4b0e      	ldr	r3, [pc, #56]	@ (8004694 <prvAddCurrentTaskToDelayedList+0xa0>)
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	4b0a      	ldr	r3, [pc, #40]	@ (8004688 <prvAddCurrentTaskToDelayedList+0x94>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	3304      	adds	r3, #4
 8004664:	4619      	mov	r1, r3
 8004666:	4610      	mov	r0, r2
 8004668:	f7fe fbaf 	bl	8002dca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800466c:	4b0a      	ldr	r3, [pc, #40]	@ (8004698 <prvAddCurrentTaskToDelayedList+0xa4>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68ba      	ldr	r2, [r7, #8]
 8004672:	429a      	cmp	r2, r3
 8004674:	d202      	bcs.n	800467c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004676:	4a08      	ldr	r2, [pc, #32]	@ (8004698 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	6013      	str	r3, [r2, #0]
}
 800467c:	bf00      	nop
 800467e:	3710      	adds	r7, #16
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	20000ca0 	.word	0x20000ca0
 8004688:	200007c8 	.word	0x200007c8
 800468c:	20000c88 	.word	0x20000c88
 8004690:	20000c58 	.word	0x20000c58
 8004694:	20000c54 	.word	0x20000c54
 8004698:	20000cbc 	.word	0x20000cbc

0800469c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b08a      	sub	sp, #40	@ 0x28
 80046a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80046a2:	2300      	movs	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80046a6:	f000 fb13 	bl	8004cd0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80046aa:	4b1d      	ldr	r3, [pc, #116]	@ (8004720 <xTimerCreateTimerTask+0x84>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d021      	beq.n	80046f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80046b2:	2300      	movs	r3, #0
 80046b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80046b6:	2300      	movs	r3, #0
 80046b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80046ba:	1d3a      	adds	r2, r7, #4
 80046bc:	f107 0108 	add.w	r1, r7, #8
 80046c0:	f107 030c 	add.w	r3, r7, #12
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7fe fb15 	bl	8002cf4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80046ca:	6879      	ldr	r1, [r7, #4]
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	9202      	str	r2, [sp, #8]
 80046d2:	9301      	str	r3, [sp, #4]
 80046d4:	2302      	movs	r3, #2
 80046d6:	9300      	str	r3, [sp, #0]
 80046d8:	2300      	movs	r3, #0
 80046da:	460a      	mov	r2, r1
 80046dc:	4911      	ldr	r1, [pc, #68]	@ (8004724 <xTimerCreateTimerTask+0x88>)
 80046de:	4812      	ldr	r0, [pc, #72]	@ (8004728 <xTimerCreateTimerTask+0x8c>)
 80046e0:	f7ff f8d0 	bl	8003884 <xTaskCreateStatic>
 80046e4:	4603      	mov	r3, r0
 80046e6:	4a11      	ldr	r2, [pc, #68]	@ (800472c <xTimerCreateTimerTask+0x90>)
 80046e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80046ea:	4b10      	ldr	r3, [pc, #64]	@ (800472c <xTimerCreateTimerTask+0x90>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80046f2:	2301      	movs	r3, #1
 80046f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10b      	bne.n	8004714 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80046fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004700:	f383 8811 	msr	BASEPRI, r3
 8004704:	f3bf 8f6f 	isb	sy
 8004708:	f3bf 8f4f 	dsb	sy
 800470c:	613b      	str	r3, [r7, #16]
}
 800470e:	bf00      	nop
 8004710:	bf00      	nop
 8004712:	e7fd      	b.n	8004710 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004714:	697b      	ldr	r3, [r7, #20]
}
 8004716:	4618      	mov	r0, r3
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	20000cf8 	.word	0x20000cf8
 8004724:	08005674 	.word	0x08005674
 8004728:	08004869 	.word	0x08004869
 800472c:	20000cfc 	.word	0x20000cfc

08004730 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b08a      	sub	sp, #40	@ 0x28
 8004734:	af00      	add	r7, sp, #0
 8004736:	60f8      	str	r0, [r7, #12]
 8004738:	60b9      	str	r1, [r7, #8]
 800473a:	607a      	str	r2, [r7, #4]
 800473c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800473e:	2300      	movs	r3, #0
 8004740:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d10b      	bne.n	8004760 <xTimerGenericCommand+0x30>
	__asm volatile
 8004748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800474c:	f383 8811 	msr	BASEPRI, r3
 8004750:	f3bf 8f6f 	isb	sy
 8004754:	f3bf 8f4f 	dsb	sy
 8004758:	623b      	str	r3, [r7, #32]
}
 800475a:	bf00      	nop
 800475c:	bf00      	nop
 800475e:	e7fd      	b.n	800475c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004760:	4b19      	ldr	r3, [pc, #100]	@ (80047c8 <xTimerGenericCommand+0x98>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d02a      	beq.n	80047be <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	2b05      	cmp	r3, #5
 8004778:	dc18      	bgt.n	80047ac <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800477a:	f7ff fead 	bl	80044d8 <xTaskGetSchedulerState>
 800477e:	4603      	mov	r3, r0
 8004780:	2b02      	cmp	r3, #2
 8004782:	d109      	bne.n	8004798 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004784:	4b10      	ldr	r3, [pc, #64]	@ (80047c8 <xTimerGenericCommand+0x98>)
 8004786:	6818      	ldr	r0, [r3, #0]
 8004788:	f107 0110 	add.w	r1, r7, #16
 800478c:	2300      	movs	r3, #0
 800478e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004790:	f7fe fc88 	bl	80030a4 <xQueueGenericSend>
 8004794:	6278      	str	r0, [r7, #36]	@ 0x24
 8004796:	e012      	b.n	80047be <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004798:	4b0b      	ldr	r3, [pc, #44]	@ (80047c8 <xTimerGenericCommand+0x98>)
 800479a:	6818      	ldr	r0, [r3, #0]
 800479c:	f107 0110 	add.w	r1, r7, #16
 80047a0:	2300      	movs	r3, #0
 80047a2:	2200      	movs	r2, #0
 80047a4:	f7fe fc7e 	bl	80030a4 <xQueueGenericSend>
 80047a8:	6278      	str	r0, [r7, #36]	@ 0x24
 80047aa:	e008      	b.n	80047be <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80047ac:	4b06      	ldr	r3, [pc, #24]	@ (80047c8 <xTimerGenericCommand+0x98>)
 80047ae:	6818      	ldr	r0, [r3, #0]
 80047b0:	f107 0110 	add.w	r1, r7, #16
 80047b4:	2300      	movs	r3, #0
 80047b6:	683a      	ldr	r2, [r7, #0]
 80047b8:	f7fe fd76 	bl	80032a8 <xQueueGenericSendFromISR>
 80047bc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80047be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3728      	adds	r7, #40	@ 0x28
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	20000cf8 	.word	0x20000cf8

080047cc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b088      	sub	sp, #32
 80047d0:	af02      	add	r7, sp, #8
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047d6:	4b23      	ldr	r3, [pc, #140]	@ (8004864 <prvProcessExpiredTimer+0x98>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	3304      	adds	r3, #4
 80047e4:	4618      	mov	r0, r3
 80047e6:	f7fe fb29 	bl	8002e3c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047f0:	f003 0304 	and.w	r3, r3, #4
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d023      	beq.n	8004840 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	699a      	ldr	r2, [r3, #24]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	18d1      	adds	r1, r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	683a      	ldr	r2, [r7, #0]
 8004804:	6978      	ldr	r0, [r7, #20]
 8004806:	f000 f8d5 	bl	80049b4 <prvInsertTimerInActiveList>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d020      	beq.n	8004852 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004810:	2300      	movs	r3, #0
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	2300      	movs	r3, #0
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	2100      	movs	r1, #0
 800481a:	6978      	ldr	r0, [r7, #20]
 800481c:	f7ff ff88 	bl	8004730 <xTimerGenericCommand>
 8004820:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d114      	bne.n	8004852 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800482c:	f383 8811 	msr	BASEPRI, r3
 8004830:	f3bf 8f6f 	isb	sy
 8004834:	f3bf 8f4f 	dsb	sy
 8004838:	60fb      	str	r3, [r7, #12]
}
 800483a:	bf00      	nop
 800483c:	bf00      	nop
 800483e:	e7fd      	b.n	800483c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004846:	f023 0301 	bic.w	r3, r3, #1
 800484a:	b2da      	uxtb	r2, r3
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	6a1b      	ldr	r3, [r3, #32]
 8004856:	6978      	ldr	r0, [r7, #20]
 8004858:	4798      	blx	r3
}
 800485a:	bf00      	nop
 800485c:	3718      	adds	r7, #24
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	20000cf0 	.word	0x20000cf0

08004868 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004870:	f107 0308 	add.w	r3, r7, #8
 8004874:	4618      	mov	r0, r3
 8004876:	f000 f859 	bl	800492c <prvGetNextExpireTime>
 800487a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	4619      	mov	r1, r3
 8004880:	68f8      	ldr	r0, [r7, #12]
 8004882:	f000 f805 	bl	8004890 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004886:	f000 f8d7 	bl	8004a38 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800488a:	bf00      	nop
 800488c:	e7f0      	b.n	8004870 <prvTimerTask+0x8>
	...

08004890 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800489a:	f7ff fa37 	bl	8003d0c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800489e:	f107 0308 	add.w	r3, r7, #8
 80048a2:	4618      	mov	r0, r3
 80048a4:	f000 f866 	bl	8004974 <prvSampleTimeNow>
 80048a8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d130      	bne.n	8004912 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10a      	bne.n	80048cc <prvProcessTimerOrBlockTask+0x3c>
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d806      	bhi.n	80048cc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80048be:	f7ff fa33 	bl	8003d28 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80048c2:	68f9      	ldr	r1, [r7, #12]
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f7ff ff81 	bl	80047cc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80048ca:	e024      	b.n	8004916 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d008      	beq.n	80048e4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80048d2:	4b13      	ldr	r3, [pc, #76]	@ (8004920 <prvProcessTimerOrBlockTask+0x90>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d101      	bne.n	80048e0 <prvProcessTimerOrBlockTask+0x50>
 80048dc:	2301      	movs	r3, #1
 80048de:	e000      	b.n	80048e2 <prvProcessTimerOrBlockTask+0x52>
 80048e0:	2300      	movs	r3, #0
 80048e2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80048e4:	4b0f      	ldr	r3, [pc, #60]	@ (8004924 <prvProcessTimerOrBlockTask+0x94>)
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	683a      	ldr	r2, [r7, #0]
 80048f0:	4619      	mov	r1, r3
 80048f2:	f7fe ff93 	bl	800381c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80048f6:	f7ff fa17 	bl	8003d28 <xTaskResumeAll>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d10a      	bne.n	8004916 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004900:	4b09      	ldr	r3, [pc, #36]	@ (8004928 <prvProcessTimerOrBlockTask+0x98>)
 8004902:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004906:	601a      	str	r2, [r3, #0]
 8004908:	f3bf 8f4f 	dsb	sy
 800490c:	f3bf 8f6f 	isb	sy
}
 8004910:	e001      	b.n	8004916 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004912:	f7ff fa09 	bl	8003d28 <xTaskResumeAll>
}
 8004916:	bf00      	nop
 8004918:	3710      	adds	r7, #16
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	20000cf4 	.word	0x20000cf4
 8004924:	20000cf8 	.word	0x20000cf8
 8004928:	e000ed04 	.word	0xe000ed04

0800492c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800492c:	b480      	push	{r7}
 800492e:	b085      	sub	sp, #20
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004934:	4b0e      	ldr	r3, [pc, #56]	@ (8004970 <prvGetNextExpireTime+0x44>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <prvGetNextExpireTime+0x16>
 800493e:	2201      	movs	r2, #1
 8004940:	e000      	b.n	8004944 <prvGetNextExpireTime+0x18>
 8004942:	2200      	movs	r2, #0
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d105      	bne.n	800495c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004950:	4b07      	ldr	r3, [pc, #28]	@ (8004970 <prvGetNextExpireTime+0x44>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	60fb      	str	r3, [r7, #12]
 800495a:	e001      	b.n	8004960 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800495c:	2300      	movs	r3, #0
 800495e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004960:	68fb      	ldr	r3, [r7, #12]
}
 8004962:	4618      	mov	r0, r3
 8004964:	3714      	adds	r7, #20
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	20000cf0 	.word	0x20000cf0

08004974 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800497c:	f7ff fa72 	bl	8003e64 <xTaskGetTickCount>
 8004980:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004982:	4b0b      	ldr	r3, [pc, #44]	@ (80049b0 <prvSampleTimeNow+0x3c>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	68fa      	ldr	r2, [r7, #12]
 8004988:	429a      	cmp	r2, r3
 800498a:	d205      	bcs.n	8004998 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800498c:	f000 f93a 	bl	8004c04 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	601a      	str	r2, [r3, #0]
 8004996:	e002      	b.n	800499e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800499e:	4a04      	ldr	r2, [pc, #16]	@ (80049b0 <prvSampleTimeNow+0x3c>)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80049a4:	68fb      	ldr	r3, [r7, #12]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	20000d00 	.word	0x20000d00

080049b4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b086      	sub	sp, #24
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
 80049c0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80049c2:	2300      	movs	r3, #0
 80049c4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	68ba      	ldr	r2, [r7, #8]
 80049ca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80049d2:	68ba      	ldr	r2, [r7, #8]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d812      	bhi.n	8004a00 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	1ad2      	subs	r2, r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d302      	bcc.n	80049ee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80049e8:	2301      	movs	r3, #1
 80049ea:	617b      	str	r3, [r7, #20]
 80049ec:	e01b      	b.n	8004a26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80049ee:	4b10      	ldr	r3, [pc, #64]	@ (8004a30 <prvInsertTimerInActiveList+0x7c>)
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	3304      	adds	r3, #4
 80049f6:	4619      	mov	r1, r3
 80049f8:	4610      	mov	r0, r2
 80049fa:	f7fe f9e6 	bl	8002dca <vListInsert>
 80049fe:	e012      	b.n	8004a26 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d206      	bcs.n	8004a16 <prvInsertTimerInActiveList+0x62>
 8004a08:	68ba      	ldr	r2, [r7, #8]
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d302      	bcc.n	8004a16 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004a10:	2301      	movs	r3, #1
 8004a12:	617b      	str	r3, [r7, #20]
 8004a14:	e007      	b.n	8004a26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004a16:	4b07      	ldr	r3, [pc, #28]	@ (8004a34 <prvInsertTimerInActiveList+0x80>)
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	3304      	adds	r3, #4
 8004a1e:	4619      	mov	r1, r3
 8004a20:	4610      	mov	r0, r2
 8004a22:	f7fe f9d2 	bl	8002dca <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004a26:	697b      	ldr	r3, [r7, #20]
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3718      	adds	r7, #24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	20000cf4 	.word	0x20000cf4
 8004a34:	20000cf0 	.word	0x20000cf0

08004a38 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b08e      	sub	sp, #56	@ 0x38
 8004a3c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004a3e:	e0ce      	b.n	8004bde <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	da19      	bge.n	8004a7a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004a46:	1d3b      	adds	r3, r7, #4
 8004a48:	3304      	adds	r3, #4
 8004a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d10b      	bne.n	8004a6a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a56:	f383 8811 	msr	BASEPRI, r3
 8004a5a:	f3bf 8f6f 	isb	sy
 8004a5e:	f3bf 8f4f 	dsb	sy
 8004a62:	61fb      	str	r3, [r7, #28]
}
 8004a64:	bf00      	nop
 8004a66:	bf00      	nop
 8004a68:	e7fd      	b.n	8004a66 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a70:	6850      	ldr	r0, [r2, #4]
 8004a72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a74:	6892      	ldr	r2, [r2, #8]
 8004a76:	4611      	mov	r1, r2
 8004a78:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	f2c0 80ae 	blt.w	8004bde <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a88:	695b      	ldr	r3, [r3, #20]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d004      	beq.n	8004a98 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a90:	3304      	adds	r3, #4
 8004a92:	4618      	mov	r0, r3
 8004a94:	f7fe f9d2 	bl	8002e3c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004a98:	463b      	mov	r3, r7
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f7ff ff6a 	bl	8004974 <prvSampleTimeNow>
 8004aa0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2b09      	cmp	r3, #9
 8004aa6:	f200 8097 	bhi.w	8004bd8 <prvProcessReceivedCommands+0x1a0>
 8004aaa:	a201      	add	r2, pc, #4	@ (adr r2, 8004ab0 <prvProcessReceivedCommands+0x78>)
 8004aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab0:	08004ad9 	.word	0x08004ad9
 8004ab4:	08004ad9 	.word	0x08004ad9
 8004ab8:	08004ad9 	.word	0x08004ad9
 8004abc:	08004b4f 	.word	0x08004b4f
 8004ac0:	08004b63 	.word	0x08004b63
 8004ac4:	08004baf 	.word	0x08004baf
 8004ac8:	08004ad9 	.word	0x08004ad9
 8004acc:	08004ad9 	.word	0x08004ad9
 8004ad0:	08004b4f 	.word	0x08004b4f
 8004ad4:	08004b63 	.word	0x08004b63
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ada:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ade:	f043 0301 	orr.w	r3, r3, #1
 8004ae2:	b2da      	uxtb	r2, r3
 8004ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	18d1      	adds	r1, r2, r3
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004af6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004af8:	f7ff ff5c 	bl	80049b4 <prvInsertTimerInActiveList>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d06c      	beq.n	8004bdc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b08:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b10:	f003 0304 	and.w	r3, r3, #4
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d061      	beq.n	8004bdc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004b18:	68ba      	ldr	r2, [r7, #8]
 8004b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	441a      	add	r2, r3
 8004b20:	2300      	movs	r3, #0
 8004b22:	9300      	str	r3, [sp, #0]
 8004b24:	2300      	movs	r3, #0
 8004b26:	2100      	movs	r1, #0
 8004b28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b2a:	f7ff fe01 	bl	8004730 <xTimerGenericCommand>
 8004b2e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004b30:	6a3b      	ldr	r3, [r7, #32]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d152      	bne.n	8004bdc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b3a:	f383 8811 	msr	BASEPRI, r3
 8004b3e:	f3bf 8f6f 	isb	sy
 8004b42:	f3bf 8f4f 	dsb	sy
 8004b46:	61bb      	str	r3, [r7, #24]
}
 8004b48:	bf00      	nop
 8004b4a:	bf00      	nop
 8004b4c:	e7fd      	b.n	8004b4a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b54:	f023 0301 	bic.w	r3, r3, #1
 8004b58:	b2da      	uxtb	r2, r3
 8004b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b5c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004b60:	e03d      	b.n	8004bde <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b68:	f043 0301 	orr.w	r3, r3, #1
 8004b6c:	b2da      	uxtb	r2, r3
 8004b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004b74:	68ba      	ldr	r2, [r7, #8]
 8004b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b78:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d10b      	bne.n	8004b9a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b86:	f383 8811 	msr	BASEPRI, r3
 8004b8a:	f3bf 8f6f 	isb	sy
 8004b8e:	f3bf 8f4f 	dsb	sy
 8004b92:	617b      	str	r3, [r7, #20]
}
 8004b94:	bf00      	nop
 8004b96:	bf00      	nop
 8004b98:	e7fd      	b.n	8004b96 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b9c:	699a      	ldr	r2, [r3, #24]
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba0:	18d1      	adds	r1, r2, r3
 8004ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ba6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ba8:	f7ff ff04 	bl	80049b4 <prvInsertTimerInActiveList>
					break;
 8004bac:	e017      	b.n	8004bde <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d103      	bne.n	8004bc4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004bbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bbe:	f000 fbeb 	bl	8005398 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004bc2:	e00c      	b.n	8004bde <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004bca:	f023 0301 	bic.w	r3, r3, #1
 8004bce:	b2da      	uxtb	r2, r3
 8004bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bd2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004bd6:	e002      	b.n	8004bde <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004bd8:	bf00      	nop
 8004bda:	e000      	b.n	8004bde <prvProcessReceivedCommands+0x1a6>
					break;
 8004bdc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004bde:	4b08      	ldr	r3, [pc, #32]	@ (8004c00 <prvProcessReceivedCommands+0x1c8>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	1d39      	adds	r1, r7, #4
 8004be4:	2200      	movs	r2, #0
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7fe fbfc 	bl	80033e4 <xQueueReceive>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	f47f af26 	bne.w	8004a40 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004bf4:	bf00      	nop
 8004bf6:	bf00      	nop
 8004bf8:	3730      	adds	r7, #48	@ 0x30
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	20000cf8 	.word	0x20000cf8

08004c04 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b088      	sub	sp, #32
 8004c08:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c0a:	e049      	b.n	8004ca0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c0c:	4b2e      	ldr	r3, [pc, #184]	@ (8004cc8 <prvSwitchTimerLists+0xc4>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c16:	4b2c      	ldr	r3, [pc, #176]	@ (8004cc8 <prvSwitchTimerLists+0xc4>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	3304      	adds	r3, #4
 8004c24:	4618      	mov	r0, r3
 8004c26:	f7fe f909 	bl	8002e3c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c38:	f003 0304 	and.w	r3, r3, #4
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d02f      	beq.n	8004ca0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	693a      	ldr	r2, [r7, #16]
 8004c46:	4413      	add	r3, r2
 8004c48:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d90e      	bls.n	8004c70 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8004cc8 <prvSwitchTimerLists+0xc4>)
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	3304      	adds	r3, #4
 8004c66:	4619      	mov	r1, r3
 8004c68:	4610      	mov	r0, r2
 8004c6a:	f7fe f8ae 	bl	8002dca <vListInsert>
 8004c6e:	e017      	b.n	8004ca0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004c70:	2300      	movs	r3, #0
 8004c72:	9300      	str	r3, [sp, #0]
 8004c74:	2300      	movs	r3, #0
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	2100      	movs	r1, #0
 8004c7a:	68f8      	ldr	r0, [r7, #12]
 8004c7c:	f7ff fd58 	bl	8004730 <xTimerGenericCommand>
 8004c80:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d10b      	bne.n	8004ca0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c8c:	f383 8811 	msr	BASEPRI, r3
 8004c90:	f3bf 8f6f 	isb	sy
 8004c94:	f3bf 8f4f 	dsb	sy
 8004c98:	603b      	str	r3, [r7, #0]
}
 8004c9a:	bf00      	nop
 8004c9c:	bf00      	nop
 8004c9e:	e7fd      	b.n	8004c9c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004ca0:	4b09      	ldr	r3, [pc, #36]	@ (8004cc8 <prvSwitchTimerLists+0xc4>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d1b0      	bne.n	8004c0c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004caa:	4b07      	ldr	r3, [pc, #28]	@ (8004cc8 <prvSwitchTimerLists+0xc4>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004cb0:	4b06      	ldr	r3, [pc, #24]	@ (8004ccc <prvSwitchTimerLists+0xc8>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a04      	ldr	r2, [pc, #16]	@ (8004cc8 <prvSwitchTimerLists+0xc4>)
 8004cb6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004cb8:	4a04      	ldr	r2, [pc, #16]	@ (8004ccc <prvSwitchTimerLists+0xc8>)
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	6013      	str	r3, [r2, #0]
}
 8004cbe:	bf00      	nop
 8004cc0:	3718      	adds	r7, #24
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	20000cf0 	.word	0x20000cf0
 8004ccc:	20000cf4 	.word	0x20000cf4

08004cd0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004cd6:	f000 f96f 	bl	8004fb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004cda:	4b15      	ldr	r3, [pc, #84]	@ (8004d30 <prvCheckForValidListAndQueue+0x60>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d120      	bne.n	8004d24 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004ce2:	4814      	ldr	r0, [pc, #80]	@ (8004d34 <prvCheckForValidListAndQueue+0x64>)
 8004ce4:	f7fe f820 	bl	8002d28 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004ce8:	4813      	ldr	r0, [pc, #76]	@ (8004d38 <prvCheckForValidListAndQueue+0x68>)
 8004cea:	f7fe f81d 	bl	8002d28 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004cee:	4b13      	ldr	r3, [pc, #76]	@ (8004d3c <prvCheckForValidListAndQueue+0x6c>)
 8004cf0:	4a10      	ldr	r2, [pc, #64]	@ (8004d34 <prvCheckForValidListAndQueue+0x64>)
 8004cf2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004cf4:	4b12      	ldr	r3, [pc, #72]	@ (8004d40 <prvCheckForValidListAndQueue+0x70>)
 8004cf6:	4a10      	ldr	r2, [pc, #64]	@ (8004d38 <prvCheckForValidListAndQueue+0x68>)
 8004cf8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	4b11      	ldr	r3, [pc, #68]	@ (8004d44 <prvCheckForValidListAndQueue+0x74>)
 8004d00:	4a11      	ldr	r2, [pc, #68]	@ (8004d48 <prvCheckForValidListAndQueue+0x78>)
 8004d02:	2110      	movs	r1, #16
 8004d04:	200a      	movs	r0, #10
 8004d06:	f7fe f92d 	bl	8002f64 <xQueueGenericCreateStatic>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	4a08      	ldr	r2, [pc, #32]	@ (8004d30 <prvCheckForValidListAndQueue+0x60>)
 8004d0e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004d10:	4b07      	ldr	r3, [pc, #28]	@ (8004d30 <prvCheckForValidListAndQueue+0x60>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d005      	beq.n	8004d24 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004d18:	4b05      	ldr	r3, [pc, #20]	@ (8004d30 <prvCheckForValidListAndQueue+0x60>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	490b      	ldr	r1, [pc, #44]	@ (8004d4c <prvCheckForValidListAndQueue+0x7c>)
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7fe fd52 	bl	80037c8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d24:	f000 f97a 	bl	800501c <vPortExitCritical>
}
 8004d28:	bf00      	nop
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	20000cf8 	.word	0x20000cf8
 8004d34:	20000cc8 	.word	0x20000cc8
 8004d38:	20000cdc 	.word	0x20000cdc
 8004d3c:	20000cf0 	.word	0x20000cf0
 8004d40:	20000cf4 	.word	0x20000cf4
 8004d44:	20000da4 	.word	0x20000da4
 8004d48:	20000d04 	.word	0x20000d04
 8004d4c:	0800567c 	.word	0x0800567c

08004d50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	3b04      	subs	r3, #4
 8004d60:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004d68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	3b04      	subs	r3, #4
 8004d6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	f023 0201 	bic.w	r2, r3, #1
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	3b04      	subs	r3, #4
 8004d7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004d80:	4a0c      	ldr	r2, [pc, #48]	@ (8004db4 <pxPortInitialiseStack+0x64>)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	3b14      	subs	r3, #20
 8004d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	3b04      	subs	r3, #4
 8004d96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f06f 0202 	mvn.w	r2, #2
 8004d9e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	3b20      	subs	r3, #32
 8004da4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004da6:	68fb      	ldr	r3, [r7, #12]
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3714      	adds	r7, #20
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr
 8004db4:	08004db9 	.word	0x08004db9

08004db8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004dc2:	4b13      	ldr	r3, [pc, #76]	@ (8004e10 <prvTaskExitError+0x58>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dca:	d00b      	beq.n	8004de4 <prvTaskExitError+0x2c>
	__asm volatile
 8004dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd0:	f383 8811 	msr	BASEPRI, r3
 8004dd4:	f3bf 8f6f 	isb	sy
 8004dd8:	f3bf 8f4f 	dsb	sy
 8004ddc:	60fb      	str	r3, [r7, #12]
}
 8004dde:	bf00      	nop
 8004de0:	bf00      	nop
 8004de2:	e7fd      	b.n	8004de0 <prvTaskExitError+0x28>
	__asm volatile
 8004de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de8:	f383 8811 	msr	BASEPRI, r3
 8004dec:	f3bf 8f6f 	isb	sy
 8004df0:	f3bf 8f4f 	dsb	sy
 8004df4:	60bb      	str	r3, [r7, #8]
}
 8004df6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004df8:	bf00      	nop
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d0fc      	beq.n	8004dfa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004e00:	bf00      	nop
 8004e02:	bf00      	nop
 8004e04:	3714      	adds	r7, #20
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
 8004e0e:	bf00      	nop
 8004e10:	20000014 	.word	0x20000014
	...

08004e20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004e20:	4b07      	ldr	r3, [pc, #28]	@ (8004e40 <pxCurrentTCBConst2>)
 8004e22:	6819      	ldr	r1, [r3, #0]
 8004e24:	6808      	ldr	r0, [r1, #0]
 8004e26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e2a:	f380 8809 	msr	PSP, r0
 8004e2e:	f3bf 8f6f 	isb	sy
 8004e32:	f04f 0000 	mov.w	r0, #0
 8004e36:	f380 8811 	msr	BASEPRI, r0
 8004e3a:	4770      	bx	lr
 8004e3c:	f3af 8000 	nop.w

08004e40 <pxCurrentTCBConst2>:
 8004e40:	200007c8 	.word	0x200007c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004e44:	bf00      	nop
 8004e46:	bf00      	nop

08004e48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004e48:	4808      	ldr	r0, [pc, #32]	@ (8004e6c <prvPortStartFirstTask+0x24>)
 8004e4a:	6800      	ldr	r0, [r0, #0]
 8004e4c:	6800      	ldr	r0, [r0, #0]
 8004e4e:	f380 8808 	msr	MSP, r0
 8004e52:	f04f 0000 	mov.w	r0, #0
 8004e56:	f380 8814 	msr	CONTROL, r0
 8004e5a:	b662      	cpsie	i
 8004e5c:	b661      	cpsie	f
 8004e5e:	f3bf 8f4f 	dsb	sy
 8004e62:	f3bf 8f6f 	isb	sy
 8004e66:	df00      	svc	0
 8004e68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004e6a:	bf00      	nop
 8004e6c:	e000ed08 	.word	0xe000ed08

08004e70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b086      	sub	sp, #24
 8004e74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004e76:	4b47      	ldr	r3, [pc, #284]	@ (8004f94 <xPortStartScheduler+0x124>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a47      	ldr	r2, [pc, #284]	@ (8004f98 <xPortStartScheduler+0x128>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d10b      	bne.n	8004e98 <xPortStartScheduler+0x28>
	__asm volatile
 8004e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	613b      	str	r3, [r7, #16]
}
 8004e92:	bf00      	nop
 8004e94:	bf00      	nop
 8004e96:	e7fd      	b.n	8004e94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004e98:	4b3e      	ldr	r3, [pc, #248]	@ (8004f94 <xPortStartScheduler+0x124>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a3f      	ldr	r2, [pc, #252]	@ (8004f9c <xPortStartScheduler+0x12c>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d10b      	bne.n	8004eba <xPortStartScheduler+0x4a>
	__asm volatile
 8004ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	60fb      	str	r3, [r7, #12]
}
 8004eb4:	bf00      	nop
 8004eb6:	bf00      	nop
 8004eb8:	e7fd      	b.n	8004eb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004eba:	4b39      	ldr	r3, [pc, #228]	@ (8004fa0 <xPortStartScheduler+0x130>)
 8004ebc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	22ff      	movs	r2, #255	@ 0xff
 8004eca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004ed4:	78fb      	ldrb	r3, [r7, #3]
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004edc:	b2da      	uxtb	r2, r3
 8004ede:	4b31      	ldr	r3, [pc, #196]	@ (8004fa4 <xPortStartScheduler+0x134>)
 8004ee0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004ee2:	4b31      	ldr	r3, [pc, #196]	@ (8004fa8 <xPortStartScheduler+0x138>)
 8004ee4:	2207      	movs	r2, #7
 8004ee6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ee8:	e009      	b.n	8004efe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004eea:	4b2f      	ldr	r3, [pc, #188]	@ (8004fa8 <xPortStartScheduler+0x138>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	4a2d      	ldr	r2, [pc, #180]	@ (8004fa8 <xPortStartScheduler+0x138>)
 8004ef2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004ef4:	78fb      	ldrb	r3, [r7, #3]
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	005b      	lsls	r3, r3, #1
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004efe:	78fb      	ldrb	r3, [r7, #3]
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f06:	2b80      	cmp	r3, #128	@ 0x80
 8004f08:	d0ef      	beq.n	8004eea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004f0a:	4b27      	ldr	r3, [pc, #156]	@ (8004fa8 <xPortStartScheduler+0x138>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f1c3 0307 	rsb	r3, r3, #7
 8004f12:	2b04      	cmp	r3, #4
 8004f14:	d00b      	beq.n	8004f2e <xPortStartScheduler+0xbe>
	__asm volatile
 8004f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f1a:	f383 8811 	msr	BASEPRI, r3
 8004f1e:	f3bf 8f6f 	isb	sy
 8004f22:	f3bf 8f4f 	dsb	sy
 8004f26:	60bb      	str	r3, [r7, #8]
}
 8004f28:	bf00      	nop
 8004f2a:	bf00      	nop
 8004f2c:	e7fd      	b.n	8004f2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8004fa8 <xPortStartScheduler+0x138>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	021b      	lsls	r3, r3, #8
 8004f34:	4a1c      	ldr	r2, [pc, #112]	@ (8004fa8 <xPortStartScheduler+0x138>)
 8004f36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004f38:	4b1b      	ldr	r3, [pc, #108]	@ (8004fa8 <xPortStartScheduler+0x138>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004f40:	4a19      	ldr	r2, [pc, #100]	@ (8004fa8 <xPortStartScheduler+0x138>)
 8004f42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	b2da      	uxtb	r2, r3
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004f4c:	4b17      	ldr	r3, [pc, #92]	@ (8004fac <xPortStartScheduler+0x13c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a16      	ldr	r2, [pc, #88]	@ (8004fac <xPortStartScheduler+0x13c>)
 8004f52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004f56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004f58:	4b14      	ldr	r3, [pc, #80]	@ (8004fac <xPortStartScheduler+0x13c>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a13      	ldr	r2, [pc, #76]	@ (8004fac <xPortStartScheduler+0x13c>)
 8004f5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004f62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004f64:	f000 f8da 	bl	800511c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004f68:	4b11      	ldr	r3, [pc, #68]	@ (8004fb0 <xPortStartScheduler+0x140>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004f6e:	f000 f8f9 	bl	8005164 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004f72:	4b10      	ldr	r3, [pc, #64]	@ (8004fb4 <xPortStartScheduler+0x144>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a0f      	ldr	r2, [pc, #60]	@ (8004fb4 <xPortStartScheduler+0x144>)
 8004f78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004f7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004f7e:	f7ff ff63 	bl	8004e48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004f82:	f7ff f839 	bl	8003ff8 <vTaskSwitchContext>
	prvTaskExitError();
 8004f86:	f7ff ff17 	bl	8004db8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004f8a:	2300      	movs	r3, #0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3718      	adds	r7, #24
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	e000ed00 	.word	0xe000ed00
 8004f98:	410fc271 	.word	0x410fc271
 8004f9c:	410fc270 	.word	0x410fc270
 8004fa0:	e000e400 	.word	0xe000e400
 8004fa4:	20000df4 	.word	0x20000df4
 8004fa8:	20000df8 	.word	0x20000df8
 8004fac:	e000ed20 	.word	0xe000ed20
 8004fb0:	20000014 	.word	0x20000014
 8004fb4:	e000ef34 	.word	0xe000ef34

08004fb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
	__asm volatile
 8004fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fc2:	f383 8811 	msr	BASEPRI, r3
 8004fc6:	f3bf 8f6f 	isb	sy
 8004fca:	f3bf 8f4f 	dsb	sy
 8004fce:	607b      	str	r3, [r7, #4]
}
 8004fd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004fd2:	4b10      	ldr	r3, [pc, #64]	@ (8005014 <vPortEnterCritical+0x5c>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	4a0e      	ldr	r2, [pc, #56]	@ (8005014 <vPortEnterCritical+0x5c>)
 8004fda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8005014 <vPortEnterCritical+0x5c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d110      	bne.n	8005006 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8005018 <vPortEnterCritical+0x60>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00b      	beq.n	8005006 <vPortEnterCritical+0x4e>
	__asm volatile
 8004fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff2:	f383 8811 	msr	BASEPRI, r3
 8004ff6:	f3bf 8f6f 	isb	sy
 8004ffa:	f3bf 8f4f 	dsb	sy
 8004ffe:	603b      	str	r3, [r7, #0]
}
 8005000:	bf00      	nop
 8005002:	bf00      	nop
 8005004:	e7fd      	b.n	8005002 <vPortEnterCritical+0x4a>
	}
}
 8005006:	bf00      	nop
 8005008:	370c      	adds	r7, #12
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	20000014 	.word	0x20000014
 8005018:	e000ed04 	.word	0xe000ed04

0800501c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005022:	4b12      	ldr	r3, [pc, #72]	@ (800506c <vPortExitCritical+0x50>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10b      	bne.n	8005042 <vPortExitCritical+0x26>
	__asm volatile
 800502a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800502e:	f383 8811 	msr	BASEPRI, r3
 8005032:	f3bf 8f6f 	isb	sy
 8005036:	f3bf 8f4f 	dsb	sy
 800503a:	607b      	str	r3, [r7, #4]
}
 800503c:	bf00      	nop
 800503e:	bf00      	nop
 8005040:	e7fd      	b.n	800503e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005042:	4b0a      	ldr	r3, [pc, #40]	@ (800506c <vPortExitCritical+0x50>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	3b01      	subs	r3, #1
 8005048:	4a08      	ldr	r2, [pc, #32]	@ (800506c <vPortExitCritical+0x50>)
 800504a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800504c:	4b07      	ldr	r3, [pc, #28]	@ (800506c <vPortExitCritical+0x50>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d105      	bne.n	8005060 <vPortExitCritical+0x44>
 8005054:	2300      	movs	r3, #0
 8005056:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	f383 8811 	msr	BASEPRI, r3
}
 800505e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr
 800506c:	20000014 	.word	0x20000014

08005070 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005070:	f3ef 8009 	mrs	r0, PSP
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	4b15      	ldr	r3, [pc, #84]	@ (80050d0 <pxCurrentTCBConst>)
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	f01e 0f10 	tst.w	lr, #16
 8005080:	bf08      	it	eq
 8005082:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005086:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800508a:	6010      	str	r0, [r2, #0]
 800508c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005090:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005094:	f380 8811 	msr	BASEPRI, r0
 8005098:	f3bf 8f4f 	dsb	sy
 800509c:	f3bf 8f6f 	isb	sy
 80050a0:	f7fe ffaa 	bl	8003ff8 <vTaskSwitchContext>
 80050a4:	f04f 0000 	mov.w	r0, #0
 80050a8:	f380 8811 	msr	BASEPRI, r0
 80050ac:	bc09      	pop	{r0, r3}
 80050ae:	6819      	ldr	r1, [r3, #0]
 80050b0:	6808      	ldr	r0, [r1, #0]
 80050b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050b6:	f01e 0f10 	tst.w	lr, #16
 80050ba:	bf08      	it	eq
 80050bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80050c0:	f380 8809 	msr	PSP, r0
 80050c4:	f3bf 8f6f 	isb	sy
 80050c8:	4770      	bx	lr
 80050ca:	bf00      	nop
 80050cc:	f3af 8000 	nop.w

080050d0 <pxCurrentTCBConst>:
 80050d0:	200007c8 	.word	0x200007c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80050d4:	bf00      	nop
 80050d6:	bf00      	nop

080050d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
	__asm volatile
 80050de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e2:	f383 8811 	msr	BASEPRI, r3
 80050e6:	f3bf 8f6f 	isb	sy
 80050ea:	f3bf 8f4f 	dsb	sy
 80050ee:	607b      	str	r3, [r7, #4]
}
 80050f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80050f2:	f7fe fec7 	bl	8003e84 <xTaskIncrementTick>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d003      	beq.n	8005104 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80050fc:	4b06      	ldr	r3, [pc, #24]	@ (8005118 <xPortSysTickHandler+0x40>)
 80050fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005102:	601a      	str	r2, [r3, #0]
 8005104:	2300      	movs	r3, #0
 8005106:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	f383 8811 	msr	BASEPRI, r3
}
 800510e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005110:	bf00      	nop
 8005112:	3708      	adds	r7, #8
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}
 8005118:	e000ed04 	.word	0xe000ed04

0800511c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800511c:	b480      	push	{r7}
 800511e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005120:	4b0b      	ldr	r3, [pc, #44]	@ (8005150 <vPortSetupTimerInterrupt+0x34>)
 8005122:	2200      	movs	r2, #0
 8005124:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005126:	4b0b      	ldr	r3, [pc, #44]	@ (8005154 <vPortSetupTimerInterrupt+0x38>)
 8005128:	2200      	movs	r2, #0
 800512a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800512c:	4b0a      	ldr	r3, [pc, #40]	@ (8005158 <vPortSetupTimerInterrupt+0x3c>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a0a      	ldr	r2, [pc, #40]	@ (800515c <vPortSetupTimerInterrupt+0x40>)
 8005132:	fba2 2303 	umull	r2, r3, r2, r3
 8005136:	099b      	lsrs	r3, r3, #6
 8005138:	4a09      	ldr	r2, [pc, #36]	@ (8005160 <vPortSetupTimerInterrupt+0x44>)
 800513a:	3b01      	subs	r3, #1
 800513c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800513e:	4b04      	ldr	r3, [pc, #16]	@ (8005150 <vPortSetupTimerInterrupt+0x34>)
 8005140:	2207      	movs	r2, #7
 8005142:	601a      	str	r2, [r3, #0]
}
 8005144:	bf00      	nop
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	e000e010 	.word	0xe000e010
 8005154:	e000e018 	.word	0xe000e018
 8005158:	20000008 	.word	0x20000008
 800515c:	10624dd3 	.word	0x10624dd3
 8005160:	e000e014 	.word	0xe000e014

08005164 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005164:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005174 <vPortEnableVFP+0x10>
 8005168:	6801      	ldr	r1, [r0, #0]
 800516a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800516e:	6001      	str	r1, [r0, #0]
 8005170:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005172:	bf00      	nop
 8005174:	e000ed88 	.word	0xe000ed88

08005178 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800517e:	f3ef 8305 	mrs	r3, IPSR
 8005182:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2b0f      	cmp	r3, #15
 8005188:	d915      	bls.n	80051b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800518a:	4a18      	ldr	r2, [pc, #96]	@ (80051ec <vPortValidateInterruptPriority+0x74>)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	4413      	add	r3, r2
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005194:	4b16      	ldr	r3, [pc, #88]	@ (80051f0 <vPortValidateInterruptPriority+0x78>)
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	7afa      	ldrb	r2, [r7, #11]
 800519a:	429a      	cmp	r2, r3
 800519c:	d20b      	bcs.n	80051b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800519e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051a2:	f383 8811 	msr	BASEPRI, r3
 80051a6:	f3bf 8f6f 	isb	sy
 80051aa:	f3bf 8f4f 	dsb	sy
 80051ae:	607b      	str	r3, [r7, #4]
}
 80051b0:	bf00      	nop
 80051b2:	bf00      	nop
 80051b4:	e7fd      	b.n	80051b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80051b6:	4b0f      	ldr	r3, [pc, #60]	@ (80051f4 <vPortValidateInterruptPriority+0x7c>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80051be:	4b0e      	ldr	r3, [pc, #56]	@ (80051f8 <vPortValidateInterruptPriority+0x80>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d90b      	bls.n	80051de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80051c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ca:	f383 8811 	msr	BASEPRI, r3
 80051ce:	f3bf 8f6f 	isb	sy
 80051d2:	f3bf 8f4f 	dsb	sy
 80051d6:	603b      	str	r3, [r7, #0]
}
 80051d8:	bf00      	nop
 80051da:	bf00      	nop
 80051dc:	e7fd      	b.n	80051da <vPortValidateInterruptPriority+0x62>
	}
 80051de:	bf00      	nop
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	e000e3f0 	.word	0xe000e3f0
 80051f0:	20000df4 	.word	0x20000df4
 80051f4:	e000ed0c 	.word	0xe000ed0c
 80051f8:	20000df8 	.word	0x20000df8

080051fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b08a      	sub	sp, #40	@ 0x28
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005204:	2300      	movs	r3, #0
 8005206:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005208:	f7fe fd80 	bl	8003d0c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800520c:	4b5c      	ldr	r3, [pc, #368]	@ (8005380 <pvPortMalloc+0x184>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d101      	bne.n	8005218 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005214:	f000 f924 	bl	8005460 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005218:	4b5a      	ldr	r3, [pc, #360]	@ (8005384 <pvPortMalloc+0x188>)
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4013      	ands	r3, r2
 8005220:	2b00      	cmp	r3, #0
 8005222:	f040 8095 	bne.w	8005350 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d01e      	beq.n	800526a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800522c:	2208      	movs	r2, #8
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4413      	add	r3, r2
 8005232:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f003 0307 	and.w	r3, r3, #7
 800523a:	2b00      	cmp	r3, #0
 800523c:	d015      	beq.n	800526a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f023 0307 	bic.w	r3, r3, #7
 8005244:	3308      	adds	r3, #8
 8005246:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f003 0307 	and.w	r3, r3, #7
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00b      	beq.n	800526a <pvPortMalloc+0x6e>
	__asm volatile
 8005252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005256:	f383 8811 	msr	BASEPRI, r3
 800525a:	f3bf 8f6f 	isb	sy
 800525e:	f3bf 8f4f 	dsb	sy
 8005262:	617b      	str	r3, [r7, #20]
}
 8005264:	bf00      	nop
 8005266:	bf00      	nop
 8005268:	e7fd      	b.n	8005266 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d06f      	beq.n	8005350 <pvPortMalloc+0x154>
 8005270:	4b45      	ldr	r3, [pc, #276]	@ (8005388 <pvPortMalloc+0x18c>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	429a      	cmp	r2, r3
 8005278:	d86a      	bhi.n	8005350 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800527a:	4b44      	ldr	r3, [pc, #272]	@ (800538c <pvPortMalloc+0x190>)
 800527c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800527e:	4b43      	ldr	r3, [pc, #268]	@ (800538c <pvPortMalloc+0x190>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005284:	e004      	b.n	8005290 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005288:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800528a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	429a      	cmp	r2, r3
 8005298:	d903      	bls.n	80052a2 <pvPortMalloc+0xa6>
 800529a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d1f1      	bne.n	8005286 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80052a2:	4b37      	ldr	r3, [pc, #220]	@ (8005380 <pvPortMalloc+0x184>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d051      	beq.n	8005350 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80052ac:	6a3b      	ldr	r3, [r7, #32]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2208      	movs	r2, #8
 80052b2:	4413      	add	r3, r2
 80052b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80052b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	6a3b      	ldr	r3, [r7, #32]
 80052bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80052be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c0:	685a      	ldr	r2, [r3, #4]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	1ad2      	subs	r2, r2, r3
 80052c6:	2308      	movs	r3, #8
 80052c8:	005b      	lsls	r3, r3, #1
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d920      	bls.n	8005310 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80052ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4413      	add	r3, r2
 80052d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	f003 0307 	and.w	r3, r3, #7
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d00b      	beq.n	80052f8 <pvPortMalloc+0xfc>
	__asm volatile
 80052e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e4:	f383 8811 	msr	BASEPRI, r3
 80052e8:	f3bf 8f6f 	isb	sy
 80052ec:	f3bf 8f4f 	dsb	sy
 80052f0:	613b      	str	r3, [r7, #16]
}
 80052f2:	bf00      	nop
 80052f4:	bf00      	nop
 80052f6:	e7fd      	b.n	80052f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80052f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052fa:	685a      	ldr	r2, [r3, #4]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	1ad2      	subs	r2, r2, r3
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800530a:	69b8      	ldr	r0, [r7, #24]
 800530c:	f000 f90a 	bl	8005524 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005310:	4b1d      	ldr	r3, [pc, #116]	@ (8005388 <pvPortMalloc+0x18c>)
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	4a1b      	ldr	r2, [pc, #108]	@ (8005388 <pvPortMalloc+0x18c>)
 800531c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800531e:	4b1a      	ldr	r3, [pc, #104]	@ (8005388 <pvPortMalloc+0x18c>)
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	4b1b      	ldr	r3, [pc, #108]	@ (8005390 <pvPortMalloc+0x194>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	429a      	cmp	r2, r3
 8005328:	d203      	bcs.n	8005332 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800532a:	4b17      	ldr	r3, [pc, #92]	@ (8005388 <pvPortMalloc+0x18c>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a18      	ldr	r2, [pc, #96]	@ (8005390 <pvPortMalloc+0x194>)
 8005330:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005334:	685a      	ldr	r2, [r3, #4]
 8005336:	4b13      	ldr	r3, [pc, #76]	@ (8005384 <pvPortMalloc+0x188>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	431a      	orrs	r2, r3
 800533c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800533e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005342:	2200      	movs	r2, #0
 8005344:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005346:	4b13      	ldr	r3, [pc, #76]	@ (8005394 <pvPortMalloc+0x198>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	3301      	adds	r3, #1
 800534c:	4a11      	ldr	r2, [pc, #68]	@ (8005394 <pvPortMalloc+0x198>)
 800534e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005350:	f7fe fcea 	bl	8003d28 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	f003 0307 	and.w	r3, r3, #7
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00b      	beq.n	8005376 <pvPortMalloc+0x17a>
	__asm volatile
 800535e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005362:	f383 8811 	msr	BASEPRI, r3
 8005366:	f3bf 8f6f 	isb	sy
 800536a:	f3bf 8f4f 	dsb	sy
 800536e:	60fb      	str	r3, [r7, #12]
}
 8005370:	bf00      	nop
 8005372:	bf00      	nop
 8005374:	e7fd      	b.n	8005372 <pvPortMalloc+0x176>
	return pvReturn;
 8005376:	69fb      	ldr	r3, [r7, #28]
}
 8005378:	4618      	mov	r0, r3
 800537a:	3728      	adds	r7, #40	@ 0x28
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}
 8005380:	20004a04 	.word	0x20004a04
 8005384:	20004a18 	.word	0x20004a18
 8005388:	20004a08 	.word	0x20004a08
 800538c:	200049fc 	.word	0x200049fc
 8005390:	20004a0c 	.word	0x20004a0c
 8005394:	20004a10 	.word	0x20004a10

08005398 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b086      	sub	sp, #24
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d04f      	beq.n	800544a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80053aa:	2308      	movs	r3, #8
 80053ac:	425b      	negs	r3, r3
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	4413      	add	r3, r2
 80053b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	685a      	ldr	r2, [r3, #4]
 80053bc:	4b25      	ldr	r3, [pc, #148]	@ (8005454 <vPortFree+0xbc>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4013      	ands	r3, r2
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10b      	bne.n	80053de <vPortFree+0x46>
	__asm volatile
 80053c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ca:	f383 8811 	msr	BASEPRI, r3
 80053ce:	f3bf 8f6f 	isb	sy
 80053d2:	f3bf 8f4f 	dsb	sy
 80053d6:	60fb      	str	r3, [r7, #12]
}
 80053d8:	bf00      	nop
 80053da:	bf00      	nop
 80053dc:	e7fd      	b.n	80053da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00b      	beq.n	80053fe <vPortFree+0x66>
	__asm volatile
 80053e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ea:	f383 8811 	msr	BASEPRI, r3
 80053ee:	f3bf 8f6f 	isb	sy
 80053f2:	f3bf 8f4f 	dsb	sy
 80053f6:	60bb      	str	r3, [r7, #8]
}
 80053f8:	bf00      	nop
 80053fa:	bf00      	nop
 80053fc:	e7fd      	b.n	80053fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	685a      	ldr	r2, [r3, #4]
 8005402:	4b14      	ldr	r3, [pc, #80]	@ (8005454 <vPortFree+0xbc>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4013      	ands	r3, r2
 8005408:	2b00      	cmp	r3, #0
 800540a:	d01e      	beq.n	800544a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d11a      	bne.n	800544a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	685a      	ldr	r2, [r3, #4]
 8005418:	4b0e      	ldr	r3, [pc, #56]	@ (8005454 <vPortFree+0xbc>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	43db      	mvns	r3, r3
 800541e:	401a      	ands	r2, r3
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005424:	f7fe fc72 	bl	8003d0c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	685a      	ldr	r2, [r3, #4]
 800542c:	4b0a      	ldr	r3, [pc, #40]	@ (8005458 <vPortFree+0xc0>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4413      	add	r3, r2
 8005432:	4a09      	ldr	r2, [pc, #36]	@ (8005458 <vPortFree+0xc0>)
 8005434:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005436:	6938      	ldr	r0, [r7, #16]
 8005438:	f000 f874 	bl	8005524 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800543c:	4b07      	ldr	r3, [pc, #28]	@ (800545c <vPortFree+0xc4>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	3301      	adds	r3, #1
 8005442:	4a06      	ldr	r2, [pc, #24]	@ (800545c <vPortFree+0xc4>)
 8005444:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005446:	f7fe fc6f 	bl	8003d28 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800544a:	bf00      	nop
 800544c:	3718      	adds	r7, #24
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
 8005452:	bf00      	nop
 8005454:	20004a18 	.word	0x20004a18
 8005458:	20004a08 	.word	0x20004a08
 800545c:	20004a14 	.word	0x20004a14

08005460 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005466:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800546a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800546c:	4b27      	ldr	r3, [pc, #156]	@ (800550c <prvHeapInit+0xac>)
 800546e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f003 0307 	and.w	r3, r3, #7
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00c      	beq.n	8005494 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	3307      	adds	r3, #7
 800547e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f023 0307 	bic.w	r3, r3, #7
 8005486:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005488:	68ba      	ldr	r2, [r7, #8]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	4a1f      	ldr	r2, [pc, #124]	@ (800550c <prvHeapInit+0xac>)
 8005490:	4413      	add	r3, r2
 8005492:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005498:	4a1d      	ldr	r2, [pc, #116]	@ (8005510 <prvHeapInit+0xb0>)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800549e:	4b1c      	ldr	r3, [pc, #112]	@ (8005510 <prvHeapInit+0xb0>)
 80054a0:	2200      	movs	r2, #0
 80054a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	68ba      	ldr	r2, [r7, #8]
 80054a8:	4413      	add	r3, r2
 80054aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80054ac:	2208      	movs	r2, #8
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	1a9b      	subs	r3, r3, r2
 80054b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f023 0307 	bic.w	r3, r3, #7
 80054ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	4a15      	ldr	r2, [pc, #84]	@ (8005514 <prvHeapInit+0xb4>)
 80054c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80054c2:	4b14      	ldr	r3, [pc, #80]	@ (8005514 <prvHeapInit+0xb4>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2200      	movs	r2, #0
 80054c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80054ca:	4b12      	ldr	r3, [pc, #72]	@ (8005514 <prvHeapInit+0xb4>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2200      	movs	r2, #0
 80054d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	1ad2      	subs	r2, r2, r3
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80054e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005514 <prvHeapInit+0xb4>)
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	4a0a      	ldr	r2, [pc, #40]	@ (8005518 <prvHeapInit+0xb8>)
 80054ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	4a09      	ldr	r2, [pc, #36]	@ (800551c <prvHeapInit+0xbc>)
 80054f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80054f8:	4b09      	ldr	r3, [pc, #36]	@ (8005520 <prvHeapInit+0xc0>)
 80054fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80054fe:	601a      	str	r2, [r3, #0]
}
 8005500:	bf00      	nop
 8005502:	3714      	adds	r7, #20
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr
 800550c:	20000dfc 	.word	0x20000dfc
 8005510:	200049fc 	.word	0x200049fc
 8005514:	20004a04 	.word	0x20004a04
 8005518:	20004a0c 	.word	0x20004a0c
 800551c:	20004a08 	.word	0x20004a08
 8005520:	20004a18 	.word	0x20004a18

08005524 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800552c:	4b28      	ldr	r3, [pc, #160]	@ (80055d0 <prvInsertBlockIntoFreeList+0xac>)
 800552e:	60fb      	str	r3, [r7, #12]
 8005530:	e002      	b.n	8005538 <prvInsertBlockIntoFreeList+0x14>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	60fb      	str	r3, [r7, #12]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	429a      	cmp	r2, r3
 8005540:	d8f7      	bhi.n	8005532 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	68ba      	ldr	r2, [r7, #8]
 800554c:	4413      	add	r3, r2
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	429a      	cmp	r2, r3
 8005552:	d108      	bne.n	8005566 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	441a      	add	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	68ba      	ldr	r2, [r7, #8]
 8005570:	441a      	add	r2, r3
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	429a      	cmp	r2, r3
 8005578:	d118      	bne.n	80055ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	4b15      	ldr	r3, [pc, #84]	@ (80055d4 <prvInsertBlockIntoFreeList+0xb0>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	429a      	cmp	r2, r3
 8005584:	d00d      	beq.n	80055a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	441a      	add	r2, r3
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	601a      	str	r2, [r3, #0]
 80055a0:	e008      	b.n	80055b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80055a2:	4b0c      	ldr	r3, [pc, #48]	@ (80055d4 <prvInsertBlockIntoFreeList+0xb0>)
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	601a      	str	r2, [r3, #0]
 80055aa:	e003      	b.n	80055b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d002      	beq.n	80055c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80055c2:	bf00      	nop
 80055c4:	3714      	adds	r7, #20
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	200049fc 	.word	0x200049fc
 80055d4:	20004a04 	.word	0x20004a04

080055d8 <memset>:
 80055d8:	4402      	add	r2, r0
 80055da:	4603      	mov	r3, r0
 80055dc:	4293      	cmp	r3, r2
 80055de:	d100      	bne.n	80055e2 <memset+0xa>
 80055e0:	4770      	bx	lr
 80055e2:	f803 1b01 	strb.w	r1, [r3], #1
 80055e6:	e7f9      	b.n	80055dc <memset+0x4>

080055e8 <__libc_init_array>:
 80055e8:	b570      	push	{r4, r5, r6, lr}
 80055ea:	4d0d      	ldr	r5, [pc, #52]	@ (8005620 <__libc_init_array+0x38>)
 80055ec:	4c0d      	ldr	r4, [pc, #52]	@ (8005624 <__libc_init_array+0x3c>)
 80055ee:	1b64      	subs	r4, r4, r5
 80055f0:	10a4      	asrs	r4, r4, #2
 80055f2:	2600      	movs	r6, #0
 80055f4:	42a6      	cmp	r6, r4
 80055f6:	d109      	bne.n	800560c <__libc_init_array+0x24>
 80055f8:	4d0b      	ldr	r5, [pc, #44]	@ (8005628 <__libc_init_array+0x40>)
 80055fa:	4c0c      	ldr	r4, [pc, #48]	@ (800562c <__libc_init_array+0x44>)
 80055fc:	f000 f826 	bl	800564c <_init>
 8005600:	1b64      	subs	r4, r4, r5
 8005602:	10a4      	asrs	r4, r4, #2
 8005604:	2600      	movs	r6, #0
 8005606:	42a6      	cmp	r6, r4
 8005608:	d105      	bne.n	8005616 <__libc_init_array+0x2e>
 800560a:	bd70      	pop	{r4, r5, r6, pc}
 800560c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005610:	4798      	blx	r3
 8005612:	3601      	adds	r6, #1
 8005614:	e7ee      	b.n	80055f4 <__libc_init_array+0xc>
 8005616:	f855 3b04 	ldr.w	r3, [r5], #4
 800561a:	4798      	blx	r3
 800561c:	3601      	adds	r6, #1
 800561e:	e7f2      	b.n	8005606 <__libc_init_array+0x1e>
 8005620:	080056c8 	.word	0x080056c8
 8005624:	080056c8 	.word	0x080056c8
 8005628:	080056c8 	.word	0x080056c8
 800562c:	080056cc 	.word	0x080056cc

08005630 <memcpy>:
 8005630:	440a      	add	r2, r1
 8005632:	4291      	cmp	r1, r2
 8005634:	f100 33ff 	add.w	r3, r0, #4294967295
 8005638:	d100      	bne.n	800563c <memcpy+0xc>
 800563a:	4770      	bx	lr
 800563c:	b510      	push	{r4, lr}
 800563e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005642:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005646:	4291      	cmp	r1, r2
 8005648:	d1f9      	bne.n	800563e <memcpy+0xe>
 800564a:	bd10      	pop	{r4, pc}

0800564c <_init>:
 800564c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800564e:	bf00      	nop
 8005650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005652:	bc08      	pop	{r3}
 8005654:	469e      	mov	lr, r3
 8005656:	4770      	bx	lr

08005658 <_fini>:
 8005658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800565a:	bf00      	nop
 800565c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800565e:	bc08      	pop	{r3}
 8005660:	469e      	mov	lr, r3
 8005662:	4770      	bx	lr
