{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414537455146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414537455146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 16:04:15 2014 " "Processing started: Tue Oct 28 16:04:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414537455146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414537455146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece399_louiscoyleii_lab8 -c part " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece399_louiscoyleii_lab8 -c part" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414537455146 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414537455397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2lpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram2lpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2lpm-SYN " "Found design unit 1: ram2lpm-SYN" {  } { { "ram2lpm.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ram2lpm.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455806 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram2lpm " "Found entity 1: ram2lpm" {  } { { "ram2lpm.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ram2lpm.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414537455806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part6-rtl " "Found design unit 1: part6-rtl" {  } { { "part6.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part6.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455807 ""} { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part6.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414537455807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-rtl " "Found design unit 1: part5-rtl" {  } { { "part5.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part5.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455808 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part5.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414537455808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-rtl " "Found design unit 1: part4-rtl" {  } { { "part4.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part4.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455809 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part4.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414537455809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramlpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramlpm-SYN " "Found design unit 1: ramlpm-SYN" {  } { { "ramlpm.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ramlpm.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455811 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ramlpm.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414537455811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-rtl " "Found design unit 1: part3-rtl" {  } { { "part3.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part3.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455812 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part3.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414537455812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-rtl " "Found design unit 1: part2-rtl" {  } { { "part2.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455813 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part2.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414537455813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de1_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_pkg " "Found design unit 1: de1_pkg" {  } { { "de1_pkg.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/de1_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455814 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 de1_pkg-body " "Found design unit 2: de1_pkg-body" {  } { { "de1_pkg.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/de1_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414537455814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1lpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1lpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1lpm-SYN " "Found design unit 1: ram1lpm-SYN" {  } { { "ram1lpm.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ram1lpm.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455816 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1lpm " "Found entity 1: ram1lpm" {  } { { "ram1lpm.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ram1lpm.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414537455816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414537455851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock part6.vhd(57) " "VHDL Process Statement warning at part6.vhd(57): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part6.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part6.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1414537455852 "|part6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW part6.vhd(69) " "VHDL Process Statement warning at part6.vhd(69): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part6.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part6.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1414537455852 "|part6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW part6.vhd(70) " "VHDL Process Statement warning at part6.vhd(70): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part6.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part6.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1414537455853 "|part6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1lpm ram1lpm:M4K " "Elaborating entity \"ram1lpm\" for hierarchy \"ram1lpm:M4K\"" {  } { { "part6.vhd" "M4K" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part6.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram1lpm:M4K\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram1lpm:M4K\|altsyncram:altsyncram_component\"" {  } { { "ram1lpm.vhd" "altsyncram_component" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ram1lpm.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1lpm:M4K\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram1lpm:M4K\|altsyncram:altsyncram_component\"" {  } { { "ram1lpm.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ram1lpm.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1lpm:M4K\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram1lpm:M4K\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ramlpm.mif " "Parameter \"init_file\" = \"ramlpm.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=16x4 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=16x4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455881 ""}  } { { "ram1lpm.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ram1lpm.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414537455881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ejg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ejg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ejg1 " "Found entity 1: altsyncram_ejg1" {  } { { "db/altsyncram_ejg1.tdf" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_ejg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414537455933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ejg1 ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated " "Elaborating entity \"altsyncram_ejg1\" for hierarchy \"ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_01c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_01c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_01c2 " "Found entity 1: altsyncram_01c2" {  } { { "db/altsyncram_01c2.tdf" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_01c2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414537455987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414537455987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_01c2 ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|altsyncram_01c2:altsyncram1 " "Elaborating entity \"altsyncram_01c2\" for hierarchy \"ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|altsyncram_01c2:altsyncram1\"" {  } { { "db/altsyncram_ejg1.tdf" "altsyncram1" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_ejg1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537455988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ejg1.tdf" "mgl_prim2" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_ejg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537456043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ejg1.tdf" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_ejg1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414537456044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537456044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537456044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537456044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 825653300 " "Parameter \"NODE_NAME\" = \"825653300\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537456044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16 " "Parameter \"NUMWORDS\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537456044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537456044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537456044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 4 " "Parameter \"WIDTHAD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537456044 ""}  } { { "db/altsyncram_ejg1.tdf" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_ejg1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414537456044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/altera/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414537456063 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "readadr\[0\] Low " "Register readadr\[0\] will power up to Low" {  } { { "part6.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part6.vhd" 57 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1414537456732 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "readadr\[31\] Low " "Register readadr\[31\] will power up to Low" {  } { { "part6.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part6.vhd" 57 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1414537456732 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1414537456732 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414537457086 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414537457086 ""}
{ "Error" "ECUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_NOT_ALLOWED" "ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|altsyncram_01c2:altsyncram1\|ram_block3a0 " "M4K memory block WYSIWYG primitive \"ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|altsyncram_01c2:altsyncram1\|ram_block3a0\" utilizes the dual-port dual-clock mode. However, this mode is not supported in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_01c2.tdf" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_01c2.tdf" 35 2 0 } } { "db/altsyncram_ejg1.tdf" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_ejg1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram1lpm.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ram1lpm.vhd" 90 0 0 } } { "part6.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part6.vhd" 32 0 0 } }  } 0 15684 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode. However, this mode is not supported in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Quartus II" 0 -1 1414537457108 ""}
{ "Error" "ECUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_NOT_ALLOWED" "ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|altsyncram_01c2:altsyncram1\|ram_block3a1 " "M4K memory block WYSIWYG primitive \"ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|altsyncram_01c2:altsyncram1\|ram_block3a1\" utilizes the dual-port dual-clock mode. However, this mode is not supported in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_01c2.tdf" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_01c2.tdf" 35 2 0 } } { "db/altsyncram_ejg1.tdf" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_ejg1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram1lpm.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ram1lpm.vhd" 90 0 0 } } { "part6.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part6.vhd" 32 0 0 } }  } 0 15684 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode. However, this mode is not supported in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Quartus II" 0 -1 1414537457108 ""}
{ "Error" "ECUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_NOT_ALLOWED" "ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|altsyncram_01c2:altsyncram1\|ram_block3a2 " "M4K memory block WYSIWYG primitive \"ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|altsyncram_01c2:altsyncram1\|ram_block3a2\" utilizes the dual-port dual-clock mode. However, this mode is not supported in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_01c2.tdf" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_01c2.tdf" 35 2 0 } } { "db/altsyncram_ejg1.tdf" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_ejg1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram1lpm.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ram1lpm.vhd" 90 0 0 } } { "part6.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part6.vhd" 32 0 0 } }  } 0 15684 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode. However, this mode is not supported in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Quartus II" 0 -1 1414537457108 ""}
{ "Error" "ECUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_NOT_ALLOWED" "ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|altsyncram_01c2:altsyncram1\|ram_block3a3 " "M4K memory block WYSIWYG primitive \"ram1lpm:M4K\|altsyncram:altsyncram_component\|altsyncram_ejg1:auto_generated\|altsyncram_01c2:altsyncram1\|ram_block3a3\" utilizes the dual-port dual-clock mode. However, this mode is not supported in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_01c2.tdf" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_01c2.tdf" 35 2 0 } } { "db/altsyncram_ejg1.tdf" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/db/altsyncram_ejg1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram1lpm.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/ram1lpm.vhd" 90 0 0 } } { "part6.vhd" "" { Text "G:/Dropbox/Private/School/Y3/F14/ECE399/ece399_louis.coyleii_lab8/part6.vhd" 32 0 0 } }  } 0 15684 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode. However, this mode is not supported in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Quartus II" 0 -1 1414537457108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414537457126 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 28 16:04:17 2014 " "Processing ended: Tue Oct 28 16:04:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414537457126 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414537457126 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414537457126 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414537457126 ""}
