[{"icon":[["terminal",[0,0,0],{"name":"A"}],["terminal",[0,16,0],{"name":"B"}],["terminal",[48,24,4],{"name":"Z"}],["line",[8,36,0,8,0]],["line",[8,12,0,8,0]],["arc",[16,12,0,20,12,18,9]],["arc",[16,36,6,20,12,18,9]],["circle",[38,24,0,2.23606797749979]],["arc",[8,12,0,0,24,3,12]],["property",[32,30,0],{"format":"{name}","align":"top-left"}],["terminal",[0,32,0],{"name":"C"}],["terminal",[0,48,0],{"name":"D"}],["arc",[8,36,0,0,17,2,12]],["arc",[8,12,6,0,17,2,12]],["line",[8,0,0,2,0]],["line",[8,16,0,2,0]],["line",[8,32,0,2,0]],["line",[8,48,0,2,0]]],"schematic":[["analog/pfet",[-24,-8,0],{"W":"16"}],["analog/pfet",[-24,-40,0],{"W":"16"}],["port",[-48,8,0],{"signal":"A"}],["port",[-48,-24,0],{"signal":"B"}],["port",[120,24,4],{"signal":"Z"}],["analog/nfet",[-24,24,0],{"W":"4"}],["wire",[-48,8,0,0,32]],["vdd",[-24,-104,0]],["ground",[48,56,0]],["analog/nfet",[24,24,0],{"W":"4"}],["wire",[0,40,0,0,-64]],["wire",[0,-24,0,-48,0]],["wire",[-24,24,0,48,0]],["analog/nfet",[72,24,0],{"W":"4"}],["wire",[24,24,0,48,0]],["wire",[24,56,0,-48,0]],["analog/pfet",[-24,-72,0],{"W":"16"}],["port",[-48,-56,0],{"signal":"C"}],["wire",[-48,-56,0,96,0]],["wire",[48,-56,0,0,96]],["analog/nfet",[120,24,0],{"W":"4"}],["wire",[24,56,0,24,0]],["wire",[72,56,0,-24,0]],["wire",[72,56,0,48,0]],["wire",[72,24,0,48,0]],["analog/pfet",[-24,-104,0],{"W":"16"}],["port",[-48,-88,0],{"signal":"D"}],["wire",[-48,-88,0,144,0]],["wire",[96,-88,0,0,128]]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A B C D\n.group outputs Z\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n0000 H\n0001 L\n0010 L\n0011 L\n0100 L\n0101 L\n0110 L\n0111 L\n1000 L\n1001 L\n1010 L\n1011 L\n1100 L\n1101 L\n1110 L\n1111 L\n\n.plot A B C D\n.plot Z\n"]]},{"name":{"label":"Name","type":"string","value":"","edit":"yes","choices":[""]}}]
