verilog xil_defaultlib --include "/mnt/Volume/PopOSFiles/Vivado/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../DFX_TEST0.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DFX_TEST0.gen/sources_1/bd/design_1/ipshared/f42d/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_1/sim/design_1_lmb_bram_1.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ipshared/bb20/hdl/CNT_MOD4_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/bb20/hdl/CNT_MOD4_v1_0.v" \
"../../../bd/design_1/ip/design_1_CNT_MOD4_0_0/sim/design_1_CNT_MOD4_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
