<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: File Index</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li id="current"><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>Silicon Labs EFM32 CMSIS File List</h1>Here is a list of all documented files with brief descriptions:<table>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg108f16_8h.html">efm32zg108f16.h</a> <a href="efm32zg108f16_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG108F16 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg108f32_8h.html">efm32zg108f32.h</a> <a href="efm32zg108f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG108F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg108f4_8h.html">efm32zg108f4.h</a> <a href="efm32zg108f4_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG108F4 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg108f8_8h.html">efm32zg108f8.h</a> <a href="efm32zg108f8_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG108F8 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg110f16_8h.html">efm32zg110f16.h</a> <a href="efm32zg110f16_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG110F16 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg110f32_8h.html">efm32zg110f32.h</a> <a href="efm32zg110f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG110F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg110f4_8h.html">efm32zg110f4.h</a> <a href="efm32zg110f4_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG110F4 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg110f8_8h.html">efm32zg110f8.h</a> <a href="efm32zg110f8_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG110F8 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg210f16_8h.html">efm32zg210f16.h</a> <a href="efm32zg210f16_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG210F16 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg210f32_8h.html">efm32zg210f32.h</a> <a href="efm32zg210f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG210F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg210f4_8h.html">efm32zg210f4.h</a> <a href="efm32zg210f4_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG210F4 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg210f8_8h.html">efm32zg210f8.h</a> <a href="efm32zg210f8_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG210F8 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg222f16_8h.html">efm32zg222f16.h</a> <a href="efm32zg222f16_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG222F16 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg222f32_8h.html">efm32zg222f32.h</a> <a href="efm32zg222f32_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG222F32 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg222f4_8h.html">efm32zg222f4.h</a> <a href="efm32zg222f4_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG222F4 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg222f8_8h.html">efm32zg222f8.h</a> <a href="efm32zg222f8_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32ZG222F8 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__acmp_8h.html">efm32zg_acmp.h</a> <a href="efm32zg__acmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_ACMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__adc_8h.html">efm32zg_adc.h</a> <a href="efm32zg__adc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_ADC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__aes_8h.html">efm32zg_aes.h</a> <a href="efm32zg__aes_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_AES register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__af__pins_8h.html">efm32zg_af_pins.h</a> <a href="efm32zg__af__pins_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_AF_PINS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__af__ports_8h.html">efm32zg_af_ports.h</a> <a href="efm32zg__af__ports_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_AF_PORTS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__calibrate_8h.html">efm32zg_calibrate.h</a> <a href="efm32zg__calibrate_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_CALIBRATE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__cmu_8h.html">efm32zg_cmu.h</a> <a href="efm32zg__cmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_CMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__devinfo_8h.html">efm32zg_devinfo.h</a> <a href="efm32zg__devinfo_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_DEVINFO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__dma_8h.html">efm32zg_dma.h</a> <a href="efm32zg__dma_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_DMA register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__dma__ch_8h.html">efm32zg_dma_ch.h</a> <a href="efm32zg__dma__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_DMA_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__dma__descriptor_8h.html">efm32zg_dma_descriptor.h</a> <a href="efm32zg__dma__descriptor_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_DMA_DESCRIPTOR register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__dmactrl_8h.html">efm32zg_dmactrl.h</a> <a href="efm32zg__dmactrl_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_DMACTRL register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__dmareq_8h.html">efm32zg_dmareq.h</a> <a href="efm32zg__dmareq_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_DMAREQ register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__emu_8h.html">efm32zg_emu.h</a> <a href="efm32zg__emu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_EMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__gpio_8h.html">efm32zg_gpio.h</a> <a href="efm32zg__gpio_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_GPIO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__gpio__p_8h.html">efm32zg_gpio_p.h</a> <a href="efm32zg__gpio__p_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_GPIO_P register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__i2c_8h.html">efm32zg_i2c.h</a> <a href="efm32zg__i2c_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_I2C register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__idac_8h.html">efm32zg_idac.h</a> <a href="efm32zg__idac_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_IDAC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__leuart_8h.html">efm32zg_leuart.h</a> <a href="efm32zg__leuart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_LEUART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__msc_8h.html">efm32zg_msc.h</a> <a href="efm32zg__msc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_MSC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__pcnt_8h.html">efm32zg_pcnt.h</a> <a href="efm32zg__pcnt_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_PCNT register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__prs_8h.html">efm32zg_prs.h</a> <a href="efm32zg__prs_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_PRS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__prs__ch_8h.html">efm32zg_prs_ch.h</a> <a href="efm32zg__prs__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_PRS_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__prs__signals_8h.html">efm32zg_prs_signals.h</a> <a href="efm32zg__prs__signals_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_PRS_SIGNALS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__rmu_8h.html">efm32zg_rmu.h</a> <a href="efm32zg__rmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_RMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__romtable_8h.html">efm32zg_romtable.h</a> <a href="efm32zg__romtable_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_ROMTABLE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__rtc_8h.html">efm32zg_rtc.h</a> <a href="efm32zg__rtc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_RTC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__timer_8h.html">efm32zg_timer.h</a> <a href="efm32zg__timer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_TIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__timer__cc_8h.html">efm32zg_timer_cc.h</a> <a href="efm32zg__timer__cc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_TIMER_CC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__usart_8h.html">efm32zg_usart.h</a> <a href="efm32zg__usart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_USART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__vcmp_8h.html">efm32zg_vcmp.h</a> <a href="efm32zg__vcmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_VCMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="efm32zg__wdog_8h.html">efm32zg_wdog.h</a> <a href="efm32zg__wdog_8h-source.html">[code]</a></td><td class="indexvalue">EFM32ZG_WDOG register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="em__device_8h.html">em_device.h</a> <a href="em__device_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer for Silicon Laboratories microcontroller devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Include/<a class="el" href="system__efm32zg_8h.html">system_efm32zg.h</a> <a href="system__efm32zg_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M System Layer for EFM32 devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Source/<a class="el" href="system__efm32zg_8c.html">system_efm32zg.c</a> <a href="system__efm32zg_8c-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M0+ System Layer for EFM32ZG devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Source/GCC/<b>startup_efm32zg.c</b> <a href="GCC_2startup__efm32zg_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32ZG/Source/IAR/<b>startup_efm32zg.c</b> <a href="IAR_2startup__efm32zg_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
</table>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:12:30 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
