// ======================================================================
// VTM17c_Display_7seg.v generated from TopDesign.cysch
// 10/21/2016 at 17:10
// This file is auto generated. ANY EDITS YOU MAKE MAY BE LOST WHEN THIS FILE IS REGENERATED!!!
// ======================================================================

/* -- WARNING: The following section of defines are deprecated and will be removed in a future release -- */
`define CYDEV_CHIP_DIE_LEOPARD 1
`define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
`define CYDEV_CHIP_REV_LEOPARD_ES3 3
`define CYDEV_CHIP_REV_LEOPARD_ES2 1
`define CYDEV_CHIP_REV_LEOPARD_ES1 0
`define CYDEV_CHIP_DIE_TMA4 2
`define CYDEV_CHIP_REV_TMA4_PRODUCTION 17
`define CYDEV_CHIP_REV_TMA4_ES 17
`define CYDEV_CHIP_REV_TMA4_ES2 33
`define CYDEV_CHIP_DIE_PSOC4A 3
`define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17
`define CYDEV_CHIP_REV_PSOC4A_ES0 17
`define CYDEV_CHIP_DIE_PSOC5LP 4
`define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0
`define CYDEV_CHIP_REV_PSOC5LP_ES0 0
`define CYDEV_CHIP_DIE_PANTHER 5
`define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
`define CYDEV_CHIP_REV_PANTHER_ES1 1
`define CYDEV_CHIP_REV_PANTHER_ES0 0
`define CYDEV_CHIP_DIE_EXPECT 4
`define CYDEV_CHIP_REV_EXPECT 0
`define CYDEV_CHIP_DIE_ACTUAL 4
/* -- WARNING: The previous section of defines are deprecated and will be removed in a future release -- */
`define CYDEV_CHIP_FAMILY_UNKNOWN 0
`define CYDEV_CHIP_MEMBER_UNKNOWN 0
`define CYDEV_CHIP_FAMILY_PSOC3 1
`define CYDEV_CHIP_MEMBER_3A 1
`define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
`define CYDEV_CHIP_REVISION_3A_ES3 3
`define CYDEV_CHIP_REVISION_3A_ES2 1
`define CYDEV_CHIP_REVISION_3A_ES1 0
`define CYDEV_CHIP_FAMILY_PSOC4 2
`define CYDEV_CHIP_MEMBER_4G 2
`define CYDEV_CHIP_REVISION_4G_PRODUCTION 17
`define CYDEV_CHIP_REVISION_4G_ES 17
`define CYDEV_CHIP_REVISION_4G_ES2 33
`define CYDEV_CHIP_MEMBER_4U 3
`define CYDEV_CHIP_REVISION_4U_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4E 4
`define CYDEV_CHIP_REVISION_4E_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4O 5
`define CYDEV_CHIP_REVISION_4O_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4N 6
`define CYDEV_CHIP_REVISION_4N_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4D 7
`define CYDEV_CHIP_REVISION_4D_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4J 8
`define CYDEV_CHIP_REVISION_4J_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4K 9
`define CYDEV_CHIP_REVISION_4K_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4H 10
`define CYDEV_CHIP_REVISION_4H_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4A 11
`define CYDEV_CHIP_REVISION_4A_PRODUCTION 17
`define CYDEV_CHIP_REVISION_4A_ES0 17
`define CYDEV_CHIP_MEMBER_4F 12
`define CYDEV_CHIP_REVISION_4F_PRODUCTION 0
`define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0
`define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0
`define CYDEV_CHIP_MEMBER_4F 13
`define CYDEV_CHIP_REVISION_4F_PRODUCTION 0
`define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0
`define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0
`define CYDEV_CHIP_MEMBER_4M 14
`define CYDEV_CHIP_REVISION_4M_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4L 15
`define CYDEV_CHIP_REVISION_4L_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4I 16
`define CYDEV_CHIP_REVISION_4I_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4C 17
`define CYDEV_CHIP_REVISION_4C_PRODUCTION 0
`define CYDEV_CHIP_FAMILY_PSOC5 3
`define CYDEV_CHIP_MEMBER_5B 18
`define CYDEV_CHIP_REVISION_5B_PRODUCTION 0
`define CYDEV_CHIP_REVISION_5B_ES0 0
`define CYDEV_CHIP_MEMBER_5A 19
`define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
`define CYDEV_CHIP_REVISION_5A_ES1 1
`define CYDEV_CHIP_REVISION_5A_ES0 0
`define CYDEV_CHIP_FAMILY_USED 3
`define CYDEV_CHIP_MEMBER_USED 18
`define CYDEV_CHIP_REVISION_USED 0
// Component: cy_virtualmux_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v"
`endif

// Component: bLED_PWM_v1_10
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bLED_PWM_v1_10\bLED_PWM_v1_10.v"
`endif

// Component: or_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v"
`endif

// Component: ZeroTerminal
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v"
`endif

// Component: CyControlReg_v1_80
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v"
`endif

// Component: xor_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v"
`endif

// LED_Driver_v1_10(BrightnessCtrl=1, ClkSource=0, CommonDrive=0, InternalClockFrequency=30720, NumCom=1, NumSeg=7, RefreshRate=120, SegmentDrive=1, CY_API_CALLBACK_HEADER_INCLUDE=#include "cyapicallbacks.h", CY_COMPONENT_NAME=LED_Driver_v1_10, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=LED_Driver_Gear, CY_INSTANCE_SHORT_NAME=LED_Driver_Gear, CY_MAJOR_VERSION=1, CY_MINOR_VERSION=10, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  3.3 CP3, INSTANCE_NAME=LED_Driver_Gear, )
module LED_Driver_v1_10_0 (
    clock,
    seg,
    com);
    input       clock;
    output     [23:0] seg;
    output     [7:0] com;


          wire  trigDMA;
          wire [23:0] segments;
          wire  Net_126;
          wire [7:0] common;
          wire  tc;
          wire  Net_127;
          wire  Net_123;
          wire  Net_122;
          wire  Net_121;
          wire  Net_120;
          wire  Net_119;
          wire  Net_118;
          wire  Net_117;
          wire  Net_116;
          wire  Net_115;
          wire  Net_114;
          wire  Net_113;
          wire  Net_112;
          wire  Net_111;
          wire  Net_110;
          wire  Net_109;
          wire  Net_108;
          wire  Net_107;
          wire  Net_106;
          wire  Net_105;
          wire  Net_104;
          wire  Net_103;
          wire  Net_102;
          wire  Net_101;
          wire  Net_100;
          wire  Net_99;
          wire  Net_98;
          wire  Net_97;
          wire  Net_96;
          wire  Net_95;
          wire  Net_94;
          wire  Net_93;
          wire  Net_92;
          wire  Net_91;
          wire  Net_90;
          wire  Net_89;
          wire  Net_88;
          wire  Net_87;
          wire  Net_86;
          wire  Net_85;
          wire  Net_84;
          wire  Net_83;
          wire  Net_82;
          wire  Net_81;
          wire  Net_80;
          wire  Net_79;
          wire  Net_78;
          wire  Net_77;
          wire  Net_48;
          wire  Net_124;
          wire  Net_1332;
          wire  Net_1418;
          wire  Net_1405;
          wire  Net_1416;
          wire  Net_856;
          wire  Net_1352;
          wire  Net_1501;
          wire  Net_855;


	cy_clock_v1_0
		#(.id("652b44e2-bfa5-48fd-82c6-2a0b9727be30/5b34848d-bc4e-4754-bf65-dcda7ecc1385"),
		  .source_clock_id(""),
		  .divisor(0),
		  .period("32552083333.3333"),
		  .is_direct(0),
		  .is_digital(1))
		ClkInternal
		 (.clock_out(Net_1501));


	// VirtualMux_1 (cy_virtualmux_v1_0)
	assign Net_855 = Net_1501;

    bLED_PWM_v1_10 bLED_PWM (
        .clock(Net_855),
        .pwm(Net_856),
        .tc(tc));

	// VirtualMux_2 (cy_virtualmux_v1_0)
	assign trigDMA = Net_856;


    assign Net_79 = Net_1501 | Net_78;

    ZeroTerminal ZeroTerminal_7 (
        .z(Net_78));

    CyControlReg_v1_80 Seg_Driver_L (
        .control_1(Net_80),
        .control_2(Net_81),
        .control_3(Net_82),
        .control_0(Net_83),
        .control_4(Net_84),
        .control_5(Net_85),
        .control_6(Net_86),
        .control_7(Net_87),
        .clock(1'b0),
        .reset(1'b0),
        .control_bus(segments[7:0]));
    defparam Seg_Driver_L.Bit0Mode = 0;
    defparam Seg_Driver_L.Bit1Mode = 0;
    defparam Seg_Driver_L.Bit2Mode = 0;
    defparam Seg_Driver_L.Bit3Mode = 0;
    defparam Seg_Driver_L.Bit4Mode = 0;
    defparam Seg_Driver_L.Bit5Mode = 0;
    defparam Seg_Driver_L.Bit6Mode = 0;
    defparam Seg_Driver_L.Bit7Mode = 0;
    defparam Seg_Driver_L.BitValue = 0;
    defparam Seg_Driver_L.BusDisplay = 1;
    defparam Seg_Driver_L.ExtrReset = 0;
    defparam Seg_Driver_L.NumOutputs = 8;

    CyControlReg_v1_80 Com_Driver (
        .control_1(Net_90),
        .control_2(Net_91),
        .control_3(Net_92),
        .control_0(Net_93),
        .control_4(Net_94),
        .control_5(Net_95),
        .control_6(Net_96),
        .control_7(Net_97),
        .clock(1'b0),
        .reset(1'b0),
        .control_bus(common[7:0]));
    defparam Com_Driver.Bit0Mode = 0;
    defparam Com_Driver.Bit1Mode = 0;
    defparam Com_Driver.Bit2Mode = 0;
    defparam Com_Driver.Bit3Mode = 0;
    defparam Com_Driver.Bit4Mode = 0;
    defparam Com_Driver.Bit5Mode = 0;
    defparam Com_Driver.Bit6Mode = 0;
    defparam Com_Driver.Bit7Mode = 0;
    defparam Com_Driver.BitValue = 0;
    defparam Com_Driver.BusDisplay = 1;
    defparam Com_Driver.ExtrReset = 0;
    defparam Com_Driver.NumOutputs = 8;


	cy_dma_v1_0
		#(.drq_type(2'b00))
		DMA_Com
		 (.drq(Net_1332),
		  .trq(1'b0),
		  .nrq(Net_1405));



	cy_dma_v1_0
		#(.drq_type(2'b00))
		DMA_Seg
		 (.drq(Net_1418),
		  .trq(1'b0),
		  .nrq(Net_1352));



	cy_dma_v1_0
		#(.drq_type(2'b00))
		DMA_BC
		 (.drq(tc),
		  .trq(1'b0),
		  .nrq(Net_123));


	// VirtualMux_4 (cy_virtualmux_v1_0)
	assign Net_1416 = tc;


    assign Net_1332 = Net_1352 ^ Net_1416;

	// VirtualMux_5 (cy_virtualmux_v1_0)
	assign Net_1418 = trigDMA;


    assign Net_127 = Net_48 | Net_124;

    ZeroTerminal ZeroTerminal_3 (
        .z(Net_124));


	cy_clock_v1_0
		#(.id("652b44e2-bfa5-48fd-82c6-2a0b9727be30/16079296-677d-4c97-a0f1-fd79fcfb8c33"),
		  .source_clock_id("75C2148C-3656-4d8a-846D-0CAE99AB6FF7"),
		  .divisor(0),
		  .period("0"),
		  .is_direct(1),
		  .is_digital(1))
		BUS_CLK
		 (.clock_out(Net_48));



    assign seg = segments[23:0];

    assign com = common[7:0];


endmodule

// LED_Driver_v1_10(BrightnessCtrl=1, ClkSource=0, CommonDrive=0, InternalClockFrequency=153600, NumCom=5, NumSeg=24, RefreshRate=120, SegmentDrive=1, CY_API_CALLBACK_HEADER_INCLUDE=#include "cyapicallbacks.h", CY_COMPONENT_NAME=LED_Driver_v1_10, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=LED_Driver_LRBWS, CY_INSTANCE_SHORT_NAME=LED_Driver_LRBWS, CY_MAJOR_VERSION=1, CY_MINOR_VERSION=10, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  3.3 CP3, INSTANCE_NAME=LED_Driver_LRBWS, )
module LED_Driver_v1_10_1 (
    clock,
    seg,
    com);
    input       clock;
    output     [23:0] seg;
    output     [7:0] com;


          wire  trigDMA;
          wire [23:0] segments;
          wire  Net_126;
          wire [7:0] common;
          wire  tc;
          wire  Net_127;
          wire  Net_123;
          wire  Net_122;
          wire  Net_121;
          wire  Net_120;
          wire  Net_119;
          wire  Net_118;
          wire  Net_117;
          wire  Net_116;
          wire  Net_115;
          wire  Net_114;
          wire  Net_113;
          wire  Net_112;
          wire  Net_111;
          wire  Net_110;
          wire  Net_109;
          wire  Net_108;
          wire  Net_107;
          wire  Net_106;
          wire  Net_105;
          wire  Net_104;
          wire  Net_103;
          wire  Net_102;
          wire  Net_101;
          wire  Net_100;
          wire  Net_99;
          wire  Net_98;
          wire  Net_97;
          wire  Net_96;
          wire  Net_95;
          wire  Net_94;
          wire  Net_93;
          wire  Net_92;
          wire  Net_91;
          wire  Net_90;
          wire  Net_89;
          wire  Net_88;
          wire  Net_87;
          wire  Net_86;
          wire  Net_85;
          wire  Net_84;
          wire  Net_83;
          wire  Net_82;
          wire  Net_81;
          wire  Net_80;
          wire  Net_79;
          wire  Net_78;
          wire  Net_77;
          wire  Net_48;
          wire  Net_124;
          wire  Net_1332;
          wire  Net_1418;
          wire  Net_1405;
          wire  Net_1416;
          wire  Net_856;
          wire  Net_1352;
          wire  Net_1501;
          wire  Net_855;


	cy_clock_v1_0
		#(.id("9605c59e-a00c-44b3-8b0d-9343ae086ca5/5b34848d-bc4e-4754-bf65-dcda7ecc1385"),
		  .source_clock_id(""),
		  .divisor(0),
		  .period("6510416666.66667"),
		  .is_direct(0),
		  .is_digital(1))
		ClkInternal
		 (.clock_out(Net_1501));


	// VirtualMux_1 (cy_virtualmux_v1_0)
	assign Net_855 = Net_1501;

    bLED_PWM_v1_10 bLED_PWM (
        .clock(Net_855),
        .pwm(Net_856),
        .tc(tc));

	// VirtualMux_2 (cy_virtualmux_v1_0)
	assign trigDMA = Net_856;


    assign Net_79 = Net_1501 | Net_78;

    ZeroTerminal ZeroTerminal_7 (
        .z(Net_78));

    CyControlReg_v1_80 Seg_Driver_L (
        .control_1(Net_80),
        .control_2(Net_81),
        .control_3(Net_82),
        .control_0(Net_83),
        .control_4(Net_84),
        .control_5(Net_85),
        .control_6(Net_86),
        .control_7(Net_87),
        .clock(1'b0),
        .reset(1'b0),
        .control_bus(segments[7:0]));
    defparam Seg_Driver_L.Bit0Mode = 0;
    defparam Seg_Driver_L.Bit1Mode = 0;
    defparam Seg_Driver_L.Bit2Mode = 0;
    defparam Seg_Driver_L.Bit3Mode = 0;
    defparam Seg_Driver_L.Bit4Mode = 0;
    defparam Seg_Driver_L.Bit5Mode = 0;
    defparam Seg_Driver_L.Bit6Mode = 0;
    defparam Seg_Driver_L.Bit7Mode = 0;
    defparam Seg_Driver_L.BitValue = 0;
    defparam Seg_Driver_L.BusDisplay = 1;
    defparam Seg_Driver_L.ExtrReset = 0;
    defparam Seg_Driver_L.NumOutputs = 8;

    CyControlReg_v1_80 Com_Driver (
        .control_1(Net_90),
        .control_2(Net_91),
        .control_3(Net_92),
        .control_0(Net_93),
        .control_4(Net_94),
        .control_5(Net_95),
        .control_6(Net_96),
        .control_7(Net_97),
        .clock(1'b0),
        .reset(1'b0),
        .control_bus(common[7:0]));
    defparam Com_Driver.Bit0Mode = 0;
    defparam Com_Driver.Bit1Mode = 0;
    defparam Com_Driver.Bit2Mode = 0;
    defparam Com_Driver.Bit3Mode = 0;
    defparam Com_Driver.Bit4Mode = 0;
    defparam Com_Driver.Bit5Mode = 0;
    defparam Com_Driver.Bit6Mode = 0;
    defparam Com_Driver.Bit7Mode = 0;
    defparam Com_Driver.BitValue = 0;
    defparam Com_Driver.BusDisplay = 1;
    defparam Com_Driver.ExtrReset = 0;
    defparam Com_Driver.NumOutputs = 8;


	cy_dma_v1_0
		#(.drq_type(2'b00))
		DMA_Com
		 (.drq(Net_1332),
		  .trq(1'b0),
		  .nrq(Net_1405));


    CyControlReg_v1_80 Seg_Driver_M (
        .control_1(Net_101),
        .control_2(Net_102),
        .control_3(Net_103),
        .control_0(Net_104),
        .control_4(Net_105),
        .control_5(Net_106),
        .control_6(Net_107),
        .control_7(Net_108),
        .clock(1'b0),
        .reset(1'b0),
        .control_bus(segments[15:8]));
    defparam Seg_Driver_M.Bit0Mode = 0;
    defparam Seg_Driver_M.Bit1Mode = 0;
    defparam Seg_Driver_M.Bit2Mode = 0;
    defparam Seg_Driver_M.Bit3Mode = 0;
    defparam Seg_Driver_M.Bit4Mode = 0;
    defparam Seg_Driver_M.Bit5Mode = 0;
    defparam Seg_Driver_M.Bit6Mode = 0;
    defparam Seg_Driver_M.Bit7Mode = 0;
    defparam Seg_Driver_M.BitValue = 0;
    defparam Seg_Driver_M.BusDisplay = 1;
    defparam Seg_Driver_M.ExtrReset = 0;
    defparam Seg_Driver_M.NumOutputs = 8;

    CyControlReg_v1_80 Seg_Driver_H (
        .control_1(Net_111),
        .control_2(Net_112),
        .control_3(Net_113),
        .control_0(Net_114),
        .control_4(Net_115),
        .control_5(Net_116),
        .control_6(Net_117),
        .control_7(Net_118),
        .clock(1'b0),
        .reset(1'b0),
        .control_bus(segments[23:16]));
    defparam Seg_Driver_H.Bit0Mode = 0;
    defparam Seg_Driver_H.Bit1Mode = 0;
    defparam Seg_Driver_H.Bit2Mode = 0;
    defparam Seg_Driver_H.Bit3Mode = 0;
    defparam Seg_Driver_H.Bit4Mode = 0;
    defparam Seg_Driver_H.Bit5Mode = 0;
    defparam Seg_Driver_H.Bit6Mode = 0;
    defparam Seg_Driver_H.Bit7Mode = 0;
    defparam Seg_Driver_H.BitValue = 0;
    defparam Seg_Driver_H.BusDisplay = 1;
    defparam Seg_Driver_H.ExtrReset = 0;
    defparam Seg_Driver_H.NumOutputs = 8;


	cy_dma_v1_0
		#(.drq_type(2'b00))
		DMA_Seg
		 (.drq(Net_1418),
		  .trq(1'b0),
		  .nrq(Net_1352));



	cy_dma_v1_0
		#(.drq_type(2'b00))
		DMA_BC
		 (.drq(tc),
		  .trq(1'b0),
		  .nrq(Net_123));


	// VirtualMux_4 (cy_virtualmux_v1_0)
	assign Net_1416 = tc;


    assign Net_1332 = Net_1352 ^ Net_1416;

	// VirtualMux_5 (cy_virtualmux_v1_0)
	assign Net_1418 = trigDMA;


    assign Net_127 = Net_48 | Net_124;

    ZeroTerminal ZeroTerminal_3 (
        .z(Net_124));


	cy_clock_v1_0
		#(.id("9605c59e-a00c-44b3-8b0d-9343ae086ca5/16079296-677d-4c97-a0f1-fd79fcfb8c33"),
		  .source_clock_id("75C2148C-3656-4d8a-846D-0CAE99AB6FF7"),
		  .divisor(0),
		  .period("0"),
		  .is_direct(1),
		  .is_digital(1))
		BUS_CLK
		 (.clock_out(Net_48));



    assign seg = segments[23:0];

    assign com = common[7:0];


endmodule

// CAN_v3_0(AckError=false, AckErrorUseHelper=true, AdvancedInterruptConfig=false, APIDictionary=0, Arbiter=0, ArbLost=false, ArbLostUseHelper=true, BaudRate=1000, BitError=false, BitErrorUseHelper=true, Bitrate=3, BussOff=true, BussOffUseHelper=true, ClkFrequency=48, ConnectExtInterruptLine=false, ConnectTxEn=true, CrcError=false, CrcErrorUseHelper=true, DataGridSaved=0, EdgeMode=0, FormError=false, FormErrorUseHelper=true, FullCustomIntISR=false, IntEnable=true, IntISRDisable=false, M0S8CAN_BLOCK_VER=-1, Overload=false, OverloadUseHelper=true, Reset=0, RTRAutomaticReply=false, RTRAutomaticReplyUseHelper=true, RxMsg=true, RxMsgLost=false, RxMsgLostUseHelper=true, RxMsgUseHelper=true, Sjw=4, Sm=0, SSTError=false, SSTErrorUseHelper=true, StuckAtZero=false, StuckAtZeroUseHelper=true, StuffError=false, StuffErrorUseHelper=true, SwapDataByteEndianness=false, Tseg1=7, Tseg2=4, TxMsg=false, TxMsgUseHelper=true, XMLMainData=<?xml version="1.0" encoding="utf-16"?><CyParameters xmlns:version="v1.50"><TXRegUnits><CyRegUnit Type="etTX" Name="0" State="esBasic" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etTX" Name="1" State="esBasic" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etTX" Name="2" State="esBasic" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etTX" Name="3" State="esBasic" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etTX" Name="4" State="esBasic" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etTX" Name="5" State="esBasic" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etTX" Name="6" State="esBasic" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etTX" Name="7" State="esBasic" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /></TXRegUnits><RXRegUnits><CyRegUnit Type="etRX" Name="RPM" State="esFull" Id="1776" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="true" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="ECT" State="esFull" Id="1777" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="true" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="EGT" State="esFull" Id="1778" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="true" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="BP" State="esFull" Id="1779" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="true" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="SPD" State="esFull" Id="1780" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="true" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="OT" State="esFull" Id="1781" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="true" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="6" State="esEmpty" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="7" State="esEmpty" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="8" State="esEmpty" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="9" State="esEmpty" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="10" State="esEmpty" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="11" State="esEmpty" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="12" State="esEmpty" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="13" State="esEmpty" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="14" State="esEmpty" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /><CyRegUnit Type="etRX" Name="15" State="esEmpty" Id="0" IDE="false" RTR="false" RTRReply="false" DLC="8" IRQ="false" Linking="false" SST="false" /></RXRegUnits></CyParameters>, CY_API_CALLBACK_HEADER_INCLUDE=#include "cyapicallbacks.h", CY_COMPONENT_NAME=CAN_v3_0, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=CAN, CY_INSTANCE_SHORT_NAME=CAN, CY_MAJOR_VERSION=3, CY_MINOR_VERSION=0, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  3.3 CP3, INSTANCE_NAME=CAN, )
module CAN_v3_0_2 (
    rx,
    tx,
    tx_en,
    interrupt);
    input       rx;
    output      tx;
    output      tx_en;
    output      interrupt;


          wire  Net_31;
          wire  Net_30;
          wire  Net_27;
          wire  Net_25;


	cy_clock_v1_0
		#(.id("2c366327-8ea9-4813-ab0d-a7ce473af76e/ccbbccde-4db5-4009-af85-8e8bae589faa"),
		  .source_clock_id("75C2148C-3656-4d8a-846D-0CAE99AB6FF7"),
		  .divisor(0),
		  .period("0"),
		  .is_direct(1),
		  .is_digital(1))
		Clock
		 (.clock_out(Net_25));


    cy_psoc3_can_v1_0 CanIP (
        .clock(Net_25),
        .can_rx(rx),
        .can_tx(tx),
        .can_tx_en(tx_en),
        .interrupt(interrupt));


	cy_isr_v1_0
		#(.int_type(2'b10))
		isr
		 (.int_signal(interrupt));



    assign Net_31 = Net_25 | Net_30;

    ZeroTerminal ZeroTerminal_1 (
        .z(Net_30));



endmodule

// top
module top ;

          wire  Net_99;
          wire  Net_83;
          wire [4:0] Net_68;
          wire  Net_75;
          wire [6:0] Net_74;
          wire  Net_84;
          wire [23:0] Net_67;
          wire  Net_86;
          wire  Net_89;
          wire  Net_88;

	wire [0:0] tmpOE__RX_1_net;
	wire [0:0] tmpIO_0__RX_1_net;
	wire [0:0] tmpINTERRUPT_0__RX_1_net;
	electrical [0:0] tmpSIOVREF__RX_1_net;

	cy_psoc3_pins_v1_10
		#(.id("1425177d-0d0e-4468-8bcc-e638e5509a9b"),
		  .drive_mode(3'b001),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("I"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b00),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		RX_1
		 (.oe(tmpOE__RX_1_net),
		  .y({1'b0}),
		  .fb({Net_88}),
		  .io({tmpIO_0__RX_1_net[0:0]}),
		  .siovref(tmpSIOVREF__RX_1_net),
		  .interrupt({tmpINTERRUPT_0__RX_1_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__RX_1_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    LED_Driver_v1_10_0 LED_Driver_Gear (
        .clock(1'b0),
        .seg(Net_74[6:0]),
        .com(Net_75));

	wire [0:0] tmpOE__TX_1_net;
	wire [0:0] tmpFB_0__TX_1_net;
	wire [0:0] tmpIO_0__TX_1_net;
	wire [0:0] tmpINTERRUPT_0__TX_1_net;
	electrical [0:0] tmpSIOVREF__TX_1_net;

	cy_psoc3_pins_v1_10
		#(.id("ed092b9b-d398-4703-be89-cebf998501f6"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		TX_1
		 (.oe(tmpOE__TX_1_net),
		  .y({Net_89}),
		  .fb({tmpFB_0__TX_1_net[0:0]}),
		  .io({tmpIO_0__TX_1_net[0:0]}),
		  .siovref(tmpSIOVREF__TX_1_net),
		  .interrupt({tmpINTERRUPT_0__TX_1_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__TX_1_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__Com_1_net;
	wire [0:0] tmpFB_0__Com_1_net;
	wire [0:0] tmpIO_0__Com_1_net;
	wire [0:0] tmpINTERRUPT_0__Com_1_net;
	electrical [0:0] tmpSIOVREF__Com_1_net;

	cy_psoc3_pins_v1_10
		#(.id("5a513095-b6ef-4f64-88c7-3b4b2a1965dd"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("NONCONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(1),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Com_1
		 (.oe(tmpOE__Com_1_net),
		  .y({Net_75}),
		  .fb({tmpFB_0__Com_1_net[0:0]}),
		  .io({tmpIO_0__Com_1_net[0:0]}),
		  .siovref(tmpSIOVREF__Com_1_net),
		  .interrupt({tmpINTERRUPT_0__Com_1_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Com_1_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [6:0] tmpOE__Seg_1_net;
	wire [6:0] tmpFB_6__Seg_1_net;
	wire [6:0] tmpIO_6__Seg_1_net;
	wire [0:0] tmpINTERRUPT_0__Seg_1_net;
	electrical [0:0] tmpSIOVREF__Seg_1_net;

	cy_psoc3_pins_v1_10
		#(.id("52f31aa9-2f0a-497d-9a1f-1424095e13e6"),
		  .drive_mode(21'b110_110_110_110_110_110_110),
		  .ibuf_enabled(7'b1_1_1_1_1_1_1),
		  .init_dr_st(7'b0_0_0_0_0_0_0),
		  .input_clk_en(0),
		  .input_sync(7'b1_1_1_1_1_1_1),
		  .input_sync_mode(7'b0_0_0_0_0_0_0),
		  .intr_mode(14'b00_00_00_00_00_00_00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(",,,,,,"),
		  .layout_mode("NONCONTIGUOUS"),
		  .oe_conn(7'b0_0_0_0_0_0_0),
		  .oe_reset(0),
		  .oe_sync(7'b0_0_0_0_0_0_0),
		  .output_clk_en(0),
		  .output_clock_mode(7'b0_0_0_0_0_0_0),
		  .output_conn(7'b1_1_1_1_1_1_1),
		  .output_mode(7'b0_0_0_0_0_0_0),
		  .output_reset(0),
		  .output_sync(7'b0_0_0_0_0_0_0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(",,,,,,"),
		  .pin_mode("OOOOOOO"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(7'b1_1_1_1_1_1_1),
		  .sio_ibuf(""),
		  .sio_info(14'b00_00_00_00_00_00_00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(7'b0_0_0_0_0_0_0),
		  .spanning(1),
		  .use_annotation(7'b0_0_0_0_0_0_0),
		  .vtrip(14'b10_10_10_10_10_10_10),
		  .width(7),
		  .ovt_hyst_trim(7'b0_0_0_0_0_0_0),
		  .ovt_needed(7'b0_0_0_0_0_0_0),
		  .ovt_slew_control(14'b00_00_00_00_00_00_00),
		  .input_buffer_sel(14'b00_00_00_00_00_00_00))
		Seg_1
		 (.oe(tmpOE__Seg_1_net),
		  .y({Net_74[6:0]}),
		  .fb({tmpFB_6__Seg_1_net[6:0]}),
		  .io({tmpIO_6__Seg_1_net[6:0]}),
		  .siovref(tmpSIOVREF__Seg_1_net),
		  .interrupt({tmpINTERRUPT_0__Seg_1_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Seg_1_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{7'b1111111} : {7'b1111111};

	wire [0:0] tmpOE__Tx_En_net;
	wire [0:0] tmpFB_0__Tx_En_net;
	wire [0:0] tmpIO_0__Tx_En_net;
	wire [0:0] tmpINTERRUPT_0__Tx_En_net;
	electrical [0:0] tmpSIOVREF__Tx_En_net;

	cy_psoc3_pins_v1_10
		#(.id("e851a3b9-efb8-48be-bbb8-b303b216c393"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Tx_En
		 (.oe(tmpOE__Tx_En_net),
		  .y({Net_86}),
		  .fb({tmpFB_0__Tx_En_net[0:0]}),
		  .io({tmpIO_0__Tx_En_net[0:0]}),
		  .siovref(tmpSIOVREF__Tx_En_net),
		  .interrupt({tmpINTERRUPT_0__Tx_En_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Tx_En_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [23:0] tmpOE__Seg_net;
	wire [23:0] tmpFB_23__Seg_net;
	wire [23:0] tmpIO_23__Seg_net;
	wire [0:0] tmpINTERRUPT_0__Seg_net;
	electrical [0:0] tmpSIOVREF__Seg_net;

	cy_psoc3_pins_v1_10
		#(.id("b924e749-d3d0-46a1-a00f-546d0b9e31bf"),
		  .drive_mode(72'b110_110_110_110_110_110_110_110_110_110_110_110_110_110_110_110_110_110_110_110_110_110_110_110),
		  .ibuf_enabled(24'b1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1),
		  .init_dr_st(24'b0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0),
		  .input_clk_en(0),
		  .input_sync(24'b1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1),
		  .input_sync_mode(24'b0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0),
		  .intr_mode(48'b00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(",,,,,,,,,,,,,,,,,,,,,,,"),
		  .layout_mode("NONCONTIGUOUS"),
		  .oe_conn(24'b0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0),
		  .oe_reset(0),
		  .oe_sync(24'b0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0),
		  .output_clk_en(0),
		  .output_clock_mode(24'b0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0),
		  .output_conn(24'b1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1),
		  .output_mode(24'b0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0),
		  .output_reset(0),
		  .output_sync(24'b0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(",,,,,,,,,,,,,,,,,,,,,,,"),
		  .pin_mode("OOOOOOOOOOOOOOOOOOOOOOOO"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(24'b1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1),
		  .sio_ibuf(""),
		  .sio_info(48'b00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(24'b0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0),
		  .spanning(1),
		  .use_annotation(24'b0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0),
		  .vtrip(48'b10_10_10_10_10_10_10_10_10_10_10_10_10_10_10_10_10_10_10_10_10_10_10_10),
		  .width(24),
		  .ovt_hyst_trim(24'b0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0),
		  .ovt_needed(24'b0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0),
		  .ovt_slew_control(48'b00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00),
		  .input_buffer_sel(48'b00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00))
		Seg
		 (.oe(tmpOE__Seg_net),
		  .y({Net_67[23:0]}),
		  .fb({tmpFB_23__Seg_net[23:0]}),
		  .io({tmpIO_23__Seg_net[23:0]}),
		  .siovref(tmpSIOVREF__Seg_net),
		  .interrupt({tmpINTERRUPT_0__Seg_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Seg_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{24'b111111111111111111111111} : {24'b111111111111111111111111};

	wire [4:0] tmpOE__Com_net;
	wire [4:0] tmpFB_4__Com_net;
	wire [4:0] tmpIO_4__Com_net;
	wire [0:0] tmpINTERRUPT_0__Com_net;
	electrical [0:0] tmpSIOVREF__Com_net;

	cy_psoc3_pins_v1_10
		#(.id("252f7505-007f-41e9-917f-1ffc80c864de"),
		  .drive_mode(15'b110_110_110_110_110),
		  .ibuf_enabled(5'b1_1_1_1_1),
		  .init_dr_st(5'b0_0_0_0_0),
		  .input_clk_en(0),
		  .input_sync(5'b1_1_1_1_1),
		  .input_sync_mode(5'b0_0_0_0_0),
		  .intr_mode(10'b00_00_00_00_00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(",,,,"),
		  .layout_mode("NONCONTIGUOUS"),
		  .oe_conn(5'b0_0_0_0_0),
		  .oe_reset(0),
		  .oe_sync(5'b0_0_0_0_0),
		  .output_clk_en(0),
		  .output_clock_mode(5'b0_0_0_0_0),
		  .output_conn(5'b1_1_1_1_1),
		  .output_mode(5'b0_0_0_0_0),
		  .output_reset(0),
		  .output_sync(5'b0_0_0_0_0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(",,,,"),
		  .pin_mode("OOOOO"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(5'b1_1_1_1_1),
		  .sio_ibuf(""),
		  .sio_info(10'b00_00_00_00_00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(5'b0_0_0_0_0),
		  .spanning(1),
		  .use_annotation(5'b0_0_0_0_0),
		  .vtrip(10'b10_10_10_10_10),
		  .width(5),
		  .ovt_hyst_trim(5'b0_0_0_0_0),
		  .ovt_needed(5'b0_0_0_0_0),
		  .ovt_slew_control(10'b00_00_00_00_00),
		  .input_buffer_sel(10'b00_00_00_00_00))
		Com
		 (.oe(tmpOE__Com_net),
		  .y({Net_68[4:0]}),
		  .fb({tmpFB_4__Com_net[4:0]}),
		  .io({tmpIO_4__Com_net[4:0]}),
		  .siovref(tmpSIOVREF__Com_net),
		  .interrupt({tmpINTERRUPT_0__Com_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Com_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{5'b11111} : {5'b11111};

    LED_Driver_v1_10_1 LED_Driver_LRBWS (
        .clock(1'b0),
        .seg(Net_67[23:0]),
        .com(Net_68[4:0]));

    CAN_v3_0_2 CAN (
        .rx(Net_88),
        .tx(Net_89),
        .tx_en(Net_86),
        .interrupt(Net_99));



endmodule

