==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 752.941 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<101, 21, 202, 42>' requested here (src/runge_kutta_45.cpp:100:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 33.93 seconds. CPU system time: 1.73 seconds. Elapsed time: 35.83 seconds; current allocated memory: 756.562 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:145:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:204:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:152:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:150:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:148:9)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 64 in loop 'VITIS_LOOP_189_1'(src/runge_kutta_45.cpp:189:23) has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:189:23)
INFO: [HLS 214-115] Multiple burst writes of length 12288 and bit width 64 in loop 'VITIS_LOOP_203_2'(src/runge_kutta_45.cpp:203:31) has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:203:31)
INFO: [HLS 214-115] Multiple burst writes of length 2048 and bit width 64 in loop 'VITIS_LOOP_206_3'(src/runge_kutta_45.cpp:206:31) has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:206:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'last_copy_y'(src/runge_kutta_45.cpp:331:14) has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:331:14)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'last_copy_t'(src/runge_kutta_45.cpp:334:17) has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:334:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.35 seconds. CPU system time: 0.91 seconds. Elapsed time: 8.46 seconds; current allocated memory: 758.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 784.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:147:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 816.922 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_89_1' (src/runge_kutta_45.cpp:89) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:94) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_1' (src/runge_kutta_45.cpp:189) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_2' (src/runge_kutta_45.cpp:203) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_3' (src/runge_kutta_45.cpp:206) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:234) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:247) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:294) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:306) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:331) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:334) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:247) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' (src/runge_kutta_45.cpp:306) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:235:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:248) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:307) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:117) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:117) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:117) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:117) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:118) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:118) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:118) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:118) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:189:32) to (src/runge_kutta_45.cpp:189:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:203:40) to (src/runge_kutta_45.cpp:203:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:206:40) to (src/runge_kutta_45.cpp:206:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:331:23) to (src/runge_kutta_45.cpp:331:14) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:334:26) to (src/runge_kutta_45.cpp:334:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:145:16) to (src/runge_kutta_45.cpp:189:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:192:26) to (src/runge_kutta_45.cpp:198:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 869.766 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'middle' (src/runge_kutta_45.cpp:233:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'outer' (src/runge_kutta_45.cpp:229:24) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:201:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:190:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:192:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:240:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:253:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:312:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:316:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.7 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_189_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_203_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_206_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_89_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.47 seconds. CPU system time: 0 seconds. Elapsed time: 3.48 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1' pipeline 'VITIS_LOOP_189_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1/m_axi_X_BUS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1/m_axi_X_BUS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1/m_axi_X_BUS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1/m_axi_X_BUS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1/m_axi_X_BUS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1/m_axi_X_BUS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1/m_axi_X_BUS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1/m_axi_X_BUS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1/m_axi_X_BUS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1/m_axi_X_BUS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1/m_axi_X_BUS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1/m_axi_X_BUS_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_189_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2' pipeline 'VITIS_LOOP_203_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_203_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3' pipeline 'VITIS_LOOP_206_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_206_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_89_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_260ns_203ns_180_264_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_180s_180s_180_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_update_outer' pipeline 'update_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_update_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_y' pipeline 'last_copy_y' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_t' pipeline 'last_copy_t' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_t'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/X_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/T_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/yy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/tt' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.953 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<101, 21, 202, 42>' requested here (src/runge_kutta_45.cpp:83:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 43.08 seconds. CPU system time: 2.39 seconds. Elapsed time: 45.98 seconds; current allocated memory: 756.637 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:117:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:176:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:124:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:122:9)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 64 in loop 'VITIS_LOOP_161_1'(src/runge_kutta_45.cpp:161:23) has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:161:23)
INFO: [HLS 214-115] Multiple burst writes of length 12288 and bit width 64 in loop 'VITIS_LOOP_175_2'(src/runge_kutta_45.cpp:175:31) has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:175:31)
INFO: [HLS 214-115] Multiple burst writes of length 2048 and bit width 64 in loop 'VITIS_LOOP_178_3'(src/runge_kutta_45.cpp:178:31) has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:178:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'last_copy_y'(src/runge_kutta_45.cpp:261:14) has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:261:14)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'last_copy_t'(src/runge_kutta_45.cpp:264:17) has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:264:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.67 seconds. CPU system time: 1.1 seconds. Elapsed time: 11.19 seconds; current allocated memory: 758.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.58 seconds; current allocated memory: 784.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:119:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 817.715 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (src/runge_kutta_45.cpp:73) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:78) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_1' (src/runge_kutta_45.cpp:161) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_2' (src/runge_kutta_45.cpp:175) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_3' (src/runge_kutta_45.cpp:178) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'k_inner' (src/runge_kutta_45.cpp:203) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:216) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:226) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:238) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:261) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:264) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:216) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' (src/runge_kutta_45.cpp:238) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'k_inner' (src/runge_kutta_45.cpp:204:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:217) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:71) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:95) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:95) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:95) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:95) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:96) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:96) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:161:32) to (src/runge_kutta_45.cpp:161:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:175:40) to (src/runge_kutta_45.cpp:175:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:178:40) to (src/runge_kutta_45.cpp:178:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:261:23) to (src/runge_kutta_45.cpp:261:14) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:264:26) to (src/runge_kutta_45.cpp:264:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:117:16) to (src/runge_kutta_45.cpp:161:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:164:26) to (src/runge_kutta_45.cpp:170:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.54 seconds; current allocated memory: 870.129 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:202:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:198:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:173:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:162:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:164:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:209:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:244:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:248:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.97 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_175_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_178_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 3, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_k_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'k_inner'.
WARNING: [HLS 200-880] The II Violation in module 'runge_kutta_45_Pipeline_k_inner' (loop 'k_inner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_V_1_write_ln203', src/runge_kutta_45.cpp:203) of variable 'sum.V', src/runge_kutta_45.cpp:206 on local variable 'sum.V' and 'load' operation ('sum_V_1_load_1', src/runge_kutta_45.cpp:206) on local variable 'sum.V'.
WARNING: [HLS 200-880] The II Violation in module 'runge_kutta_45_Pipeline_k_inner' (loop 'k_inner'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_V_1_write_ln203', src/runge_kutta_45.cpp:203) of variable 'sum.V', src/runge_kutta_45.cpp:206 on local variable 'sum.V' and 'load' operation ('sum_V_1_load_1', src/runge_kutta_45.cpp:206) on local variable 'sum.V'.
WARNING: [HLS 200-880] The II Violation in module 'runge_kutta_45_Pipeline_k_inner' (loop 'k_inner'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_V_1_write_ln203', src/runge_kutta_45.cpp:203) of variable 'sum.V', src/runge_kutta_45.cpp:206 on local variable 'sum.V' and 'load' operation ('sum_V_1_load_1', src/runge_kutta_45.cpp:206) on local variable 'sum.V'.
WARNING: [HLS 200-880] The II Violation in module 'runge_kutta_45_Pipeline_k_inner' (loop 'k_inner'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_V_1_write_ln203', src/runge_kutta_45.cpp:203) of variable 'sum.V', src/runge_kutta_45.cpp:206 on local variable 'sum.V' and 'load' operation ('sum_V_1_load_1', src/runge_kutta_45.cpp:206) on local variable 'sum.V'.
WARNING: [HLS 200-880] The II Violation in module 'runge_kutta_45_Pipeline_k_inner' (loop 'k_inner'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_V_1_write_ln203', src/runge_kutta_45.cpp:203) of variable 'sum.V', src/runge_kutta_45.cpp:206 on local variable 'sum.V' and 'load' operation ('sum_V_1_load_1', src/runge_kutta_45.cpp:206) on local variable 'sum.V'.
WARNING: [HLS 200-880] The II Violation in module 'runge_kutta_45_Pipeline_k_inner' (loop 'k_inner'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('sum_V_1_write_ln203', src/runge_kutta_45.cpp:203) of variable 'sum.V', src/runge_kutta_45.cpp:206 on local variable 'sum.V' and 'load' operation ('sum_V_1_load_1', src/runge_kutta_45.cpp:206) on local variable 'sum.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 10, loop 'k_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 51, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 3, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 52, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.822ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'runge_kutta_45' consists of the following:	'load' operation ('tk_next_load') on local variable 'tk_next' [433]  (0 ns)
	'shl' operation ('empty_58') [435]  (0 ns)
	'sub' operation ('empty_60') [437]  (0 ns)
	'add' operation ('mul327') [438]  (4.37 ns)
	'icmp' operation ('icmp_ln261', src/runge_kutta_45.cpp:261) [444]  (2.47 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1/m_axi_X_BUS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1/m_axi_X_BUS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1/m_axi_X_BUS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1/m_axi_X_BUS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1/m_axi_X_BUS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1/m_axi_X_BUS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1/m_axi_X_BUS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1/m_axi_X_BUS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1/m_axi_X_BUS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1/m_axi_X_BUS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1/m_axi_X_BUS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1/m_axi_X_BUS_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.46 seconds. CPU system time: 0 seconds. Elapsed time: 2.47 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2' pipeline 'VITIS_LOOP_175_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_175_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3' pipeline 'VITIS_LOOP_178_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_178_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_73_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_201s_201ns_201_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sub_202ns_202ns_202_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_260ns_203ns_260_264_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_180s_180s_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_180_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_k_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_k_inner' pipeline 'k_inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_k_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'runge_kutta_45_Pipeline_err_outer' is 11391 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_202s_202ns_202_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sub_202ns_202ns_202_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_update_outer' pipeline 'update_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'runge_kutta_45_Pipeline_update_outer' is 11608 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_update_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_y' pipeline 'last_copy_y' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.953 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<101, 21, 202, 42>' requested here (src/runge_kutta_45.cpp:77:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 33.16 seconds. CPU system time: 1.67 seconds. Elapsed time: 34.85 seconds; current allocated memory: 756.637 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:62:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:170:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:118:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:116:9)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 64 in loop 'VITIS_LOOP_155_1'(src/runge_kutta_45.cpp:155:23) has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:155:23)
INFO: [HLS 214-115] Multiple burst writes of length 12288 and bit width 64 in loop 'VITIS_LOOP_169_2'(src/runge_kutta_45.cpp:169:31) has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:169:31)
INFO: [HLS 214-115] Multiple burst writes of length 2048 and bit width 64 in loop 'VITIS_LOOP_172_3'(src/runge_kutta_45.cpp:172:31) has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:172:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'last_copy_y'(src/runge_kutta_45.cpp:255:14) has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:255:14)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'last_copy_t'(src/runge_kutta_45.cpp:258:17) has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:258:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.09 seconds. CPU system time: 0.83 seconds. Elapsed time: 7.91 seconds; current allocated memory: 758.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 784.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:113:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 817.711 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (src/runge_kutta_45.cpp:67) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:72) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (src/runge_kutta_45.cpp:155) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_2' (src/runge_kutta_45.cpp:169) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_3' (src/runge_kutta_45.cpp:172) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'k_inner' (src/runge_kutta_45.cpp:197) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:210) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:220) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:232) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:255) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:258) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:210) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' (src/runge_kutta_45.cpp:232) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'k_inner' (src/runge_kutta_45.cpp:198:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:211) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:233) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:89) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:89) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:89) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:89) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:90) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:90) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:155:32) to (src/runge_kutta_45.cpp:155:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:169:40) to (src/runge_kutta_45.cpp:169:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:172:40) to (src/runge_kutta_45.cpp:172:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:255:23) to (src/runge_kutta_45.cpp:255:14) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:258:26) to (src/runge_kutta_45.cpp:258:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:111:16) to (src/runge_kutta_45.cpp:155:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:158:26) to (src/runge_kutta_45.cpp:164:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 870.129 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:196:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:192:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:167:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:158:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:203:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:238:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:242:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_172_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_k_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'k_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'k_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1/m_axi_X_BUS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1/m_axi_X_BUS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1/m_axi_X_BUS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1/m_axi_X_BUS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1/m_axi_X_BUS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1/m_axi_X_BUS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1/m_axi_X_BUS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1/m_axi_X_BUS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1/m_axi_X_BUS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1/m_axi_X_BUS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1/m_axi_X_BUS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1/m_axi_X_BUS_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3' pipeline 'VITIS_LOOP_172_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_67_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_260ns_203ns_260_264_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_180s_180s_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_k_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_k_inner' pipeline 'k_inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_k_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_update_outer' pipeline 'update_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_update_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_y' pipeline 'last_copy_y' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_y/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_t' pipeline 'last_copy_t' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_last_copy_t/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_t'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/X_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/T_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/yy' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 752.941 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<101, 21, 202, 42>' requested here (src/runge_kutta_45.cpp:77:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.97 seconds. CPU system time: 1.74 seconds. Elapsed time: 34.74 seconds; current allocated memory: 756.633 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:62:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:170:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:118:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:116:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:169:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:172:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.06 seconds. CPU system time: 0.82 seconds. Elapsed time: 7.9 seconds; current allocated memory: 758.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 784.195 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:113:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 817.762 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (src/runge_kutta_45.cpp:67) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:72) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (src/runge_kutta_45.cpp:155) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_2' (src/runge_kutta_45.cpp:169) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_3' (src/runge_kutta_45.cpp:172) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'k_inner' (src/runge_kutta_45.cpp:197) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:210) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:220) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:232) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:255) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:258) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:210) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' (src/runge_kutta_45.cpp:232) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'k_inner' (src/runge_kutta_45.cpp:198:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:211) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:233) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:89) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:89) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:89) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:89) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:90) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:90) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:156:24) to (src/runge_kutta_45.cpp:155:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:169:40) to (src/runge_kutta_45.cpp:170:45) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:172:40) to (src/runge_kutta_45.cpp:173:39) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:255:23) to (src/runge_kutta_45.cpp:256:37) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:258:26) to (src/runge_kutta_45.cpp:258:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:111:16) to (src/runge_kutta_45.cpp:155:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:158:26) to (src/runge_kutta_45.cpp:164:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.07 seconds; current allocated memory: 870.391 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:196:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:192:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:167:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:158:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:203:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:216:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:238:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:242:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_172_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_k_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'k_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'k_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3' pipeline 'VITIS_LOOP_172_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_172_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_67_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_260ns_203ns_260_264_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_180s_180s_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_k_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_k_inner' pipeline 'k_inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_k_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<101, 21, 202, 42>' requested here (src/runge_kutta_45.cpp:85:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 41.41 seconds. CPU system time: 2.09 seconds. Elapsed time: 43.78 seconds; current allocated memory: 756.801 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:198:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:146:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:144:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:197:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:200:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.34 seconds. CPU system time: 0.84 seconds. Elapsed time: 8.41 seconds; current allocated memory: 758.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 784.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 818.453 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:80) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_1' (src/runge_kutta_45.cpp:183) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_2' (src/runge_kutta_45.cpp:197) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (src/runge_kutta_45.cpp:200) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:225) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:238) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:245) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:257) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:277) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:280) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'custom_dot_product' (src/runge_kutta_45.cpp:40:19).
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:226:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_1' (src/runge_kutta_45.cpp:43) in function 'custom_dot_product' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'E' automatically.
INFO: [XFORM 203-102] Partitioning array 'B' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:73) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:184:24) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:197:40) to (src/runge_kutta_45.cpp:198:45) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:200:40) to (src/runge_kutta_45.cpp:201:39) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:277:23) to (src/runge_kutta_45.cpp:278:37) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:280:26) to (src/runge_kutta_45.cpp:280:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:139:16) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:186:26) to (src/runge_kutta_45.cpp:192:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.51 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.62 seconds; current allocated memory: 870.133 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:224:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:220:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:195:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:186:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:231:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:241:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:260:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:264:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.93 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_183_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_197_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'custom_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'custom_dot_product'.
WARNING: [HLS 200-885] The II Violation in module 'custom_dot_product' (function 'custom_dot_product'): Unable to schedule 'load' operation ('yy_load_1') on array 'yy' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'yy'.
WARNING: [HLS 200-885] The II Violation in module 'custom_dot_product' (function 'custom_dot_product'): Unable to schedule 'load' operation ('yy_load_3') on array 'yy' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'yy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, function 'custom_dot_product'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' pipeline 'VITIS_LOOP_183_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' pipeline 'VITIS_LOOP_197_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_200_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_260ns_203ns_260_264_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_180s_180s_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'custom_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'custom_dot_product' pipeline 'custom_dot_product' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_77ns_176_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_100s_77ns_177_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_100s_79s_178_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_100s_81s_180_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'custom_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<101, 21, 202, 42>' requested here (src/runge_kutta_45.cpp:85:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 31.01 seconds. CPU system time: 1.74 seconds. Elapsed time: 32.76 seconds; current allocated memory: 756.801 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:198:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:146:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:144:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:197:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:200:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.76 seconds. CPU system time: 0.82 seconds. Elapsed time: 7.59 seconds; current allocated memory: 758.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 784.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 817.953 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:80) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_1' (src/runge_kutta_45.cpp:183) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_2' (src/runge_kutta_45.cpp:197) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (src/runge_kutta_45.cpp:200) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:224) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:250) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:262) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:285) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:288) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' (src/runge_kutta_45.cpp:262) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:226:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:240) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:263) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:73) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:184:24) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:197:40) to (src/runge_kutta_45.cpp:198:45) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:200:40) to (src/runge_kutta_45.cpp:201:39) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:285:23) to (src/runge_kutta_45.cpp:286:37) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:288:26) to (src/runge_kutta_45.cpp:288:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:139:16) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:186:26) to (src/runge_kutta_45.cpp:192:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 870.621 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:220:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:195:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:186:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:232:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:246:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:268:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:272:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_183_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_197_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' pipeline 'VITIS_LOOP_183_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' pipeline 'VITIS_LOOP_197_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_200_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_260ns_203ns_260_264_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_180s_180s_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_180_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<101, 21, 202, 42>' requested here (src/runge_kutta_45.cpp:85:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.87 seconds. CPU system time: 1.69 seconds. Elapsed time: 34.58 seconds; current allocated memory: 756.801 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:198:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:146:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:144:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:197:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:200:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.33 seconds. CPU system time: 0.83 seconds. Elapsed time: 8.18 seconds; current allocated memory: 758.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.730 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 783.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 817.973 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:80) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_1' (src/runge_kutta_45.cpp:183) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_2' (src/runge_kutta_45.cpp:197) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (src/runge_kutta_45.cpp:200) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:225) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:250) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:286) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:289) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:226:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:240) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:262) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:73) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:184:24) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:197:40) to (src/runge_kutta_45.cpp:198:45) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:200:40) to (src/runge_kutta_45.cpp:201:39) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:286:23) to (src/runge_kutta_45.cpp:287:37) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:289:26) to (src/runge_kutta_45.cpp:289:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:139:16) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:186:26) to (src/runge_kutta_45.cpp:192:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 870.777 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:224:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:220:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:195:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:186:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:232:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:246:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:269:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:273:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_183_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_197_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' pipeline 'VITIS_LOOP_183_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' pipeline 'VITIS_LOOP_197_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_200_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_260ns_203ns_260_264_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_180s_180s_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.930 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<101, 21, 202, 42>' requested here (src/runge_kutta_45.cpp:85:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.9 seconds. CPU system time: 1.74 seconds. Elapsed time: 33.02 seconds; current allocated memory: 756.723 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<100, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<101, 21, 202, 42>(ap_ufixed<101, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<202, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:198:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:146:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:144:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:197:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:200:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.55 seconds. CPU system time: 0.8 seconds. Elapsed time: 7.52 seconds; current allocated memory: 758.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 783.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 817.887 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:80) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_1' (src/runge_kutta_45.cpp:183) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_2' (src/runge_kutta_45.cpp:197) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (src/runge_kutta_45.cpp:200) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:225) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:250) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:286) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:289) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:226:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:240) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:262) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:73) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:184:24) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:197:40) to (src/runge_kutta_45.cpp:198:45) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:200:40) to (src/runge_kutta_45.cpp:201:39) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:286:23) to (src/runge_kutta_45.cpp:287:37) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:289:26) to (src/runge_kutta_45.cpp:289:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:139:16) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:186:26) to (src/runge_kutta_45.cpp:192:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.04 seconds; current allocated memory: 870.812 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:224:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:220:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:195:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:186:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:232:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:246:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:269:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:273:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.58 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_183_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_197_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' pipeline 'VITIS_LOOP_183_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' pipeline 'VITIS_LOOP_197_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_200_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_260ns_203ns_260_264_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_180s_180s_180_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_100_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_180_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_100s_100s_200_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:85:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 31.89 seconds. CPU system time: 1.8 seconds. Elapsed time: 34.03 seconds; current allocated memory: 756.852 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:198:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:146:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:144:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:197:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:200:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.87 seconds. CPU system time: 0.79 seconds. Elapsed time: 6.89 seconds; current allocated memory: 757.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 757.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 783.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 816.230 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:80) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_1' (src/runge_kutta_45.cpp:183) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_2' (src/runge_kutta_45.cpp:197) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (src/runge_kutta_45.cpp:200) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:225) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:250) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:286) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:289) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:226:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:240) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:262) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:73) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:184:24) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:197:40) to (src/runge_kutta_45.cpp:198:45) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:200:40) to (src/runge_kutta_45.cpp:201:39) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:286:23) to (src/runge_kutta_45.cpp:287:37) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:289:26) to (src/runge_kutta_45.cpp:289:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:139:16) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:186:26) to (src/runge_kutta_45.cpp:192:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 869.262 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:224:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:220:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:195:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:186:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:232:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:246:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:269:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:273:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_183_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_197_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' pipeline 'VITIS_LOOP_183_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' pipeline 'VITIS_LOOP_197_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_200_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_200_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.930 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:85:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 34.89 seconds. CPU system time: 1.87 seconds. Elapsed time: 37.18 seconds; current allocated memory: 756.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:198:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:146:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:144:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:197:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:200:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.94 seconds. CPU system time: 0.85 seconds. Elapsed time: 6.96 seconds; current allocated memory: 757.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 782.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 816.102 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:80) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_1' (src/runge_kutta_45.cpp:183) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_2' (src/runge_kutta_45.cpp:197) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (src/runge_kutta_45.cpp:200) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:225) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:250) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:286) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:289) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:226:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:240) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:262) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:73) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:184:24) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:197:40) to (src/runge_kutta_45.cpp:198:45) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:200:40) to (src/runge_kutta_45.cpp:201:39) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:286:23) to (src/runge_kutta_45.cpp:287:37) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:289:26) to (src/runge_kutta_45.cpp:289:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:139:16) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:186:26) to (src/runge_kutta_45.cpp:192:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 870.992 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:224:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:220:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:195:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:186:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:232:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:246:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:269:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:273:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_183_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_197_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' pipeline 'VITIS_LOOP_183_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' pipeline 'VITIS_LOOP_197_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_200_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_200_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:85:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 34.78 seconds. CPU system time: 1.95 seconds. Elapsed time: 37.1 seconds; current allocated memory: 756.801 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:198:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:146:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:144:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:197:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:200:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.34 seconds. CPU system time: 0.8 seconds. Elapsed time: 7.29 seconds; current allocated memory: 757.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 782.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:141:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 816.137 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:80) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_1' (src/runge_kutta_45.cpp:183) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_2' (src/runge_kutta_45.cpp:197) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (src/runge_kutta_45.cpp:200) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:225) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:250) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:262) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:286) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:289) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' (src/runge_kutta_45.cpp:262) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:226:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:240) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:263) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:73) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:184:24) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:197:40) to (src/runge_kutta_45.cpp:198:45) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:200:40) to (src/runge_kutta_45.cpp:201:39) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:286:23) to (src/runge_kutta_45.cpp:287:37) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:289:26) to (src/runge_kutta_45.cpp:289:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:139:16) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:186:26) to (src/runge_kutta_45.cpp:192:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 868.984 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:224:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:220:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:195:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:186:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:232:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:246:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:269:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:273:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_183_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_197_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' pipeline 'VITIS_LOOP_183_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' pipeline 'VITIS_LOOP_197_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_200_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_200_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:85:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 36.31 seconds. CPU system time: 1.96 seconds. Elapsed time: 38.46 seconds; current allocated memory: 756.801 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:198:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:146:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:144:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:197:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:200:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.79 seconds. CPU system time: 0.84 seconds. Elapsed time: 7.75 seconds; current allocated memory: 757.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 782.734 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:141:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 816.121 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:80) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_1' (src/runge_kutta_45.cpp:183) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_2' (src/runge_kutta_45.cpp:197) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (src/runge_kutta_45.cpp:200) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:225) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:240) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:251) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:263) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:288) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:291) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:240) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' (src/runge_kutta_45.cpp:263) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:226:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:241) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:264) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:73) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:184:24) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:197:40) to (src/runge_kutta_45.cpp:198:45) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:200:40) to (src/runge_kutta_45.cpp:201:39) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:288:23) to (src/runge_kutta_45.cpp:289:37) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:291:26) to (src/runge_kutta_45.cpp:291:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:139:16) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:186:26) to (src/runge_kutta_45.cpp:192:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 870.848 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:224:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:220:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:195:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:186:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:233:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:247:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:271:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:275:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.84 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'multiply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_183_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_197_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' pipeline 'VITIS_LOOP_183_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' pipeline 'VITIS_LOOP_197_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_200_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_200_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:85:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 34.4 seconds. CPU system time: 1.87 seconds. Elapsed time: 36.29 seconds; current allocated memory: 756.801 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:198:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:146:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:144:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:197:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:200:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.37 seconds. CPU system time: 0.85 seconds. Elapsed time: 7.24 seconds; current allocated memory: 757.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 782.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:141:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 816.137 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:80) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_1' (src/runge_kutta_45.cpp:183) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_2' (src/runge_kutta_45.cpp:197) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_3' (src/runge_kutta_45.cpp:200) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:225) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:250) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:262) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:286) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:289) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' (src/runge_kutta_45.cpp:262) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:226:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:240) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:263) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:73) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:184:24) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:197:40) to (src/runge_kutta_45.cpp:198:45) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:200:40) to (src/runge_kutta_45.cpp:201:39) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:286:23) to (src/runge_kutta_45.cpp:287:37) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:289:26) to (src/runge_kutta_45.cpp:289:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:139:16) to (src/runge_kutta_45.cpp:183:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:186:26) to (src/runge_kutta_45.cpp:192:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.17 seconds; current allocated memory: 868.859 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:224:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:220:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:195:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:186:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:232:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:246:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:269:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:273:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_183_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_197_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_200_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1' pipeline 'VITIS_LOOP_183_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2' pipeline 'VITIS_LOOP_197_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_197_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3' pipeline 'VITIS_LOOP_200_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_200_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_200_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:85:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 56.77 seconds. CPU system time: 2.67 seconds. Elapsed time: 61.6 seconds; current allocated memory: 756.801 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:116:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:175:56)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:123:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:121:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:174:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:177:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.2 seconds. CPU system time: 1.08 seconds. Elapsed time: 8.83 seconds; current allocated memory: 757.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 783.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:118:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 816.133 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:80) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_1' (src/runge_kutta_45.cpp:160) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_2' (src/runge_kutta_45.cpp:174) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_3' (src/runge_kutta_45.cpp:177) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:202) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:216) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:227) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:263) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:266) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:216) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:203:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:217) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:240) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:73) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:161:24) to (src/runge_kutta_45.cpp:160:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:174:40) to (src/runge_kutta_45.cpp:175:45) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:177:40) to (src/runge_kutta_45.cpp:178:39) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:263:23) to (src/runge_kutta_45.cpp:264:37) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:266:26) to (src/runge_kutta_45.cpp:266:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:116:16) to (src/runge_kutta_45.cpp:160:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:163:26) to (src/runge_kutta_45.cpp:169:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.14 seconds; current allocated memory: 868.805 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:201:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:197:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:172:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:161:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:163:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:209:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:223:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:246:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:250:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_160_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_174_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_174_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_177_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' pipeline 'VITIS_LOOP_160_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2' pipeline 'VITIS_LOOP_174_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_174_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3' pipeline 'VITIS_LOOP_177_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_177_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_200_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:85:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 35.55 seconds. CPU system time: 1.95 seconds. Elapsed time: 37.77 seconds; current allocated memory: 756.801 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:116:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:178:42)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:123:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:121:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:177:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:180:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.41 seconds. CPU system time: 0.84 seconds. Elapsed time: 7.33 seconds; current allocated memory: 757.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 757.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 782.734 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:118:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 816.137 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:80) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_1' (src/runge_kutta_45.cpp:160) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_2' (src/runge_kutta_45.cpp:177) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (src/runge_kutta_45.cpp:180) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:205) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:219) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:230) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:242) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:269) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:272) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:219) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' (src/runge_kutta_45.cpp:242) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:206:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:220) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:243) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:73) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:161:24) to (src/runge_kutta_45.cpp:160:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:177:40) to (src/runge_kutta_45.cpp:178:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:180:40) to (src/runge_kutta_45.cpp:181:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:269:23) to (src/runge_kutta_45.cpp:270:23) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:272:26) to (src/runge_kutta_45.cpp:272:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:116:16) to (src/runge_kutta_45.cpp:160:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:163:26) to (src/runge_kutta_45.cpp:169:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.23 seconds; current allocated memory: 868.820 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:204:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:200:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:172:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:161:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:163:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:212:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:226:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:249:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:253:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_160_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_177_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' pipeline 'VITIS_LOOP_160_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' pipeline 'VITIS_LOOP_177_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_200_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.930 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:85:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 34.19 seconds. CPU system time: 1.94 seconds. Elapsed time: 36.3 seconds; current allocated memory: 756.723 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:116:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:178:42)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:123:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:121:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:177:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:180:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.01 seconds. CPU system time: 0.81 seconds. Elapsed time: 6.85 seconds; current allocated memory: 757.594 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.594 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 783.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:118:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 816.070 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:80) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_1' (src/runge_kutta_45.cpp:160) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_2' (src/runge_kutta_45.cpp:177) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (src/runge_kutta_45.cpp:180) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:205) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'err_outer' (src/runge_kutta_45.cpp:219) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:230) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:242) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:269) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:272) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'err_outer' (src/runge_kutta_45.cpp:219) in function 'runge_kutta_45' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' (src/runge_kutta_45.cpp:242) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:206:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'err_inner' (src/runge_kutta_45.cpp:220) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:243) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:73) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:98) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:98) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:161:24) to (src/runge_kutta_45.cpp:160:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:177:40) to (src/runge_kutta_45.cpp:178:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:180:40) to (src/runge_kutta_45.cpp:181:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:269:23) to (src/runge_kutta_45.cpp:270:23) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:272:26) to (src/runge_kutta_45.cpp:272:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:116:16) to (src/runge_kutta_45.cpp:160:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:163:26) to (src/runge_kutta_45.cpp:169:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.97 seconds; current allocated memory: 870.754 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:204:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:200:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:172:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:161:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:163:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:212:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:226:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:249:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:253:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
WARNING: [SYN 201-223] Checking resource limit in 'runge_kutta_45': cannot find any callsite of 'macply'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_160_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_177_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'err_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'err_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' pipeline 'VITIS_LOOP_160_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' pipeline 'VITIS_LOOP_177_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_200_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_err_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_err_outer' pipeline 'err_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_err_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 752.949 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:80:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.56 seconds. CPU system time: 1.92 seconds. Elapsed time: 34.57 seconds; current allocated memory: 756.742 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:173:42)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:118:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:116:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:172:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:175:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.38 seconds. CPU system time: 0.84 seconds. Elapsed time: 7.24 seconds; current allocated memory: 757.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 782.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:113:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 816.059 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (src/runge_kutta_45.cpp:70) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (src/runge_kutta_45.cpp:155) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_2' (src/runge_kutta_45.cpp:172) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_3' (src/runge_kutta_45.cpp:175) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:200) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:226) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:238) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:265) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:268) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'update_outer' (src/runge_kutta_45.cpp:238) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:201:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'update_inner' (src/runge_kutta_45.cpp:239) in function 'runge_kutta_45' completely with a factor of 6.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:68) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:156:24) to (src/runge_kutta_45.cpp:155:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:172:40) to (src/runge_kutta_45.cpp:173:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:175:40) to (src/runge_kutta_45.cpp:176:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:265:23) to (src/runge_kutta_45.cpp:266:23) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:268:26) to (src/runge_kutta_45.cpp:268:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:111:16) to (src/runge_kutta_45.cpp:155:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:158:26) to (src/runge_kutta_45.cpp:164:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 870.730 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:199:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:195:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:167:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:158:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:207:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:219:2)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:245:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:249:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.68 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_172_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_175_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2' pipeline 'VITIS_LOOP_172_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3' pipeline 'VITIS_LOOP_175_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_200_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_update_outer' pipeline 'update_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_update_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_y' pipeline 'last_copy_y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.949 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:80:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.45 seconds. CPU system time: 1.86 seconds. Elapsed time: 34.35 seconds; current allocated memory: 756.727 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:173:42)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:118:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:116:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:172:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:175:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.3 seconds. CPU system time: 0.82 seconds. Elapsed time: 7.14 seconds; current allocated memory: 757.582 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 783.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:113:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 816.062 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (src/runge_kutta_45.cpp:70) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (src/runge_kutta_45.cpp:155) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_2' (src/runge_kutta_45.cpp:172) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_3' (src/runge_kutta_45.cpp:175) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:200) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:226) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:266) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:269) in function 'runge_kutta_45' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:201:9) in function 'runge_kutta_45'.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:68) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:156:24) to (src/runge_kutta_45.cpp:155:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:172:40) to (src/runge_kutta_45.cpp:173:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:175:40) to (src/runge_kutta_45.cpp:176:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:266:23) to (src/runge_kutta_45.cpp:267:23) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:269:26) to (src/runge_kutta_45.cpp:269:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:111:16) to (src/runge_kutta_45.cpp:155:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:158:26) to (src/runge_kutta_45.cpp:164:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 870.715 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:199:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:195:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:167:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:158:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:207:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:219:2)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:246:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:250:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_172_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_175_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0 seconds. Elapsed time: 1.68 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2' pipeline 'VITIS_LOOP_172_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3' pipeline 'VITIS_LOOP_175_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_200_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_y' pipeline 'last_copy_y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_t' pipeline 'last_copy_t' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_t'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/X_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/T_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/yy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/tt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/tf' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/h0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/tol' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/mu' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/size' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'runge_kutta_45' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'yy', 'tt', 'tf', 'h0', 'tol', 'mu', 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_61ns_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.076 GB.
INFO: [RTMG 210-279] Implementing memory 'runge_kutta_45_runge_kutta_45_Pipeline_inner_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runge_kutta_45_E_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runge_kutta_45_B_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_k_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_c_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:80:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 34.84 seconds. CPU system time: 2.03 seconds. Elapsed time: 37.32 seconds; current allocated memory: 756.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:173:42)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:118:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:116:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:172:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:175:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.95 seconds. CPU system time: 0.95 seconds. Elapsed time: 7.09 seconds; current allocated memory: 757.672 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.672 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 782.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:113:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 816.199 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (src/runge_kutta_45.cpp:70) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (src/runge_kutta_45.cpp:155) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_2' (src/runge_kutta_45.cpp:172) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_3' (src/runge_kutta_45.cpp:175) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner' (src/runge_kutta_45.cpp:200) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:226) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:266) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:269) in function 'runge_kutta_45' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'inner' (src/runge_kutta_45.cpp:201:9) in function 'runge_kutta_45'.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:68) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:156:24) to (src/runge_kutta_45.cpp:155:23) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:172:40) to (src/runge_kutta_45.cpp:173:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:175:40) to (src/runge_kutta_45.cpp:176:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:266:23) to (src/runge_kutta_45.cpp:267:23) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:269:26) to (src/runge_kutta_45.cpp:269:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:111:16) to (src/runge_kutta_45.cpp:155:23) in function 'runge_kutta_45'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:158:26) to (src/runge_kutta_45.cpp:164:12) in function 'runge_kutta_45'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 868.820 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:199:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:195:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:167:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:158:24)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:207:22)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:219:2)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:222:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:246:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:250:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_172_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_175_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2' pipeline 'VITIS_LOOP_172_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_172_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3' pipeline 'VITIS_LOOP_175_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_175_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_200_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_inner' pipeline 'inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_y' pipeline 'last_copy_y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_t' pipeline 'last_copy_t' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_t'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/X_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/T_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/yy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/tt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/tf' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/h0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/tol' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/mu' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/size' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'runge_kutta_45' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'yy', 'tt', 'tf', 'h0', 'tol', 'mu', 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_61ns_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.076 GB.
INFO: [RTMG 210-279] Implementing memory 'runge_kutta_45_runge_kutta_45_Pipeline_inner_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runge_kutta_45_E_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runge_kutta_45_B_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_k_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'runge_kutta_45_c_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.08 seconds; current allocated memory: 1.088 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:80:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 34.67 seconds. CPU system time: 1.81 seconds. Elapsed time: 36.88 seconds; current allocated memory: 756.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:178:42)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:118:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:116:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:114:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:177:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:180:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.43 seconds. CPU system time: 0.93 seconds. Elapsed time: 7.54 seconds; current allocated memory: 757.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 783.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:113:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 817.637 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (src/runge_kutta_45.cpp:70) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_1' (src/runge_kutta_45.cpp:160) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_2' (src/runge_kutta_45.cpp:177) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (src/runge_kutta_45.cpp:180) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'k_inner' (src/runge_kutta_45.cpp:205) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'y_new_outer' (src/runge_kutta_45.cpp:221) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:245) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:254) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:277) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:280) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'y_new_outer' (src/runge_kutta_45.cpp:221) in function 'runge_kutta_45' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'k_inner' (src/runge_kutta_45.cpp:206:9) in function 'runge_kutta_45'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 7 for loop 'y_new_inner' (src/runge_kutta_45.cpp:223:9) in function 'runge_kutta_45'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'y_new_inner' (src/runge_kutta_45.cpp:223:9) in function 'runge_kutta_45'.
INFO: [HLS 200-489] Unrolling loop 'y_new_inner' (src/runge_kutta_45.cpp:222) in function 'runge_kutta_45' completely with a factor of 7.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:68) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:177:40) to (src/runge_kutta_45.cpp:178:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:180:40) to (src/runge_kutta_45.cpp:181:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:277:23) to (src/runge_kutta_45.cpp:278:23) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:280:26) to (src/runge_kutta_45.cpp:280:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:111:16) to (src/runge_kutta_45.cpp:160:23) in function 'runge_kutta_45'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'ap_fixed_base<80, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 869.652 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'ap_fixed_base<80, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base' in function 'runge_kutta_45' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:204:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:200:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:172:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:161:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:163:36)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:212:22)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:228:18)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:241:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:255:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:257:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ap_fixed_base'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ap_fixed_base'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_160_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_177_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_k_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'k_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'k_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_y_new_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'y_new_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'y_new_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ap_fixed_base'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' pipeline 'VITIS_LOOP_160_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' pipeline 'VITIS_LOOP_177_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_140_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_k_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_k_inner' pipeline 'k_inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_k_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:80:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 34.41 seconds. CPU system time: 1.85 seconds. Elapsed time: 36.31 seconds; current allocated memory: 756.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:178:42)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:118:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:116:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:114:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:177:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:180:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.12 seconds. CPU system time: 0.98 seconds. Elapsed time: 8.18 seconds; current allocated memory: 757.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 783.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:113:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 817.586 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (src/runge_kutta_45.cpp:70) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_1' (src/runge_kutta_45.cpp:160) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_2' (src/runge_kutta_45.cpp:177) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (src/runge_kutta_45.cpp:180) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:244) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:253) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:276) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:279) in function 'runge_kutta_45' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'k_inner' (src/runge_kutta_45.cpp:206:9) in function 'runge_kutta_45'.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:68) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:177:40) to (src/runge_kutta_45.cpp:178:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:180:40) to (src/runge_kutta_45.cpp:181:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:276:23) to (src/runge_kutta_45.cpp:277:23) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:279:26) to (src/runge_kutta_45.cpp:279:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:111:16) to (src/runge_kutta_45.cpp:160:23) in function 'runge_kutta_45'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'ap_fixed_base<80, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.54 seconds; current allocated memory: 869.695 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'ap_fixed_base<80, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base' in function 'runge_kutta_45' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:172:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:161:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:163:36)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:212:22)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:228:18)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:240:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:254:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:256:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.73 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ap_fixed_base'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ap_fixed_base'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_160_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_177_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ap_fixed_base'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.96 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' pipeline 'VITIS_LOOP_160_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' pipeline 'VITIS_LOOP_177_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_140_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_update_outer' pipeline 'update_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_update_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_y' pipeline 'last_copy_y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_t' pipeline 'last_copy_t' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_t'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/X_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/T_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/yy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/tt' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/tf' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/h0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/atol' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/h_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/h_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/mu' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/size' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:80:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 37.15 seconds. CPU system time: 2.03 seconds. Elapsed time: 39.22 seconds; current allocated memory: 756.848 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:178:42)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:118:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:116:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:114:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:177:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:180:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.99 seconds. CPU system time: 0.89 seconds. Elapsed time: 7.99 seconds; current allocated memory: 757.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 757.719 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 783.535 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:113:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 817.602 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (src/runge_kutta_45.cpp:70) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_1' (src/runge_kutta_45.cpp:160) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_2' (src/runge_kutta_45.cpp:177) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (src/runge_kutta_45.cpp:180) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:244) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:253) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:276) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:279) in function 'runge_kutta_45' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'k_inner' (src/runge_kutta_45.cpp:206:9) in function 'runge_kutta_45'.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:68) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:177:40) to (src/runge_kutta_45.cpp:178:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:180:40) to (src/runge_kutta_45.cpp:181:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:276:23) to (src/runge_kutta_45.cpp:277:23) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:279:26) to (src/runge_kutta_45.cpp:279:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:111:16) to (src/runge_kutta_45.cpp:160:23) in function 'runge_kutta_45'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'ap_fixed_base<80, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 869.586 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'ap_fixed_base<80, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base' in function 'runge_kutta_45' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-960] Cannot flatten loop 'y_new_outer' (src/runge_kutta_45.cpp:221:23) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:172:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:161:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:163:36)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:212:22)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:228:18)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:240:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:254:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:256:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
WARNING: [HLS 200-957] Unable to rewind loop 'main_loop' (src/runge_kutta_45.cpp:172) in function 'runge_kutta_45': loop nest is not flattened.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ap_fixed_base'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ap_fixed_base'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_160_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_177_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'y_new_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'y_new_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ap_fixed_base'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' pipeline 'VITIS_LOOP_160_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' pipeline 'VITIS_LOOP_177_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_140_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_update_outer' pipeline 'update_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_update_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_y' pipeline 'last_copy_y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_t' pipeline 'last_copy_t' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_t'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/X_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/T_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'runge_kutta_45/yy' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:80:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.61 seconds. CPU system time: 1.75 seconds. Elapsed time: 34.39 seconds; current allocated memory: 756.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:178:42)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:118:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:116:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:114:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:177:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:180:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.8 seconds. CPU system time: 0.85 seconds. Elapsed time: 6.67 seconds; current allocated memory: 757.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 783.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:113:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 817.648 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (src/runge_kutta_45.cpp:70) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_1' (src/runge_kutta_45.cpp:160) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_2' (src/runge_kutta_45.cpp:177) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (src/runge_kutta_45.cpp:180) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:244) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update_outer' (src/runge_kutta_45.cpp:253) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:276) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:279) in function 'runge_kutta_45' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'k_inner' (src/runge_kutta_45.cpp:206:9) in function 'runge_kutta_45'.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:68) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:177:40) to (src/runge_kutta_45.cpp:178:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:180:40) to (src/runge_kutta_45.cpp:181:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:276:23) to (src/runge_kutta_45.cpp:277:23) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:279:26) to (src/runge_kutta_45.cpp:279:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:111:16) to (src/runge_kutta_45.cpp:160:23) in function 'runge_kutta_45'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'ap_fixed_base<80, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 869.715 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'ap_fixed_base<80, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base' in function 'runge_kutta_45' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:204:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:200:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'y_new_outer' (src/runge_kutta_45.cpp:221:23) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'err_outer' (src/runge_kutta_45.cpp:233:28) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:172:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:161:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:163:36)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:212:22)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:228:18)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:240:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:254:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:256:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
WARNING: [HLS 200-957] Unable to rewind loop 'main_loop' (src/runge_kutta_45.cpp:172) in function 'runge_kutta_45': loop nest is not flattened.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ap_fixed_base'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ap_fixed_base'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_160_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_177_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'update_outer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'update_outer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'k_inner'.
INFO: [SCHED 204-61] Pipelining loop 'y_new_inner'.
INFO: [SCHED 204-61] Pipelining loop 'err_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'k_inner'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'y_new_inner'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'err_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ap_fixed_base'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' pipeline 'VITIS_LOOP_160_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' pipeline 'VITIS_LOOP_177_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_140_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_update_outer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_update_outer' pipeline 'update_outer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_update_outer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_y' pipeline 'last_copy_y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_t' pipeline 'last_copy_t' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_t'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rk45_vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name runge_kutta_45 runge_kutta_45 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 752.965 MB.
INFO: [HLS 200-10] Analyzing design file 'src/runge_kutta_45.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:26)
INFO: [HLS 207-4235] in instantiation of function template specialization 'fxp_sqrt<81, 21, 162, 42>' requested here (src/runge_kutta_45.cpp:80:22)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5286] expression result unused (src/headers/fxp_sqrt.h:65:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 33.42 seconds. CPU system time: 1.72 seconds. Elapsed time: 35.19 seconds; current allocated memory: 756.906 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'vel_der(ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<80, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/runge_kutta_45.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<81, 21, 162, 42>(ap_ufixed<81, 21, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<162, 42, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'runge_kutta_45(double*, double*, double, double, double, double, double, double, unsigned int&)' (src/runge_kutta_45.cpp:111:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/runge_kutta_45.cpp:178:42)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:118:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:116:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (src/runge_kutta_45.cpp:114:9)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 has been inferred on bundle 'X_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:177:31)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'T_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/runge_kutta_45.cpp:180:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.48 seconds. CPU system time: 0.9 seconds. Elapsed time: 7.43 seconds; current allocated memory: 757.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 783.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [HLS 200-1848] After applying normalize Array Argument, the Function with Allocation pragma at (src/runge_kutta_45.cpp:113:9) is cloned, and multi function clones  are called, the Function Allocation  is ignoring
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 817.785 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (src/runge_kutta_45.cpp:70) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:75) in function 'vel_der' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'ode_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_1' (src/runge_kutta_45.cpp:160) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_2' (src/runge_kutta_45.cpp:177) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (src/runge_kutta_45.cpp:180) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sq_sum_loop' (src/runge_kutta_45.cpp:244) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'update' (src/runge_kutta_45.cpp:253) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_y' (src/runge_kutta_45.cpp:276) in function 'runge_kutta_45' automatically.
INFO: [XFORM 203-510] Pipelining loop 'last_copy_t' (src/runge_kutta_45.cpp:279) in function 'runge_kutta_45' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'k_inner' (src/runge_kutta_45.cpp:206:9) in function 'runge_kutta_45'.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:68) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_in.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'r_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v_out.V' (src/runge_kutta_45.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cr.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cv.V' (src/runge_kutta_45.cpp:93) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_out.V' (src/runge_kutta_45.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cr.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cv.V' (src/runge_kutta_45.cpp:93) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'yy_loc.V' in function 'runge_kutta_45'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'vel_der'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:177:40) to (src/runge_kutta_45.cpp:178:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:180:40) to (src/runge_kutta_45.cpp:181:31) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/headers/fxp_sqrt.h:86:9) to (src/headers/fxp_sqrt.h:85:13) in function 'runge_kutta_45'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:276:23) to (src/runge_kutta_45.cpp:277:23) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:279:26) to (src/runge_kutta_45.cpp:279:17) in function 'runge_kutta_45'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/runge_kutta_45.cpp:111:16) to (src/runge_kutta_45.cpp:160:23) in function 'runge_kutta_45'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'ap_fixed_base<80, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 869.727 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'ap_fixed_base<80, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base' in function 'runge_kutta_45' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-960] Cannot flatten loop 'k_middle' (src/runge_kutta_45.cpp:204:27) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'k_outer' (src/runge_kutta_45.cpp:200:26) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'y_new_outer' (src/runge_kutta_45.cpp:221:23) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'err_outer' (src/runge_kutta_45.cpp:233:28) in function 'runge_kutta_45' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (src/runge_kutta_45.cpp:172:14) in function 'runge_kutta_45' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:161:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:163:36)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:212:22)
INFO: [HLS 200-472] Inferring partial write operation for 'c.V' (src/runge_kutta_45.cpp:228:18)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'e.V' (src/runge_kutta_45.cpp:240:18)
INFO: [HLS 200-472] Inferring partial write operation for 'yy_loc.V' (src/runge_kutta_45.cpp:254:36)
INFO: [HLS 200-472] Inferring partial write operation for 'tt_loc.V' (src/runge_kutta_45.cpp:256:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' 
WARNING: [HLS 200-957] Unable to rewind loop 'main_loop' (src/runge_kutta_45.cpp:172) in function 'runge_kutta_45': loop nest is not flattened.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runge_kutta_45' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ap_fixed_base'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ap_fixed_base'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_160_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_177_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'macply'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'macply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sq_sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sq_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sqrt_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 2, loop 'sqrt_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'update'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'last_copy_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'last_copy_t'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runge_kutta_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'k_inner'.
INFO: [SCHED 204-61] Pipelining loop 'y_new_inner'.
INFO: [SCHED 204-61] Pipelining loop 'err_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'k_inner'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'y_new_inner'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'err_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ap_fixed_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ap_fixed_base'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1' pipeline 'VITIS_LOOP_160_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2' pipeline 'VITIS_LOOP_177_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2/m_axi_X_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_177_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3/m_axi_T_BUS_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_VITIS_LOOP_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vel_der_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_200ns_163ns_140_204_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vel_der' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_140s_140s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vel_der'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ode_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_80_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ode_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'macply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_140_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'macply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sq_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sq_sum_loop' pipeline 'sq_sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_80s_80s_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sq_sum_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_sqrt_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_sqrt_loop' pipeline 'sqrt_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_sqrt_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_update' pipeline 'update' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_update'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_y' pipeline 'last_copy_y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runge_kutta_45_Pipeline_last_copy_t' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runge_kutta_45_Pipeline_last_copy_t' pipeline 'last_copy_t' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'runge_kutta_45_Pipeline_last_copy_t'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
