// Seed: 4172833880
module module_0 (
    output tri1 id_0,
    output tri0 id_1
);
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd78,
    parameter id_10 = 32'd53,
    parameter id_4  = 32'd66,
    parameter id_5  = 32'd97,
    parameter id_6  = 32'd48,
    parameter id_7  = 32'd47,
    parameter id_8  = 32'd72
) (
    output wire id_0[1  +  id_6 : {  -1  -  id_7  ,  id_5  ,  {  id_1  ,  id_8  &&  id_4  }  }],
    output tri0 _id_1,
    input tri1 id_2,
    input uwire id_3[id_6 : 1 'h0],
    input uwire _id_4,
    input wire _id_5,
    output wor _id_6,
    input tri0 _id_7,
    output wire _id_8
);
  wire [1 : -1 'd0] _id_10;
  parameter [{  id_5  ,  1  ,  id_4  } : id_10] id_11 = 1;
  wire id_12;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
