Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 13:26:43 2019
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.605     -126.417                    241                  647        0.163        0.000                      0                  647        0.160        0.000                       0                   333  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk_fpga_0                   {0.000 10.000}       20.000          50.000          
nolabel_line46/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_0_clk_wiz_0       {0.000 1.667}        3.333           300.000         
  clk_out1_90_clk_wiz_0      {0.833 2.500}        3.333           300.000         
  clkfbout_clk_wiz_0         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                    17.845        0.000                       0                     1  
nolabel_line46/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_0_clk_wiz_0            -2.068     -112.821                    234                  640        0.163        0.000                      0                  640        0.160        0.000                       0                   323  
  clk_out1_90_clk_wiz_0                                                                                                                                                        1.178        0.000                       0                     5  
  clkfbout_clk_wiz_0                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_0_clk_wiz_0   clk_out1_90_clk_wiz_0       -3.605      -13.596                      7                    7        2.354        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line42/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y31  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line46/inst/clk_in1
  To Clock:  nolabel_line46/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line46/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line46/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_0_clk_wiz_0
  To Clock:  clk_out1_0_clk_wiz_0

Setup :          234  Failing Endpoints,  Worst Slack       -2.068ns,  Total Violation     -112.821ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 nolabel_line115/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_d1_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.456ns (15.014%)  route 2.581ns (84.986%))
  Logic Levels:           0  
  Clock Path Skew:        -1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 5.402 - 3.333 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         2.228     2.493    nolabel_line115/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line115/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line115/mod_clk_div4_oserdese_ln0
    SLICE_X113Y144       FDRE                                         r  nolabel_line115/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.456     4.308 r  nolabel_line115/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           2.581     6.889    nolabel_line115/oddr_oclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_d1_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.946    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841     5.402    nolabel_line115/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     5.402    
                         clock uncertainty           -0.076     5.326    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.822    nolabel_line115/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.822    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -1.991ns  (required time - arrival time)
  Source:                 nolabel_line115/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_d0_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.456ns (15.407%)  route 2.504ns (84.593%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 5.401 - 3.333 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         2.228     2.493    nolabel_line115/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line115/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line115/mod_clk_div4_oserdese_ln0
    SLICE_X113Y144       FDRE                                         r  nolabel_line115/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.456     4.308 r  nolabel_line115/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           2.504     6.812    nolabel_line115/oddr_oclk_en_clkalign
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_d0_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.946    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.840     5.401    nolabel_line115/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     5.401    
                         clock uncertainty           -0.076     5.325    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.821    nolabel_line115/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.821    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                 -1.991    

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 nolabel_line115/csi_lp_state_lat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.574ns (19.105%)  route 2.430ns (80.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 5.419 - 3.333 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         2.228     2.493    nolabel_line115/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line115/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.822     3.851    nolabel_line115/mod_clk_div4_oserdese_ln0
    SLICE_X113Y142       FDRE                                         r  nolabel_line115/csi_lp_state_lat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456     4.307 f  nolabel_line115/csi_lp_state_lat_reg[1]/Q
                         net (fo=3, routed)           1.666     5.973    nolabel_line115/csi_lp_state_lat[1]
    SLICE_X113Y137       LUT2 (Prop_lut2_I1_O)        0.118     6.091 r  nolabel_line115/csi_dp0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           0.765     6.856    nolabel_line115/csi_dp0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X113Y137       FDRE                                         r  nolabel_line115/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.946    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.859     5.419    nolabel_line115/mod_clk_I_bufg_oserdese
    SLICE_X113Y137       FDRE                                         r  nolabel_line115/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/C
                         clock pessimism              0.000     5.419    
                         clock uncertainty           -0.076     5.343    
    SLICE_X113Y137       FDRE (Setup_fdre_C_D)       -0.260     5.083    nolabel_line115/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.083    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.764ns  (required time - arrival time)
  Source:                 nolabel_line115/csi_lp_state_lat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/csi_dp0_lp_lat_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.574ns (19.176%)  route 2.419ns (80.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 5.419 - 3.333 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         2.228     2.493    nolabel_line115/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line115/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.822     3.851    nolabel_line115/mod_clk_div4_oserdese_ln0
    SLICE_X113Y142       FDRE                                         r  nolabel_line115/csi_lp_state_lat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456     4.307 f  nolabel_line115/csi_lp_state_lat_reg[1]/Q
                         net (fo=3, routed)           1.666     5.973    nolabel_line115/csi_lp_state_lat[1]
    SLICE_X113Y137       LUT2 (Prop_lut2_I1_O)        0.118     6.091 r  nolabel_line115/csi_dp0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           0.754     6.845    nolabel_line115/csi_dp0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X113Y137       FDRE                                         r  nolabel_line115/csi_dp0_lp_lat_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.946    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.859     5.419    nolabel_line115/mod_clk_I_bufg_oserdese
    SLICE_X113Y137       FDRE                                         r  nolabel_line115/csi_dp0_lp_lat_tristate_oe_reg/C
                         clock pessimism              0.000     5.419    
                         clock uncertainty           -0.076     5.343    
    SLICE_X113Y137       FDRE (Setup_fdre_C_D)       -0.263     5.080    nolabel_line115/csi_dp0_lp_lat_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                          5.080    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                 -1.764    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 nolabel_line115/csi_lp_state_lat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/csi_dn0_lp_lat_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.580ns (18.510%)  route 2.553ns (81.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 5.419 - 3.333 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         2.228     2.493    nolabel_line115/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line115/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.822     3.851    nolabel_line115/mod_clk_div4_oserdese_ln0
    SLICE_X113Y142       FDRE                                         r  nolabel_line115/csi_lp_state_lat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456     4.307 f  nolabel_line115/csi_lp_state_lat_reg[1]/Q
                         net (fo=3, routed)           1.749     6.056    nolabel_line115/csi_lp_state_lat[1]
    SLICE_X113Y137       LUT1 (Prop_lut1_I0_O)        0.124     6.180 r  nolabel_line115/csi_dn0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           0.804     6.985    nolabel_line115/csi_dn0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X113Y137       FDRE                                         r  nolabel_line115/csi_dn0_lp_lat_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.946    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.859     5.419    nolabel_line115/mod_clk_I_bufg_oserdese
    SLICE_X113Y137       FDRE                                         r  nolabel_line115/csi_dn0_lp_lat_tristate_oe_reg/C
                         clock pessimism              0.000     5.419    
                         clock uncertainty           -0.076     5.343    
    SLICE_X113Y137       FDRE (Setup_fdre_C_D)       -0.067     5.276    nolabel_line115/csi_dn0_lp_lat_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                          5.276    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 nolabel_line115/csi_lp_state_lat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            csi_lpd0_n_OBUFT_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.580ns (19.096%)  route 2.457ns (80.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 5.419 - 3.333 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         2.228     2.493    nolabel_line115/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line115/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.822     3.851    nolabel_line115/mod_clk_div4_oserdese_ln0
    SLICE_X113Y142       FDRE                                         r  nolabel_line115/csi_lp_state_lat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456     4.307 r  nolabel_line115/csi_lp_state_lat_reg[1]/Q
                         net (fo=3, routed)           1.666     5.973    nolabel_line115/csi_lp_state_lat[1]
    SLICE_X113Y137       LUT2 (Prop_lut2_I1_O)        0.124     6.097 r  nolabel_line115/csi_lpd0_n_OBUFT_inst_i_3/O
                         net (fo=1, routed)           0.792     6.888    nolabel_line115_n_37
    SLICE_X112Y137       FDRE                                         r  csi_lpd0_n_OBUFT_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.946    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.859     5.419    mod_clk_I_bufg_oserdese
    SLICE_X112Y137       FDRE                                         r  csi_lpd0_n_OBUFT_inst_i_1/C
                         clock pessimism              0.000     5.419    
                         clock uncertainty           -0.076     5.343    
    SLICE_X112Y137       FDRE (Setup_fdre_C_D)       -0.031     5.312    csi_lpd0_n_OBUFT_inst_i_1
  -------------------------------------------------------------------
                         required time                          5.312    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 -1.576    

Slack (VIOLATED) :        -1.337ns  (required time - arrival time)
  Source:                 nolabel_line115/oddr_tclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_d0_inst/TCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.419ns (19.647%)  route 1.714ns (80.353%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 5.401 - 3.333 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         2.228     2.493    nolabel_line115/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line115/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line115/mod_clk_div4_oserdese_ln0
    SLICE_X113Y144       FDRE                                         r  nolabel_line115/oddr_tclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.419     4.271 r  nolabel_line115/oddr_tclk_en_clkalign_reg/Q
                         net (fo=2, routed)           1.714     5.985    nolabel_line115/oddr_tclk_en_clkalign
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_d0_inst/TCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.946    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.840     5.401    nolabel_line115/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     5.401    
                         clock uncertainty           -0.076     5.325    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_TCE)
                                                     -0.677     4.648    nolabel_line115/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.648    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                 -1.337    

Slack (VIOLATED) :        -1.289ns  (required time - arrival time)
  Source:                 nolabel_line115/oddr_tclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_d1_inst/TCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.419ns (20.089%)  route 1.667ns (79.911%))
  Logic Levels:           0  
  Clock Path Skew:        -1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 5.402 - 3.333 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         2.228     2.493    nolabel_line115/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line115/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line115/mod_clk_div4_oserdese_ln0
    SLICE_X113Y144       FDRE                                         r  nolabel_line115/oddr_tclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.419     4.271 r  nolabel_line115/oddr_tclk_en_clkalign_reg/Q
                         net (fo=2, routed)           1.667     5.938    nolabel_line115/oddr_tclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_d1_inst/TCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.946    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841     5.402    nolabel_line115/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     5.402    
                         clock uncertainty           -0.076     5.326    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_TCE)
                                                     -0.677     4.649    nolabel_line115/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.649    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 -1.289    

Slack (VIOLATED) :        -1.248ns  (required time - arrival time)
  Source:                 nolabel_line115/oddr_hiz_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_d0_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.419ns (25.043%)  route 1.254ns (74.957%))
  Logic Levels:           0  
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 5.401 - 3.333 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         2.228     2.493    nolabel_line115/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line115/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.824     3.853    nolabel_line115/mod_clk_div4_oserdese_ln0
    SLICE_X113Y147       FDRE                                         r  nolabel_line115/oddr_hiz_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.419     4.272 r  nolabel_line115/oddr_hiz_latch_reg/Q
                         net (fo=2, routed)           1.254     5.526    nolabel_line115/oddr_hiz_latch
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_d0_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.946    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.840     5.401    nolabel_line115/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     5.401    
                         clock uncertainty           -0.076     5.325    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -1.046     4.279    nolabel_line115/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.279    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                 -1.248    

Slack (VIOLATED) :        -1.247ns  (required time - arrival time)
  Source:                 nolabel_line115/oddr_hiz_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_d1_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.419ns (25.043%)  route 1.254ns (74.957%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 5.402 - 3.333 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         2.228     2.493    nolabel_line115/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line115/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.824     3.853    nolabel_line115/mod_clk_div4_oserdese_ln0
    SLICE_X113Y147       FDRE                                         r  nolabel_line115/oddr_hiz_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.419     4.272 r  nolabel_line115/oddr_hiz_latch_reg/Q
                         net (fo=2, routed)           1.254     5.526    nolabel_line115/oddr_hiz_latch
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_d1_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.946    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841     5.402    nolabel_line115/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     5.402    
                         clock uncertainty           -0.076     5.326    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -1.046     4.280    nolabel_line115/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.280    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                 -1.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mipi_wct_short_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/wct_latch_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.719     0.789    clk_mipi_ref
    SLICE_X109Y146       FDRE                                         r  mipi_wct_short_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y146       FDRE (Prop_fdre_C_Q)         0.141     0.930 r  mipi_wct_short_reg[5]/Q
                         net (fo=1, routed)           0.110     1.040    nolabel_line115/wct_latch_reg[15]_0[5]
    SLICE_X109Y145       FDRE                                         r  nolabel_line115/wct_latch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.993     1.070    nolabel_line115/clk_mipi_ref
    SLICE_X109Y145       FDRE                                         r  nolabel_line115/wct_latch_reg[5]/C
                         clock pessimism             -0.265     0.805    
    SLICE_X109Y145       FDRE (Hold_fdre_C_D)         0.072     0.877    nolabel_line115/wct_latch_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mipi_wct_short_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/wct_latch_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.719     0.789    clk_mipi_ref
    SLICE_X109Y146       FDRE                                         r  mipi_wct_short_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y146       FDRE (Prop_fdre_C_Q)         0.141     0.930 r  mipi_wct_short_reg[4]/Q
                         net (fo=1, routed)           0.110     1.040    nolabel_line115/wct_latch_reg[15]_0[4]
    SLICE_X109Y145       FDRE                                         r  nolabel_line115/wct_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.993     1.070    nolabel_line115/clk_mipi_ref
    SLICE_X109Y145       FDRE                                         r  nolabel_line115/wct_latch_reg[4]/C
                         clock pessimism             -0.265     0.805    
    SLICE_X109Y145       FDRE (Hold_fdre_C_D)         0.070     0.875    nolabel_line115/wct_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mem_test_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.720     0.790    clk_mipi_ref
    SLICE_X112Y146       FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDRE (Prop_fdre_C_Q)         0.164     0.954 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.021    counter_reg[2]
    SLICE_X112Y146       FDRE                                         r  mem_test_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.996     1.073    clk_mipi_ref
    SLICE_X112Y146       FDRE                                         r  mem_test_data_reg[2]/C
                         clock pessimism             -0.283     0.790    
    SLICE_X112Y146       FDRE (Hold_fdre_C_D)         0.064     0.854    mem_test_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mem_test_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.720     0.790    clk_mipi_ref
    SLICE_X112Y146       FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDRE (Prop_fdre_C_Q)         0.164     0.954 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.067     1.021    counter_reg[3]
    SLICE_X112Y146       FDRE                                         r  mem_test_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.996     1.073    clk_mipi_ref
    SLICE_X112Y146       FDRE                                         r  mem_test_data_reg[3]/C
                         clock pessimism             -0.283     0.790    
    SLICE_X112Y146       FDRE (Hold_fdre_C_D)         0.064     0.854    mem_test_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mem_test_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.721     0.791    clk_mipi_ref
    SLICE_X112Y147       FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDRE (Prop_fdre_C_Q)         0.164     0.955 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.067     1.022    counter_reg[6]
    SLICE_X112Y147       FDRE                                         r  mem_test_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.997     1.074    clk_mipi_ref
    SLICE_X112Y147       FDRE                                         r  mem_test_data_reg[6]/C
                         clock pessimism             -0.283     0.791    
    SLICE_X112Y147       FDRE (Hold_fdre_C_D)         0.064     0.855    mem_test_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mipi_wct_short_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.855%)  route 0.064ns (28.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.719     0.789    clk_mipi_ref
    SLICE_X108Y146       FDRE                                         r  frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.164     0.953 r  frame_reg[5]/Q
                         net (fo=2, routed)           0.064     1.017    frame_reg[5]
    SLICE_X109Y146       FDRE                                         r  mipi_wct_short_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.993     1.070    clk_mipi_ref
    SLICE_X109Y146       FDRE                                         r  mipi_wct_short_reg[5]/C
                         clock pessimism             -0.268     0.802    
    SLICE_X109Y146       FDRE (Hold_fdre_C_D)         0.047     0.849    mipi_wct_short_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mem_test_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.720     0.790    clk_mipi_ref
    SLICE_X112Y146       FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDRE (Prop_fdre_C_Q)         0.164     0.954 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.067     1.021    counter_reg[0]
    SLICE_X112Y146       FDRE                                         r  mem_test_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.996     1.073    clk_mipi_ref
    SLICE_X112Y146       FDRE                                         r  mem_test_data_reg[0]/C
                         clock pessimism             -0.283     0.790    
    SLICE_X112Y146       FDRE (Hold_fdre_C_D)         0.060     0.850    mem_test_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mipi_dt_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/dt_id_latch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.719     0.789    clk_mipi_ref
    SLICE_X109Y144       FDRE                                         r  mipi_dt_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y144       FDRE (Prop_fdre_C_Q)         0.141     0.930 r  mipi_dt_id_reg[1]/Q
                         net (fo=2, routed)           0.123     1.053    nolabel_line115/D[1]
    SLICE_X109Y145       FDRE                                         r  nolabel_line115/dt_id_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.993     1.070    nolabel_line115/clk_mipi_ref
    SLICE_X109Y145       FDRE                                         r  nolabel_line115/dt_id_latch_reg[1]/C
                         clock pessimism             -0.265     0.805    
    SLICE_X109Y145       FDRE (Hold_fdre_C_D)         0.075     0.880    nolabel_line115/dt_id_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mipi_wct_short_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/wct_latch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.720     0.790    clk_mipi_ref
    SLICE_X108Y149       FDRE                                         r  mipi_wct_short_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y149       FDRE (Prop_fdre_C_Q)         0.148     0.938 r  mipi_wct_short_reg[1]/Q
                         net (fo=1, routed)           0.059     0.998    nolabel_line115/wct_latch_reg[15]_0[1]
    SLICE_X109Y149       FDRE                                         r  nolabel_line115/wct_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.994     1.071    nolabel_line115/clk_mipi_ref
    SLICE_X109Y149       FDRE                                         r  nolabel_line115/wct_latch_reg[1]/C
                         clock pessimism             -0.268     0.803    
    SLICE_X109Y149       FDRE (Hold_fdre_C_D)         0.018     0.821    nolabel_line115/wct_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mem_test_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.720     0.790    clk_mipi_ref
    SLICE_X112Y146       FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDRE (Prop_fdre_C_Q)         0.164     0.954 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.067     1.021    counter_reg[1]
    SLICE_X112Y146       FDRE                                         r  mem_test_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.996     1.073    clk_mipi_ref
    SLICE_X112Y146       FDRE                                         r  mem_test_data_reg[1]/C
                         clock pessimism             -0.283     0.790    
    SLICE_X112Y146       FDRE (Hold_fdre_C_D)         0.053     0.843    mem_test_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_0_clk_wiz_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { nolabel_line46/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         3.333       0.160      BUFR_X1Y11       nolabel_line115/BUFR_mipi_clkdiv_ln0/I
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         3.333       1.178      BUFGCTRL_X0Y1    nolabel_line115/BUFGCE_mipi_oserderse_clk/I0
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         3.333       1.178      BUFGCTRL_X0Y15   nolabel_line115/bufgce_mipi_clkdiv/I0
Min Period        n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y0    nolabel_line46/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         3.333       1.666      OLOGIC_X1Y146    nolabel_line115/OSERDESE2_lane_d0_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         3.333       1.666      OLOGIC_X1Y146    nolabel_line115/OSERDESE2_lane_d0_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         3.333       1.666      OLOGIC_X1Y148    nolabel_line115/OSERDESE2_lane_d1_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         3.333       1.666      OLOGIC_X1Y148    nolabel_line115/OSERDESE2_lane_d1_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X111Y140   cam_end_idle_counter_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X112Y149   counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X112Y149   counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X112Y149   counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X112Y146   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X112Y146   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X112Y146   counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X112Y147   counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X112Y147   counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X112Y147   counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X112Y147   counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X111Y140   cam_end_idle_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X109Y141   cam_start_idle_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X107Y142   cam_start_idle_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X108Y141   cam_start_idle_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X108Y147   frame_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X108Y148   frame_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X108Y148   frame_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X108Y148   frame_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X108Y148   frame_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X108Y145   frame_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_90_clk_wiz_0
  To Clock:  clk_out1_90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_90_clk_wiz_0
Waveform(ns):       { 0.833 2.500 }
Period(ns):         3.333
Sources:            { nolabel_line46/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         3.333       1.178      BUFGCTRL_X0Y3    nolabel_line115/bufgce_mipi_clkout_div/I0
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y2    nolabel_line46/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.333       1.666      OLOGIC_X1Y114    nolabel_line115/OSERDESE2_lane_clk_inst/CLK
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         3.333       1.666      OLOGIC_X1Y114    nolabel_line115/OSERDESE2_lane_clk_inst/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line46/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    nolabel_line46/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_0_clk_wiz_0
  To Clock:  clk_out1_90_clk_wiz_0

Setup :            7  Failing Endpoints,  Worst Slack       -3.605ns,  Total Violation      -13.596ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.605ns  (required time - arrival time)
  Source:                 nolabel_line115/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.456ns (31.501%)  route 0.992ns (68.499%))
  Logic Levels:           0  
  Clock Path Skew:        -1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         2.228     2.493    nolabel_line115/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line115/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.805     3.834    nolabel_line115/mod_clk_div4_oserdese_ln0
    SLICE_X113Y126       FDRE                                         r  nolabel_line115/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.456     4.290 r  nolabel_line115/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.992     5.282    nolabel_line115/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     2.446    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line115/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line115/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line115/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.196     2.526    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     1.677    nolabel_line115/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.677    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                 -3.605    

Slack (VIOLATED) :        -2.694ns  (required time - arrival time)
  Source:                 nolabel_line115/mod_clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.715ns (48.871%)  route 0.748ns (51.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.136ns = ( 0.969 - 0.833 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           1.653     1.656    nolabel_line115/CLK
    SLICE_X53Y46         FDRE                                         r  nolabel_line115/mod_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  nolabel_line115/mod_clk_div_reg[1]/Q
                         net (fo=2, routed)           0.306     2.381    nolabel_line115/mod_clk_div[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.296     2.677 r  nolabel_line115/bufgce_mipi_clkdiv_i_1/O
                         net (fo=2, routed)           0.442     3.119    nolabel_line115/CE0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line115/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     2.446    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line115/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line115/bufgce_mipi_clkout_div/I0
                         clock pessimism             -0.174     0.795    
                         clock uncertainty           -0.196     0.599    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     0.425    nolabel_line115/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                 -2.694    

Slack (VIOLATED) :        -1.712ns  (required time - arrival time)
  Source:                 csi_lpclk_n_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.456ns (54.550%)  route 0.380ns (45.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 2.672 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  csi_lpclk_n_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 f  csi_lpclk_n_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           0.380     3.141    nolabel_line115/csi_lpclk_p_TRI
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/T1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     2.446    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     2.672    nolabel_line115/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     2.498    
                         clock uncertainty           -0.196     2.302    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     1.429    nolabel_line115/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.429    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 -1.712    

Slack (VIOLATED) :        -1.403ns  (required time - arrival time)
  Source:                 nolabel_line115/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.456ns (45.651%)  route 0.543ns (54.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line115/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line115/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line115/clkout_gen_reg/Q
                         net (fo=4, routed)           0.543     3.304    nolabel_line115/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     2.446    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line115/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line115/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line115/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.196     2.526    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625     1.901    nolabel_line115/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.901    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                 -1.403    

Slack (VIOLATED) :        -1.402ns  (required time - arrival time)
  Source:                 nolabel_line115/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.718%)  route 0.541ns (54.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line115/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line115/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line115/clkout_gen_reg/Q
                         net (fo=4, routed)           0.541     3.302    nolabel_line115/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     2.446    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line115/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line115/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line115/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.196     2.526    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     1.901    nolabel_line115/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.901    
                         arrival time                          -3.302    
  -------------------------------------------------------------------
                         slack                                 -1.402    

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 nolabel_line115/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.456ns (46.242%)  route 0.530ns (53.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line115/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line115/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line115/clkout_gen_reg/Q
                         net (fo=4, routed)           0.530     3.291    nolabel_line115/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     2.446    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line115/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line115/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line115/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.196     2.526    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     1.901    nolabel_line115/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.901    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                 -1.390    

Slack (VIOLATED) :        -1.389ns  (required time - arrival time)
  Source:                 nolabel_line115/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.456ns (46.307%)  route 0.529ns (53.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line115/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line115/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line115/clkout_gen_reg/Q
                         net (fo=4, routed)           0.529     3.290    nolabel_line115/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     2.446    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line115/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line115/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line115/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.196     2.526    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     1.901    nolabel_line115/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.901    
                         arrival time                          -3.290    
  -------------------------------------------------------------------
                         slack                                 -1.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.354ns  (arrival time - required time)
  Source:                 nolabel_line115/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.686%)  route 0.254ns (64.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     3.930    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     4.107    nolabel_line115/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line115/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line115/clkout_gen_reg/Q
                         net (fo=4, routed)           0.254     4.503    nolabel_line115/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     1.697    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line115/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line115/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line115/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.196     2.130    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.149    nolabel_line115/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           4.503    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.357ns  (arrival time - required time)
  Source:                 nolabel_line115/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.362%)  route 0.258ns (64.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     3.930    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     4.107    nolabel_line115/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line115/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line115/clkout_gen_reg/Q
                         net (fo=4, routed)           0.258     4.506    nolabel_line115/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     1.697    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line115/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line115/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line115/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.196     2.130    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.149    nolabel_line115/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.369ns  (arrival time - required time)
  Source:                 nolabel_line115/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.355%)  route 0.269ns (65.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     3.930    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     4.107    nolabel_line115/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line115/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line115/clkout_gen_reg/Q
                         net (fo=4, routed)           0.269     4.518    nolabel_line115/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     1.697    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line115/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line115/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line115/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.196     2.130    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.149    nolabel_line115/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           4.518    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.374ns  (arrival time - required time)
  Source:                 nolabel_line115/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.986%)  route 0.274ns (66.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     3.930    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     4.107    nolabel_line115/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line115/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line115/clkout_gen_reg/Q
                         net (fo=4, routed)           0.274     4.522    nolabel_line115/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     1.697    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line115/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line115/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line115/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.196     2.130    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.149    nolabel_line115/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           4.522    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.407ns  (arrival time - required time)
  Source:                 nolabel_line115/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.245%)  route 0.441ns (75.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    1.181ns = ( 4.514 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     3.930    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     3.377    nolabel_line115/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.403 r  nolabel_line115/bufgce_mipi_clkdiv/O
                         net (fo=281, routed)         0.768     4.171    nolabel_line115/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092     4.263 r  nolabel_line115/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.251     4.514    nolabel_line115/mod_clk_div4_oserdese_ln0
    SLICE_X113Y126       FDRE                                         r  nolabel_line115/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141     4.655 r  nolabel_line115/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.441     5.096    nolabel_line115/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     1.697    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line115/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line115/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line115/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.196     2.130    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.689    nolabel_line115/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           5.096    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 csi_lpclk_n_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.848%)  route 0.196ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 1.821 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     3.930    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line115/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line115/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     4.107    mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  csi_lpclk_n_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     4.248 f  csi_lpclk_n_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           0.196     4.444    nolabel_line115/csi_lpclk_p_TRI
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/T1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     1.697    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     1.821    nolabel_line115/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line115/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     1.871    
                         clock uncertainty            0.196     2.068    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.113     1.955    nolabel_line115/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             3.122ns  (arrival time - required time)
  Source:                 nolabel_line115/mod_clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line115/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.843%)  route 0.319ns (63.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns = ( 0.868 - 0.833 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 3.891 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     3.930    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.556     3.891    nolabel_line115/CLK
    SLICE_X53Y46         FDRE                                         r  nolabel_line115/mod_clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     4.032 r  nolabel_line115/mod_clk_div_reg[0]/Q
                         net (fo=3, routed)           0.137     4.169    nolabel_line115/mod_clk_div[0]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.214 r  nolabel_line115/bufgce_mipi_clkdiv_i_1/O
                         net (fo=2, routed)           0.182     4.396    nolabel_line115/CE0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line115/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     1.697    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line115/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line115/bufgce_mipi_clkout_div/I0
                         clock pessimism              0.050     0.918    
                         clock uncertainty            0.196     1.115    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.274    nolabel_line115/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           4.396    
  -------------------------------------------------------------------
                         slack                                  3.122    





