# riscv-democore
My scratch implementation of a pipelined RV32I processor, for fun and practice. All SystemVerilog is synthesizable - I've tested on an ARTY S7-50 with Vivado, but everything here should work with Intel/Lattice FPGAs and toolchains as well.
