
COMPONENT reg
PORT(
  Ck: IN STD_LOGIC;
  CE : IN STD_LOGIC;
  Rst : IN STD_LOGIC;
  x : IN  INTEGER RANGE -32768 TO 32767;
  z : OUT  INTEGER RANGE -32768 TO 32767
);
END COMPONENT;

