$date
	Sun Oct 23 01:42:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#785127
b1101 !
1"
#785130
b1101 &
b1101 %
1$
#785131
0"
#785134
b101000 &
b101000 %
#785138
b10100 &
b10100 %
#785142
b1010 &
b1010 %
#785146
b101 &
b101 %
#785150
b10000 &
b10000 %
#785154
b1000 &
b1000 %
#785158
b100 &
b100 %
#785162
b10 &
b10 %
#785166
b1 &
1#
b1 %
#785170
b0 &
b0 %
0#
0$
#1874590
b10 &
b10 %
1$
b10 !
1"
#1874591
0"
#1874594
b1 &
b1 %
1#
#1874598
b0 &
0#
b0 %
0$
#2817693
b110 !
1"
#2817694
b110 &
b110 %
1$
#2817695
0"
#2817698
b11 &
b11 %
#2817702
b1010 &
b1010 %
#2817706
b101 &
b101 %
#2817710
b10000 &
b10000 %
#2817714
b1000 &
b1000 %
#2817718
b100 &
b100 %
#2817722
b10 &
b10 %
#2817726
b1 &
1#
b1 %
#2817730
b0 &
b0 %
0#
0$
#4500012
