// This code snippet creates a counter circuit using a for loop and conditional statements

module counter(
  input clk, // input clock
  input rst, // reset input
  output reg [3:0] count // 4-bit output count
  );

  reg [3:0] temp; // temporary register to store current count value
  
  always @ (posedge clk) begin // synchronous always block triggered on positive edge of clock
    if (rst) // if reset is high, reset count and temp to 0
      begin
        temp <= 4'b0000; 
        count <= 4'b0000;
      end
    else // else, use a for loop to increment count from 0 to 15
      begin
        for (i = 0; i <= 15; i = i + 1) // for loop with i as loop variable
          if (temp == i) // if temp is equal to current loop index i, increment count by 1
            count <= count + 1;
      end
  end

endmodule