
Noyau_temps_reel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005710  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  080058f0  080058f0  000068f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a7c  08005a7c  00007070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005a7c  08005a7c  00006a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a84  08005a84  00007070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a84  08005a84  00006a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005a88  08005a88  00006a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08005a8c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000051d4  20000070  08005afc  00007070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005244  08005afc  00007244  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018cc3  00000000  00000000  000070a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003aae  00000000  00000000  0001fd63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001688  00000000  00000000  00023818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000116a  00000000  00000000  00024ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000215d9  00000000  00000000  0002600a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a050  00000000  00000000  000475e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0841  00000000  00000000  00061633  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00131e74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063dc  00000000  00000000  00131eb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00138294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	080058d8 	.word	0x080058d8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	080058d8 	.word	0x080058d8

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800054c:	b5b0      	push	{r4, r5, r7, lr}
 800054e:	b086      	sub	sp, #24
 8000550:	af00      	add	r7, sp, #0
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

	queueTimer = xQueueCreate(10, sizeof(uint32_t));
 8000552:	2200      	movs	r2, #0
 8000554:	2104      	movs	r1, #4
 8000556:	200a      	movs	r0, #10
 8000558:	f003 fa2c 	bl	80039b4 <xQueueGenericCreate>
 800055c:	4603      	mov	r3, r0
 800055e:	4a0a      	ldr	r2, [pc, #40]	@ (8000588 <MX_FREERTOS_Init+0x3c>)
 8000560:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000562:	4b0a      	ldr	r3, [pc, #40]	@ (800058c <MX_FREERTOS_Init+0x40>)
 8000564:	1d3c      	adds	r4, r7, #4
 8000566:	461d      	mov	r5, r3
 8000568:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800056a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800056c:	682b      	ldr	r3, [r5, #0]
 800056e:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000570:	1d3b      	adds	r3, r7, #4
 8000572:	2100      	movs	r1, #0
 8000574:	4618      	mov	r0, r3
 8000576:	f003 f8c4 	bl	8003702 <osThreadCreate>
 800057a:	4603      	mov	r3, r0
 800057c:	4a04      	ldr	r2, [pc, #16]	@ (8000590 <MX_FREERTOS_Init+0x44>)
 800057e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000580:	bf00      	nop
 8000582:	3718      	adds	r7, #24
 8000584:	46bd      	mov	sp, r7
 8000586:	bdb0      	pop	{r4, r5, r7, pc}
 8000588:	20000090 	.word	0x20000090
 800058c:	080058fc 	.word	0x080058fc
 8000590:	2000008c 	.word	0x2000008c

08000594 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800059c:	2001      	movs	r0, #1
 800059e:	f003 f8d7 	bl	8003750 <osDelay>
 80005a2:	e7fb      	b.n	800059c <StartDefaultTask+0x8>

080005a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b08a      	sub	sp, #40	@ 0x28
 80005a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005aa:	f107 0314 	add.w	r3, r7, #20
 80005ae:	2200      	movs	r2, #0
 80005b0:	601a      	str	r2, [r3, #0]
 80005b2:	605a      	str	r2, [r3, #4]
 80005b4:	609a      	str	r2, [r3, #8]
 80005b6:	60da      	str	r2, [r3, #12]
 80005b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ba:	4b2b      	ldr	r3, [pc, #172]	@ (8000668 <MX_GPIO_Init+0xc4>)
 80005bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005be:	4a2a      	ldr	r2, [pc, #168]	@ (8000668 <MX_GPIO_Init+0xc4>)
 80005c0:	f043 0304 	orr.w	r3, r3, #4
 80005c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005c6:	4b28      	ldr	r3, [pc, #160]	@ (8000668 <MX_GPIO_Init+0xc4>)
 80005c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ca:	f003 0304 	and.w	r3, r3, #4
 80005ce:	613b      	str	r3, [r7, #16]
 80005d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005d2:	4b25      	ldr	r3, [pc, #148]	@ (8000668 <MX_GPIO_Init+0xc4>)
 80005d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005d6:	4a24      	ldr	r2, [pc, #144]	@ (8000668 <MX_GPIO_Init+0xc4>)
 80005d8:	f043 0320 	orr.w	r3, r3, #32
 80005dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005de:	4b22      	ldr	r3, [pc, #136]	@ (8000668 <MX_GPIO_Init+0xc4>)
 80005e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e2:	f003 0320 	and.w	r3, r3, #32
 80005e6:	60fb      	str	r3, [r7, #12]
 80005e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000668 <MX_GPIO_Init+0xc4>)
 80005ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ee:	4a1e      	ldr	r2, [pc, #120]	@ (8000668 <MX_GPIO_Init+0xc4>)
 80005f0:	f043 0301 	orr.w	r3, r3, #1
 80005f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000668 <MX_GPIO_Init+0xc4>)
 80005f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005fa:	f003 0301 	and.w	r3, r3, #1
 80005fe:	60bb      	str	r3, [r7, #8]
 8000600:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000602:	4b19      	ldr	r3, [pc, #100]	@ (8000668 <MX_GPIO_Init+0xc4>)
 8000604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000606:	4a18      	ldr	r2, [pc, #96]	@ (8000668 <MX_GPIO_Init+0xc4>)
 8000608:	f043 0302 	orr.w	r3, r3, #2
 800060c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800060e:	4b16      	ldr	r3, [pc, #88]	@ (8000668 <MX_GPIO_Init+0xc4>)
 8000610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000612:	f003 0302 	and.w	r3, r3, #2
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800061a:	2200      	movs	r2, #0
 800061c:	2120      	movs	r1, #32
 800061e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000622:	f000 fe27 	bl	8001274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000626:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800062a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800062c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000630:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000632:	2300      	movs	r3, #0
 8000634:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000636:	f107 0314 	add.w	r3, r7, #20
 800063a:	4619      	mov	r1, r3
 800063c:	480b      	ldr	r0, [pc, #44]	@ (800066c <MX_GPIO_Init+0xc8>)
 800063e:	f000 fc97 	bl	8000f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000642:	2320      	movs	r3, #32
 8000644:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000646:	2301      	movs	r3, #1
 8000648:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	2300      	movs	r3, #0
 800064c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064e:	2300      	movs	r3, #0
 8000650:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	4619      	mov	r1, r3
 8000658:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800065c:	f000 fc88 	bl	8000f70 <HAL_GPIO_Init>

}
 8000660:	bf00      	nop
 8000662:	3728      	adds	r7, #40	@ 0x28
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	40021000 	.word	0x40021000
 800066c:	48000800 	.word	0x48000800

08000670 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000674:	f3bf 8f4f 	dsb	sy
}
 8000678:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800067a:	4b06      	ldr	r3, [pc, #24]	@ (8000694 <__NVIC_SystemReset+0x24>)
 800067c:	68db      	ldr	r3, [r3, #12]
 800067e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000682:	4904      	ldr	r1, [pc, #16]	@ (8000694 <__NVIC_SystemReset+0x24>)
 8000684:	4b04      	ldr	r3, [pc, #16]	@ (8000698 <__NVIC_SystemReset+0x28>)
 8000686:	4313      	orrs	r3, r2
 8000688:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800068a:	f3bf 8f4f 	dsb	sy
}
 800068e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000690:	bf00      	nop
 8000692:	e7fd      	b.n	8000690 <__NVIC_SystemReset+0x20>
 8000694:	e000ed00 	.word	0xe000ed00
 8000698:	05fa0004 	.word	0x05fa0004

0800069c <__io_putchar>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
TaskHandle_t TaskTakeHandle;
TaskHandle_t TaskGiveHandle;

int __io_putchar(int ch) {
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80006a4:	1d39      	adds	r1, r7, #4
 80006a6:	f04f 33ff 	mov.w	r3, #4294967295
 80006aa:	2201      	movs	r2, #1
 80006ac:	4803      	ldr	r0, [pc, #12]	@ (80006bc <__io_putchar+0x20>)
 80006ae:	f002 f98d 	bl	80029cc <HAL_UART_Transmit>
	return ch;
 80006b2:	687b      	ldr	r3, [r7, #4]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3708      	adds	r7, #8
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	200000ec 	.word	0x200000ec

080006c0 <task_led>:

void task_led(void * unused)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80006c8:	2120      	movs	r1, #32
 80006ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006ce:	f000 fde9 	bl	80012a4 <HAL_GPIO_TogglePin>
		vTaskDelay(100);
 80006d2:	2064      	movs	r0, #100	@ 0x64
 80006d4:	f003 fb10 	bl	8003cf8 <vTaskDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80006d8:	bf00      	nop
 80006da:	e7f5      	b.n	80006c8 <task_led+0x8>

080006dc <taskGive>:
	}
}

void taskGive(void * unused)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
	uint8_t chr;
    static uint32_t delay = 100;

	for(;;)
	{
		printf("Task GIVE : je vais envoyer une notifiction \r\n");
 80006e4:	480d      	ldr	r0, [pc, #52]	@ (800071c <taskGive+0x40>)
 80006e6:	f004 fd05 	bl	80050f4 <puts>
        xTaskNotifyGive(TaskTakeHandle);
 80006ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <taskGive+0x44>)
 80006ec:	6818      	ldr	r0, [r3, #0]
 80006ee:	2300      	movs	r3, #0
 80006f0:	2202      	movs	r2, #2
 80006f2:	2100      	movs	r1, #0
 80006f4:	f003 febe 	bl	8004474 <xTaskGenericNotify>
        printf("Task GIVE : je viens d'envoyer une notification \r\n");
 80006f8:	480a      	ldr	r0, [pc, #40]	@ (8000724 <taskGive+0x48>)
 80006fa:	f004 fcfb 	bl	80050f4 <puts>
		vTaskDelay(pdMS_TO_TICKS(delay));
 80006fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000728 <taskGive+0x4c>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000706:	fb02 f303 	mul.w	r3, r2, r3
 800070a:	4a08      	ldr	r2, [pc, #32]	@ (800072c <taskGive+0x50>)
 800070c:	fba2 2303 	umull	r2, r3, r2, r3
 8000710:	099b      	lsrs	r3, r3, #6
 8000712:	4618      	mov	r0, r3
 8000714:	f003 faf0 	bl	8003cf8 <vTaskDelay>
		printf("Task GIVE : je vais envoyer une notifiction \r\n");
 8000718:	bf00      	nop
 800071a:	e7e3      	b.n	80006e4 <taskGive+0x8>
 800071c:	08005910 	.word	0x08005910
 8000720:	20000094 	.word	0x20000094
 8000724:	08005940 	.word	0x08005940
 8000728:	20000000 	.word	0x20000000
 800072c:	10624dd3 	.word	0x10624dd3

08000730 <taskTake>:
	}
}

void taskTake(void * unused)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
	uint8_t chr;
	uint32_t result;
	for(;;)
	{
		printf("Task TAKE : je vais recevoir une notification \r\n");
 8000738:	480a      	ldr	r0, [pc, #40]	@ (8000764 <taskTake+0x34>)
 800073a:	f004 fcdb 	bl	80050f4 <puts>
	    result = ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(1000));
 800073e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000742:	2001      	movs	r0, #1
 8000744:	f003 fe4a 	bl	80043dc <ulTaskNotifyTake>
 8000748:	60f8      	str	r0, [r7, #12]
        if (result > 0)        {
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d003      	beq.n	8000758 <taskTake+0x28>
			printf("Task TAKE : Je viens de recevoir une notification \r\n");
 8000750:	4805      	ldr	r0, [pc, #20]	@ (8000768 <taskTake+0x38>)
 8000752:	f004 fccf 	bl	80050f4 <puts>
 8000756:	e7ef      	b.n	8000738 <taskTake+0x8>
		}
        else
        {
        	printf("Semaphore non re√ßu en moins d'une seconde \r\n");
 8000758:	4804      	ldr	r0, [pc, #16]	@ (800076c <taskTake+0x3c>)
 800075a:	f004 fccb 	bl	80050f4 <puts>
            NVIC_SystemReset();
 800075e:	f7ff ff87 	bl	8000670 <__NVIC_SystemReset>
 8000762:	bf00      	nop
 8000764:	08005974 	.word	0x08005974
 8000768:	080059a4 	.word	0x080059a4
 800076c:	080059d8 	.word	0x080059d8

08000770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000776:	f000 fae4 	bl	8000d42 <HAL_Init>

  /* USER CODE BEGIN Init */
  printf("=====HELLO WORLD===== \r\n");
 800077a:	4819      	ldr	r0, [pc, #100]	@ (80007e0 <main+0x70>)
 800077c:	f004 fcba 	bl	80050f4 <puts>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000780:	f000 f840 	bl	8000804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000784:	f7ff ff0e 	bl	80005a4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000788:	f000 fa10 	bl	8000bac <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  //ret = xTaskCreate(task_bug, "Tache 1", STACK_SIZE, (void *) TASK1_DELAY, TASK1_PRIORITY, NULL);
  //configASSERT(pdPASS == ret);
  //ret = xTaskCreate(task_bug, "Tache 2", STACK_SIZE, (void *) TASK2_DELAY, TASK2_PRIORITY, NULL);
  //configASSERT(pdPASS == ret);
  xTaskCreate(task_led,"LED",256,NULL,1,NULL);
 800078c:	2300      	movs	r3, #0
 800078e:	9301      	str	r3, [sp, #4]
 8000790:	2301      	movs	r3, #1
 8000792:	9300      	str	r3, [sp, #0]
 8000794:	2300      	movs	r3, #0
 8000796:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800079a:	4912      	ldr	r1, [pc, #72]	@ (80007e4 <main+0x74>)
 800079c:	4812      	ldr	r0, [pc, #72]	@ (80007e8 <main+0x78>)
 800079e:	f003 f95f 	bl	8003a60 <xTaskCreate>
  xTaskCreate(taskTake,"TAKE",256,NULL,3,&TaskTakeHandle);
 80007a2:	4b12      	ldr	r3, [pc, #72]	@ (80007ec <main+0x7c>)
 80007a4:	9301      	str	r3, [sp, #4]
 80007a6:	2303      	movs	r3, #3
 80007a8:	9300      	str	r3, [sp, #0]
 80007aa:	2300      	movs	r3, #0
 80007ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007b0:	490f      	ldr	r1, [pc, #60]	@ (80007f0 <main+0x80>)
 80007b2:	4810      	ldr	r0, [pc, #64]	@ (80007f4 <main+0x84>)
 80007b4:	f003 f954 	bl	8003a60 <xTaskCreate>
  xTaskCreate(taskGive,"GIVE",256,NULL,2,&TaskGiveHandle);
 80007b8:	4b0f      	ldr	r3, [pc, #60]	@ (80007f8 <main+0x88>)
 80007ba:	9301      	str	r3, [sp, #4]
 80007bc:	2302      	movs	r3, #2
 80007be:	9300      	str	r3, [sp, #0]
 80007c0:	2300      	movs	r3, #0
 80007c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007c6:	490d      	ldr	r1, [pc, #52]	@ (80007fc <main+0x8c>)
 80007c8:	480d      	ldr	r0, [pc, #52]	@ (8000800 <main+0x90>)
 80007ca:	f003 f949 	bl	8003a60 <xTaskCreate>

  vTaskStartScheduler();
 80007ce:	f003 fac9 	bl	8003d64 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80007d2:	f7ff febb 	bl	800054c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80007d6:	f002 ff8d 	bl	80036f4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007da:	bf00      	nop
 80007dc:	e7fd      	b.n	80007da <main+0x6a>
 80007de:	bf00      	nop
 80007e0:	08005a08 	.word	0x08005a08
 80007e4:	08005a20 	.word	0x08005a20
 80007e8:	080006c1 	.word	0x080006c1
 80007ec:	20000094 	.word	0x20000094
 80007f0:	08005a24 	.word	0x08005a24
 80007f4:	08000731 	.word	0x08000731
 80007f8:	20000098 	.word	0x20000098
 80007fc:	08005a2c 	.word	0x08005a2c
 8000800:	080006dd 	.word	0x080006dd

08000804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b094      	sub	sp, #80	@ 0x50
 8000808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080a:	f107 0318 	add.w	r3, r7, #24
 800080e:	2238      	movs	r2, #56	@ 0x38
 8000810:	2100      	movs	r1, #0
 8000812:	4618      	mov	r0, r3
 8000814:	f004 fd4e 	bl	80052b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000818:	1d3b      	adds	r3, r7, #4
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
 8000824:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000826:	2000      	movs	r0, #0
 8000828:	f000 fd56 	bl	80012d8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800082c:	2301      	movs	r3, #1
 800082e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000830:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000834:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000836:	2302      	movs	r3, #2
 8000838:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800083a:	2303      	movs	r3, #3
 800083c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800083e:	2306      	movs	r3, #6
 8000840:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000842:	2355      	movs	r3, #85	@ 0x55
 8000844:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000846:	2302      	movs	r3, #2
 8000848:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800084a:	2302      	movs	r3, #2
 800084c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800084e:	2302      	movs	r3, #2
 8000850:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000852:	f107 0318 	add.w	r3, r7, #24
 8000856:	4618      	mov	r0, r3
 8000858:	f000 fdf2 	bl	8001440 <HAL_RCC_OscConfig>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000862:	f000 f82b 	bl	80008bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000866:	230f      	movs	r3, #15
 8000868:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800086a:	2303      	movs	r3, #3
 800086c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800086e:	2300      	movs	r3, #0
 8000870:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000876:	2300      	movs	r3, #0
 8000878:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800087a:	1d3b      	adds	r3, r7, #4
 800087c:	2104      	movs	r1, #4
 800087e:	4618      	mov	r0, r3
 8000880:	f001 f8f0 	bl	8001a64 <HAL_RCC_ClockConfig>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800088a:	f000 f817 	bl	80008bc <Error_Handler>
  }
}
 800088e:	bf00      	nop
 8000890:	3750      	adds	r7, #80	@ 0x50
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
	...

08000898 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a04      	ldr	r2, [pc, #16]	@ (80008b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d101      	bne.n	80008ae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80008aa:	f000 fa63 	bl	8000d74 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40012c00 	.word	0x40012c00

080008bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80008c0:	b672      	cpsid	i
}
 80008c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <Error_Handler+0x8>

080008c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ce:	4b12      	ldr	r3, [pc, #72]	@ (8000918 <HAL_MspInit+0x50>)
 80008d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008d2:	4a11      	ldr	r2, [pc, #68]	@ (8000918 <HAL_MspInit+0x50>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80008da:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <HAL_MspInit+0x50>)
 80008dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <HAL_MspInit+0x50>)
 80008e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ea:	4a0b      	ldr	r2, [pc, #44]	@ (8000918 <HAL_MspInit+0x50>)
 80008ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <HAL_MspInit+0x50>)
 80008f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008fa:	603b      	str	r3, [r7, #0]
 80008fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008fe:	2200      	movs	r2, #0
 8000900:	210f      	movs	r1, #15
 8000902:	f06f 0001 	mvn.w	r0, #1
 8000906:	f000 fb0b 	bl	8000f20 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800090a:	f000 fd89 	bl	8001420 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40021000 	.word	0x40021000

0800091c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b08c      	sub	sp, #48	@ 0x30
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000924:	2300      	movs	r3, #0
 8000926:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800092c:	4b2c      	ldr	r3, [pc, #176]	@ (80009e0 <HAL_InitTick+0xc4>)
 800092e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000930:	4a2b      	ldr	r2, [pc, #172]	@ (80009e0 <HAL_InitTick+0xc4>)
 8000932:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000936:	6613      	str	r3, [r2, #96]	@ 0x60
 8000938:	4b29      	ldr	r3, [pc, #164]	@ (80009e0 <HAL_InitTick+0xc4>)
 800093a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800093c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000940:	60bb      	str	r3, [r7, #8]
 8000942:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000944:	f107 020c 	add.w	r2, r7, #12
 8000948:	f107 0310 	add.w	r3, r7, #16
 800094c:	4611      	mov	r1, r2
 800094e:	4618      	mov	r0, r3
 8000950:	f001 fa5e 	bl	8001e10 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000954:	f001 fa46 	bl	8001de4 <HAL_RCC_GetPCLK2Freq>
 8000958:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800095a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800095c:	4a21      	ldr	r2, [pc, #132]	@ (80009e4 <HAL_InitTick+0xc8>)
 800095e:	fba2 2303 	umull	r2, r3, r2, r3
 8000962:	0c9b      	lsrs	r3, r3, #18
 8000964:	3b01      	subs	r3, #1
 8000966:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000968:	4b1f      	ldr	r3, [pc, #124]	@ (80009e8 <HAL_InitTick+0xcc>)
 800096a:	4a20      	ldr	r2, [pc, #128]	@ (80009ec <HAL_InitTick+0xd0>)
 800096c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800096e:	4b1e      	ldr	r3, [pc, #120]	@ (80009e8 <HAL_InitTick+0xcc>)
 8000970:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000974:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000976:	4a1c      	ldr	r2, [pc, #112]	@ (80009e8 <HAL_InitTick+0xcc>)
 8000978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800097a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800097c:	4b1a      	ldr	r3, [pc, #104]	@ (80009e8 <HAL_InitTick+0xcc>)
 800097e:	2200      	movs	r2, #0
 8000980:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000982:	4b19      	ldr	r3, [pc, #100]	@ (80009e8 <HAL_InitTick+0xcc>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8000988:	4817      	ldr	r0, [pc, #92]	@ (80009e8 <HAL_InitTick+0xcc>)
 800098a:	f001 fca9 	bl	80022e0 <HAL_TIM_Base_Init>
 800098e:	4603      	mov	r3, r0
 8000990:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000994:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000998:	2b00      	cmp	r3, #0
 800099a:	d11b      	bne.n	80009d4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800099c:	4812      	ldr	r0, [pc, #72]	@ (80009e8 <HAL_InitTick+0xcc>)
 800099e:	f001 fd01 	bl	80023a4 <HAL_TIM_Base_Start_IT>
 80009a2:	4603      	mov	r3, r0
 80009a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80009a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d111      	bne.n	80009d4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80009b0:	2019      	movs	r0, #25
 80009b2:	f000 facf 	bl	8000f54 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2b0f      	cmp	r3, #15
 80009ba:	d808      	bhi.n	80009ce <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80009bc:	2200      	movs	r2, #0
 80009be:	6879      	ldr	r1, [r7, #4]
 80009c0:	2019      	movs	r0, #25
 80009c2:	f000 faad 	bl	8000f20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009c6:	4a0a      	ldr	r2, [pc, #40]	@ (80009f0 <HAL_InitTick+0xd4>)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	6013      	str	r3, [r2, #0]
 80009cc:	e002      	b.n	80009d4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80009ce:	2301      	movs	r3, #1
 80009d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80009d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3730      	adds	r7, #48	@ 0x30
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40021000 	.word	0x40021000
 80009e4:	431bde83 	.word	0x431bde83
 80009e8:	2000009c 	.word	0x2000009c
 80009ec:	40012c00 	.word	0x40012c00
 80009f0:	20000008 	.word	0x20000008

080009f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009f8:	bf00      	nop
 80009fa:	e7fd      	b.n	80009f8 <NMI_Handler+0x4>

080009fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a00:	bf00      	nop
 8000a02:	e7fd      	b.n	8000a00 <HardFault_Handler+0x4>

08000a04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <MemManage_Handler+0x4>

08000a0c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a10:	bf00      	nop
 8000a12:	e7fd      	b.n	8000a10 <BusFault_Handler+0x4>

08000a14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <UsageFault_Handler+0x4>

08000a1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
	...

08000a2c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a30:	4802      	ldr	r0, [pc, #8]	@ (8000a3c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000a32:	f001 fd21 	bl	8002478 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	2000009c 	.word	0x2000009c

08000a40 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	60b9      	str	r1, [r7, #8]
 8000a4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	617b      	str	r3, [r7, #20]
 8000a50:	e00a      	b.n	8000a68 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a52:	f3af 8000 	nop.w
 8000a56:	4601      	mov	r1, r0
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	1c5a      	adds	r2, r3, #1
 8000a5c:	60ba      	str	r2, [r7, #8]
 8000a5e:	b2ca      	uxtb	r2, r1
 8000a60:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	3301      	adds	r3, #1
 8000a66:	617b      	str	r3, [r7, #20]
 8000a68:	697a      	ldr	r2, [r7, #20]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	dbf0      	blt.n	8000a52 <_read+0x12>
  }

  return len;
 8000a70:	687b      	ldr	r3, [r7, #4]
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3718      	adds	r7, #24
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b086      	sub	sp, #24
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	60f8      	str	r0, [r7, #12]
 8000a82:	60b9      	str	r1, [r7, #8]
 8000a84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a86:	2300      	movs	r3, #0
 8000a88:	617b      	str	r3, [r7, #20]
 8000a8a:	e009      	b.n	8000aa0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	1c5a      	adds	r2, r3, #1
 8000a90:	60ba      	str	r2, [r7, #8]
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff fe01 	bl	800069c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	617b      	str	r3, [r7, #20]
 8000aa0:	697a      	ldr	r2, [r7, #20]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	dbf1      	blt.n	8000a8c <_write+0x12>
  }
  return len;
 8000aa8:	687b      	ldr	r3, [r7, #4]
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3718      	adds	r7, #24
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}

08000ab2 <_close>:

int _close(int file)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	b083      	sub	sp, #12
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	370c      	adds	r7, #12
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr

08000aca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000aca:	b480      	push	{r7}
 8000acc:	b083      	sub	sp, #12
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
 8000ad2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ada:	605a      	str	r2, [r3, #4]
  return 0;
 8000adc:	2300      	movs	r3, #0
}
 8000ade:	4618      	mov	r0, r3
 8000ae0:	370c      	adds	r7, #12
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr

08000aea <_isatty>:

int _isatty(int file)
{
 8000aea:	b480      	push	{r7}
 8000aec:	b083      	sub	sp, #12
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000af2:	2301      	movs	r3, #1
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	370c      	adds	r7, #12
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr

08000b00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60f8      	str	r0, [r7, #12]
 8000b08:	60b9      	str	r1, [r7, #8]
 8000b0a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b0c:	2300      	movs	r3, #0
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3714      	adds	r7, #20
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
	...

08000b1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b086      	sub	sp, #24
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b24:	4a14      	ldr	r2, [pc, #80]	@ (8000b78 <_sbrk+0x5c>)
 8000b26:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <_sbrk+0x60>)
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b30:	4b13      	ldr	r3, [pc, #76]	@ (8000b80 <_sbrk+0x64>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d102      	bne.n	8000b3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b38:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <_sbrk+0x64>)
 8000b3a:	4a12      	ldr	r2, [pc, #72]	@ (8000b84 <_sbrk+0x68>)
 8000b3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b3e:	4b10      	ldr	r3, [pc, #64]	@ (8000b80 <_sbrk+0x64>)
 8000b40:	681a      	ldr	r2, [r3, #0]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4413      	add	r3, r2
 8000b46:	693a      	ldr	r2, [r7, #16]
 8000b48:	429a      	cmp	r2, r3
 8000b4a:	d207      	bcs.n	8000b5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b4c:	f004 fc5e 	bl	800540c <__errno>
 8000b50:	4603      	mov	r3, r0
 8000b52:	220c      	movs	r2, #12
 8000b54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b56:	f04f 33ff 	mov.w	r3, #4294967295
 8000b5a:	e009      	b.n	8000b70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b5c:	4b08      	ldr	r3, [pc, #32]	@ (8000b80 <_sbrk+0x64>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b62:	4b07      	ldr	r3, [pc, #28]	@ (8000b80 <_sbrk+0x64>)
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4413      	add	r3, r2
 8000b6a:	4a05      	ldr	r2, [pc, #20]	@ (8000b80 <_sbrk+0x64>)
 8000b6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b6e:	68fb      	ldr	r3, [r7, #12]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3718      	adds	r7, #24
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20008000 	.word	0x20008000
 8000b7c:	00000400 	.word	0x00000400
 8000b80:	200000e8 	.word	0x200000e8
 8000b84:	20005248 	.word	0x20005248

08000b88 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000b8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <SystemInit+0x20>)
 8000b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b92:	4a05      	ldr	r2, [pc, #20]	@ (8000ba8 <SystemInit+0x20>)
 8000b94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	e000ed00 	.word	0xe000ed00

08000bac <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000bb0:	4b21      	ldr	r3, [pc, #132]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000bb2:	4a22      	ldr	r2, [pc, #136]	@ (8000c3c <MX_LPUART1_UART_Init+0x90>)
 8000bb4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000bb6:	4b20      	ldr	r3, [pc, #128]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000bb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bbc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000bc4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000bca:	4b1b      	ldr	r3, [pc, #108]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000bd0:	4b19      	ldr	r3, [pc, #100]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000bd2:	220c      	movs	r2, #12
 8000bd4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bd6:	4b18      	ldr	r3, [pc, #96]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bdc:	4b16      	ldr	r3, [pc, #88]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000be2:	4b15      	ldr	r3, [pc, #84]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000be8:	4b13      	ldr	r3, [pc, #76]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000bee:	4812      	ldr	r0, [pc, #72]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000bf0:	f001 fe9c 	bl	800292c <HAL_UART_Init>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000bfa:	f7ff fe5f 	bl	80008bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bfe:	2100      	movs	r1, #0
 8000c00:	480d      	ldr	r0, [pc, #52]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000c02:	f002 fc95 	bl	8003530 <HAL_UARTEx_SetTxFifoThreshold>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000c0c:	f7ff fe56 	bl	80008bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c10:	2100      	movs	r1, #0
 8000c12:	4809      	ldr	r0, [pc, #36]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000c14:	f002 fcca 	bl	80035ac <HAL_UARTEx_SetRxFifoThreshold>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000c1e:	f7ff fe4d 	bl	80008bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000c22:	4805      	ldr	r0, [pc, #20]	@ (8000c38 <MX_LPUART1_UART_Init+0x8c>)
 8000c24:	f002 fc4b 	bl	80034be <HAL_UARTEx_DisableFifoMode>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000c2e:	f7ff fe45 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000c32:	bf00      	nop
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	200000ec 	.word	0x200000ec
 8000c3c:	40008000 	.word	0x40008000

08000c40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b09a      	sub	sp, #104	@ 0x68
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c58:	f107 0310 	add.w	r3, r7, #16
 8000c5c:	2244      	movs	r2, #68	@ 0x44
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4618      	mov	r0, r3
 8000c62:	f004 fb27 	bl	80052b4 <memset>
  if(uartHandle->Instance==LPUART1)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a1f      	ldr	r2, [pc, #124]	@ (8000ce8 <HAL_UART_MspInit+0xa8>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d136      	bne.n	8000cde <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000c70:	2320      	movs	r3, #32
 8000c72:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000c74:	2300      	movs	r3, #0
 8000c76:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c78:	f107 0310 	add.w	r3, r7, #16
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f001 f93f 	bl	8001f00 <HAL_RCCEx_PeriphCLKConfig>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c88:	f7ff fe18 	bl	80008bc <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000c8c:	4b17      	ldr	r3, [pc, #92]	@ (8000cec <HAL_UART_MspInit+0xac>)
 8000c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c90:	4a16      	ldr	r2, [pc, #88]	@ (8000cec <HAL_UART_MspInit+0xac>)
 8000c92:	f043 0301 	orr.w	r3, r3, #1
 8000c96:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000c98:	4b14      	ldr	r3, [pc, #80]	@ (8000cec <HAL_UART_MspInit+0xac>)
 8000c9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c9c:	f003 0301 	and.w	r3, r3, #1
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca4:	4b11      	ldr	r3, [pc, #68]	@ (8000cec <HAL_UART_MspInit+0xac>)
 8000ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ca8:	4a10      	ldr	r2, [pc, #64]	@ (8000cec <HAL_UART_MspInit+0xac>)
 8000caa:	f043 0301 	orr.w	r3, r3, #1
 8000cae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8000cec <HAL_UART_MspInit+0xac>)
 8000cb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cb4:	f003 0301 	and.w	r3, r3, #1
 8000cb8:	60bb      	str	r3, [r7, #8]
 8000cba:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000cbc:	230c      	movs	r3, #12
 8000cbe:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000ccc:	230c      	movs	r3, #12
 8000cce:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cda:	f000 f949 	bl	8000f70 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000cde:	bf00      	nop
 8000ce0:	3768      	adds	r7, #104	@ 0x68
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40008000 	.word	0x40008000
 8000cec:	40021000 	.word	0x40021000

08000cf0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cf0:	480d      	ldr	r0, [pc, #52]	@ (8000d28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cf2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cf4:	f7ff ff48 	bl	8000b88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cf8:	480c      	ldr	r0, [pc, #48]	@ (8000d2c <LoopForever+0x6>)
  ldr r1, =_edata
 8000cfa:	490d      	ldr	r1, [pc, #52]	@ (8000d30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d34 <LoopForever+0xe>)
  movs r3, #0
 8000cfe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d00:	e002      	b.n	8000d08 <LoopCopyDataInit>

08000d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d06:	3304      	adds	r3, #4

08000d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d0c:	d3f9      	bcc.n	8000d02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d10:	4c0a      	ldr	r4, [pc, #40]	@ (8000d3c <LoopForever+0x16>)
  movs r3, #0
 8000d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d14:	e001      	b.n	8000d1a <LoopFillZerobss>

08000d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d18:	3204      	adds	r2, #4

08000d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d1c:	d3fb      	bcc.n	8000d16 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000d1e:	f004 fb7b 	bl	8005418 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d22:	f7ff fd25 	bl	8000770 <main>

08000d26 <LoopForever>:

LoopForever:
    b LoopForever
 8000d26:	e7fe      	b.n	8000d26 <LoopForever>
  ldr   r0, =_estack
 8000d28:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d30:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d34:	08005a8c 	.word	0x08005a8c
  ldr r2, =_sbss
 8000d38:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d3c:	20005244 	.word	0x20005244

08000d40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d40:	e7fe      	b.n	8000d40 <ADC1_2_IRQHandler>

08000d42 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b082      	sub	sp, #8
 8000d46:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d4c:	2003      	movs	r0, #3
 8000d4e:	f000 f8dc 	bl	8000f0a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d52:	200f      	movs	r0, #15
 8000d54:	f7ff fde2 	bl	800091c <HAL_InitTick>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d002      	beq.n	8000d64 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	71fb      	strb	r3, [r7, #7]
 8000d62:	e001      	b.n	8000d68 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d64:	f7ff fdb0 	bl	80008c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d68:	79fb      	ldrb	r3, [r7, #7]

}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
	...

08000d74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d78:	4b05      	ldr	r3, [pc, #20]	@ (8000d90 <HAL_IncTick+0x1c>)
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	4b05      	ldr	r3, [pc, #20]	@ (8000d94 <HAL_IncTick+0x20>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4413      	add	r3, r2
 8000d82:	4a03      	ldr	r2, [pc, #12]	@ (8000d90 <HAL_IncTick+0x1c>)
 8000d84:	6013      	str	r3, [r2, #0]
}
 8000d86:	bf00      	nop
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	20000180 	.word	0x20000180
 8000d94:	2000000c 	.word	0x2000000c

08000d98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d9c:	4b03      	ldr	r3, [pc, #12]	@ (8000dac <HAL_GetTick+0x14>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	20000180 	.word	0x20000180

08000db0 <__NVIC_SetPriorityGrouping>:
{
 8000db0:	b480      	push	{r7}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f003 0307 	and.w	r3, r3, #7
 8000dbe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <__NVIC_SetPriorityGrouping+0x44>)
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dc6:	68ba      	ldr	r2, [r7, #8]
 8000dc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dcc:	4013      	ands	r3, r2
 8000dce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ddc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000de0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000de2:	4a04      	ldr	r2, [pc, #16]	@ (8000df4 <__NVIC_SetPriorityGrouping+0x44>)
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	60d3      	str	r3, [r2, #12]
}
 8000de8:	bf00      	nop
 8000dea:	3714      	adds	r7, #20
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	e000ed00 	.word	0xe000ed00

08000df8 <__NVIC_GetPriorityGrouping>:
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dfc:	4b04      	ldr	r3, [pc, #16]	@ (8000e10 <__NVIC_GetPriorityGrouping+0x18>)
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	0a1b      	lsrs	r3, r3, #8
 8000e02:	f003 0307 	and.w	r3, r3, #7
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	e000ed00 	.word	0xe000ed00

08000e14 <__NVIC_EnableIRQ>:
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	db0b      	blt.n	8000e3e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	f003 021f 	and.w	r2, r3, #31
 8000e2c:	4907      	ldr	r1, [pc, #28]	@ (8000e4c <__NVIC_EnableIRQ+0x38>)
 8000e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e32:	095b      	lsrs	r3, r3, #5
 8000e34:	2001      	movs	r0, #1
 8000e36:	fa00 f202 	lsl.w	r2, r0, r2
 8000e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	e000e100 	.word	0xe000e100

08000e50 <__NVIC_SetPriority>:
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	6039      	str	r1, [r7, #0]
 8000e5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	db0a      	blt.n	8000e7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	b2da      	uxtb	r2, r3
 8000e68:	490c      	ldr	r1, [pc, #48]	@ (8000e9c <__NVIC_SetPriority+0x4c>)
 8000e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6e:	0112      	lsls	r2, r2, #4
 8000e70:	b2d2      	uxtb	r2, r2
 8000e72:	440b      	add	r3, r1
 8000e74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000e78:	e00a      	b.n	8000e90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	b2da      	uxtb	r2, r3
 8000e7e:	4908      	ldr	r1, [pc, #32]	@ (8000ea0 <__NVIC_SetPriority+0x50>)
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	f003 030f 	and.w	r3, r3, #15
 8000e86:	3b04      	subs	r3, #4
 8000e88:	0112      	lsls	r2, r2, #4
 8000e8a:	b2d2      	uxtb	r2, r2
 8000e8c:	440b      	add	r3, r1
 8000e8e:	761a      	strb	r2, [r3, #24]
}
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr
 8000e9c:	e000e100 	.word	0xe000e100
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <NVIC_EncodePriority>:
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b089      	sub	sp, #36	@ 0x24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	60b9      	str	r1, [r7, #8]
 8000eae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	f003 0307 	and.w	r3, r3, #7
 8000eb6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eb8:	69fb      	ldr	r3, [r7, #28]
 8000eba:	f1c3 0307 	rsb	r3, r3, #7
 8000ebe:	2b04      	cmp	r3, #4
 8000ec0:	bf28      	it	cs
 8000ec2:	2304      	movcs	r3, #4
 8000ec4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	3304      	adds	r3, #4
 8000eca:	2b06      	cmp	r3, #6
 8000ecc:	d902      	bls.n	8000ed4 <NVIC_EncodePriority+0x30>
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3b03      	subs	r3, #3
 8000ed2:	e000      	b.n	8000ed6 <NVIC_EncodePriority+0x32>
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8000edc:	69bb      	ldr	r3, [r7, #24]
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	43da      	mvns	r2, r3
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	401a      	ands	r2, r3
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eec:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef6:	43d9      	mvns	r1, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000efc:	4313      	orrs	r3, r2
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3724      	adds	r7, #36	@ 0x24
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr

08000f0a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b082      	sub	sp, #8
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f7ff ff4c 	bl	8000db0 <__NVIC_SetPriorityGrouping>
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
 8000f2c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f2e:	f7ff ff63 	bl	8000df8 <__NVIC_GetPriorityGrouping>
 8000f32:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f34:	687a      	ldr	r2, [r7, #4]
 8000f36:	68b9      	ldr	r1, [r7, #8]
 8000f38:	6978      	ldr	r0, [r7, #20]
 8000f3a:	f7ff ffb3 	bl	8000ea4 <NVIC_EncodePriority>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f44:	4611      	mov	r1, r2
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff ff82 	bl	8000e50 <__NVIC_SetPriority>
}
 8000f4c:	bf00      	nop
 8000f4e:	3718      	adds	r7, #24
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff ff56 	bl	8000e14 <__NVIC_EnableIRQ>
}
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b087      	sub	sp, #28
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000f7e:	e15a      	b.n	8001236 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	2101      	movs	r1, #1
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	f000 814c 	beq.w	8001230 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f003 0303 	and.w	r3, r3, #3
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d005      	beq.n	8000fb0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d130      	bne.n	8001012 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	2203      	movs	r2, #3
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	68da      	ldr	r2, [r3, #12]
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	693a      	ldr	r2, [r7, #16]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	693a      	ldr	r2, [r7, #16]
 8000fde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	091b      	lsrs	r3, r3, #4
 8000ffc:	f003 0201 	and.w	r2, r3, #1
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	4313      	orrs	r3, r2
 800100a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f003 0303 	and.w	r3, r3, #3
 800101a:	2b03      	cmp	r3, #3
 800101c:	d017      	beq.n	800104e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	68db      	ldr	r3, [r3, #12]
 8001022:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	2203      	movs	r2, #3
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	43db      	mvns	r3, r3
 8001030:	693a      	ldr	r2, [r7, #16]
 8001032:	4013      	ands	r3, r2
 8001034:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	689a      	ldr	r2, [r3, #8]
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	fa02 f303 	lsl.w	r3, r2, r3
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	4313      	orrs	r3, r2
 8001046:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	f003 0303 	and.w	r3, r3, #3
 8001056:	2b02      	cmp	r3, #2
 8001058:	d123      	bne.n	80010a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	08da      	lsrs	r2, r3, #3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	3208      	adds	r2, #8
 8001062:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001066:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	220f      	movs	r2, #15
 8001072:	fa02 f303 	lsl.w	r3, r2, r3
 8001076:	43db      	mvns	r3, r3
 8001078:	693a      	ldr	r2, [r7, #16]
 800107a:	4013      	ands	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	691a      	ldr	r2, [r3, #16]
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	f003 0307 	and.w	r3, r3, #7
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	4313      	orrs	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	08da      	lsrs	r2, r3, #3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3208      	adds	r2, #8
 800109c:	6939      	ldr	r1, [r7, #16]
 800109e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	2203      	movs	r2, #3
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	43db      	mvns	r3, r3
 80010b4:	693a      	ldr	r2, [r7, #16]
 80010b6:	4013      	ands	r3, r2
 80010b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f003 0203 	and.w	r2, r3, #3
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	693a      	ldr	r2, [r7, #16]
 80010d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010de:	2b00      	cmp	r3, #0
 80010e0:	f000 80a6 	beq.w	8001230 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e4:	4b5b      	ldr	r3, [pc, #364]	@ (8001254 <HAL_GPIO_Init+0x2e4>)
 80010e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010e8:	4a5a      	ldr	r2, [pc, #360]	@ (8001254 <HAL_GPIO_Init+0x2e4>)
 80010ea:	f043 0301 	orr.w	r3, r3, #1
 80010ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80010f0:	4b58      	ldr	r3, [pc, #352]	@ (8001254 <HAL_GPIO_Init+0x2e4>)
 80010f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010f4:	f003 0301 	and.w	r3, r3, #1
 80010f8:	60bb      	str	r3, [r7, #8]
 80010fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010fc:	4a56      	ldr	r2, [pc, #344]	@ (8001258 <HAL_GPIO_Init+0x2e8>)
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	089b      	lsrs	r3, r3, #2
 8001102:	3302      	adds	r3, #2
 8001104:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001108:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	f003 0303 	and.w	r3, r3, #3
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	220f      	movs	r2, #15
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	43db      	mvns	r3, r3
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	4013      	ands	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001126:	d01f      	beq.n	8001168 <HAL_GPIO_Init+0x1f8>
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4a4c      	ldr	r2, [pc, #304]	@ (800125c <HAL_GPIO_Init+0x2ec>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d019      	beq.n	8001164 <HAL_GPIO_Init+0x1f4>
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	4a4b      	ldr	r2, [pc, #300]	@ (8001260 <HAL_GPIO_Init+0x2f0>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d013      	beq.n	8001160 <HAL_GPIO_Init+0x1f0>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	4a4a      	ldr	r2, [pc, #296]	@ (8001264 <HAL_GPIO_Init+0x2f4>)
 800113c:	4293      	cmp	r3, r2
 800113e:	d00d      	beq.n	800115c <HAL_GPIO_Init+0x1ec>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4a49      	ldr	r2, [pc, #292]	@ (8001268 <HAL_GPIO_Init+0x2f8>)
 8001144:	4293      	cmp	r3, r2
 8001146:	d007      	beq.n	8001158 <HAL_GPIO_Init+0x1e8>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	4a48      	ldr	r2, [pc, #288]	@ (800126c <HAL_GPIO_Init+0x2fc>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d101      	bne.n	8001154 <HAL_GPIO_Init+0x1e4>
 8001150:	2305      	movs	r3, #5
 8001152:	e00a      	b.n	800116a <HAL_GPIO_Init+0x1fa>
 8001154:	2306      	movs	r3, #6
 8001156:	e008      	b.n	800116a <HAL_GPIO_Init+0x1fa>
 8001158:	2304      	movs	r3, #4
 800115a:	e006      	b.n	800116a <HAL_GPIO_Init+0x1fa>
 800115c:	2303      	movs	r3, #3
 800115e:	e004      	b.n	800116a <HAL_GPIO_Init+0x1fa>
 8001160:	2302      	movs	r3, #2
 8001162:	e002      	b.n	800116a <HAL_GPIO_Init+0x1fa>
 8001164:	2301      	movs	r3, #1
 8001166:	e000      	b.n	800116a <HAL_GPIO_Init+0x1fa>
 8001168:	2300      	movs	r3, #0
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	f002 0203 	and.w	r2, r2, #3
 8001170:	0092      	lsls	r2, r2, #2
 8001172:	4093      	lsls	r3, r2
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	4313      	orrs	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800117a:	4937      	ldr	r1, [pc, #220]	@ (8001258 <HAL_GPIO_Init+0x2e8>)
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	089b      	lsrs	r3, r3, #2
 8001180:	3302      	adds	r3, #2
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001188:	4b39      	ldr	r3, [pc, #228]	@ (8001270 <HAL_GPIO_Init+0x300>)
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	43db      	mvns	r3, r3
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	4013      	ands	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d003      	beq.n	80011ac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80011a4:	693a      	ldr	r2, [r7, #16]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011ac:	4a30      	ldr	r2, [pc, #192]	@ (8001270 <HAL_GPIO_Init+0x300>)
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80011b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001270 <HAL_GPIO_Init+0x300>)
 80011b4:	68db      	ldr	r3, [r3, #12]
 80011b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	43db      	mvns	r3, r3
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	4013      	ands	r3, r2
 80011c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d003      	beq.n	80011d6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011d6:	4a26      	ldr	r2, [pc, #152]	@ (8001270 <HAL_GPIO_Init+0x300>)
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80011dc:	4b24      	ldr	r3, [pc, #144]	@ (8001270 <HAL_GPIO_Init+0x300>)
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	43db      	mvns	r3, r3
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	4013      	ands	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d003      	beq.n	8001200 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80011f8:	693a      	ldr	r2, [r7, #16]
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001200:	4a1b      	ldr	r2, [pc, #108]	@ (8001270 <HAL_GPIO_Init+0x300>)
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001206:	4b1a      	ldr	r3, [pc, #104]	@ (8001270 <HAL_GPIO_Init+0x300>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	43db      	mvns	r3, r3
 8001210:	693a      	ldr	r2, [r7, #16]
 8001212:	4013      	ands	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800121e:	2b00      	cmp	r3, #0
 8001220:	d003      	beq.n	800122a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	4313      	orrs	r3, r2
 8001228:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800122a:	4a11      	ldr	r2, [pc, #68]	@ (8001270 <HAL_GPIO_Init+0x300>)
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	3301      	adds	r3, #1
 8001234:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	fa22 f303 	lsr.w	r3, r2, r3
 8001240:	2b00      	cmp	r3, #0
 8001242:	f47f ae9d 	bne.w	8000f80 <HAL_GPIO_Init+0x10>
  }
}
 8001246:	bf00      	nop
 8001248:	bf00      	nop
 800124a:	371c      	adds	r7, #28
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	40021000 	.word	0x40021000
 8001258:	40010000 	.word	0x40010000
 800125c:	48000400 	.word	0x48000400
 8001260:	48000800 	.word	0x48000800
 8001264:	48000c00 	.word	0x48000c00
 8001268:	48001000 	.word	0x48001000
 800126c:	48001400 	.word	0x48001400
 8001270:	40010400 	.word	0x40010400

08001274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	807b      	strh	r3, [r7, #2]
 8001280:	4613      	mov	r3, r2
 8001282:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001284:	787b      	ldrb	r3, [r7, #1]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d003      	beq.n	8001292 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800128a:	887a      	ldrh	r2, [r7, #2]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001290:	e002      	b.n	8001298 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001292:	887a      	ldrh	r2, [r7, #2]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001298:	bf00      	nop
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	460b      	mov	r3, r1
 80012ae:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	695b      	ldr	r3, [r3, #20]
 80012b4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012b6:	887a      	ldrh	r2, [r7, #2]
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	4013      	ands	r3, r2
 80012bc:	041a      	lsls	r2, r3, #16
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	43d9      	mvns	r1, r3
 80012c2:	887b      	ldrh	r3, [r7, #2]
 80012c4:	400b      	ands	r3, r1
 80012c6:	431a      	orrs	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	619a      	str	r2, [r3, #24]
}
 80012cc:	bf00      	nop
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d141      	bne.n	800136a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80012e6:	4b4b      	ldr	r3, [pc, #300]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80012ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012f2:	d131      	bne.n	8001358 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012f4:	4b47      	ldr	r3, [pc, #284]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012fa:	4a46      	ldr	r2, [pc, #280]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001300:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001304:	4b43      	ldr	r3, [pc, #268]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800130c:	4a41      	ldr	r2, [pc, #260]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800130e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001312:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001314:	4b40      	ldr	r3, [pc, #256]	@ (8001418 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2232      	movs	r2, #50	@ 0x32
 800131a:	fb02 f303 	mul.w	r3, r2, r3
 800131e:	4a3f      	ldr	r2, [pc, #252]	@ (800141c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001320:	fba2 2303 	umull	r2, r3, r2, r3
 8001324:	0c9b      	lsrs	r3, r3, #18
 8001326:	3301      	adds	r3, #1
 8001328:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800132a:	e002      	b.n	8001332 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	3b01      	subs	r3, #1
 8001330:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001332:	4b38      	ldr	r3, [pc, #224]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001334:	695b      	ldr	r3, [r3, #20]
 8001336:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800133a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800133e:	d102      	bne.n	8001346 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1f2      	bne.n	800132c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001346:	4b33      	ldr	r3, [pc, #204]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800134e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001352:	d158      	bne.n	8001406 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001354:	2303      	movs	r3, #3
 8001356:	e057      	b.n	8001408 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001358:	4b2e      	ldr	r3, [pc, #184]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800135a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800135e:	4a2d      	ldr	r2, [pc, #180]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001360:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001364:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001368:	e04d      	b.n	8001406 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001370:	d141      	bne.n	80013f6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001372:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800137a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800137e:	d131      	bne.n	80013e4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001380:	4b24      	ldr	r3, [pc, #144]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001386:	4a23      	ldr	r2, [pc, #140]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800138c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001390:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001398:	4a1e      	ldr	r2, [pc, #120]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800139a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800139e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80013a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001418 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2232      	movs	r2, #50	@ 0x32
 80013a6:	fb02 f303 	mul.w	r3, r2, r3
 80013aa:	4a1c      	ldr	r2, [pc, #112]	@ (800141c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80013ac:	fba2 2303 	umull	r2, r3, r2, r3
 80013b0:	0c9b      	lsrs	r3, r3, #18
 80013b2:	3301      	adds	r3, #1
 80013b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013b6:	e002      	b.n	80013be <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	3b01      	subs	r3, #1
 80013bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013be:	4b15      	ldr	r3, [pc, #84]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013c0:	695b      	ldr	r3, [r3, #20]
 80013c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013ca:	d102      	bne.n	80013d2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1f2      	bne.n	80013b8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013d2:	4b10      	ldr	r3, [pc, #64]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d4:	695b      	ldr	r3, [r3, #20]
 80013d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013de:	d112      	bne.n	8001406 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	e011      	b.n	8001408 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80013f4:	e007      	b.n	8001406 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80013f6:	4b07      	ldr	r3, [pc, #28]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80013fe:	4a05      	ldr	r2, [pc, #20]	@ (8001414 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001400:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001404:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001406:	2300      	movs	r3, #0
}
 8001408:	4618      	mov	r0, r3
 800140a:	3714      	adds	r7, #20
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	40007000 	.word	0x40007000
 8001418:	20000004 	.word	0x20000004
 800141c:	431bde83 	.word	0x431bde83

08001420 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001424:	4b05      	ldr	r3, [pc, #20]	@ (800143c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	4a04      	ldr	r2, [pc, #16]	@ (800143c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800142a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800142e:	6093      	str	r3, [r2, #8]
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	40007000 	.word	0x40007000

08001440 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d101      	bne.n	8001452 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e2fe      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	2b00      	cmp	r3, #0
 800145c:	d075      	beq.n	800154a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800145e:	4b97      	ldr	r3, [pc, #604]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	f003 030c 	and.w	r3, r3, #12
 8001466:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001468:	4b94      	ldr	r3, [pc, #592]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	f003 0303 	and.w	r3, r3, #3
 8001470:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001472:	69bb      	ldr	r3, [r7, #24]
 8001474:	2b0c      	cmp	r3, #12
 8001476:	d102      	bne.n	800147e <HAL_RCC_OscConfig+0x3e>
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	2b03      	cmp	r3, #3
 800147c:	d002      	beq.n	8001484 <HAL_RCC_OscConfig+0x44>
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	2b08      	cmp	r3, #8
 8001482:	d10b      	bne.n	800149c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001484:	4b8d      	ldr	r3, [pc, #564]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d05b      	beq.n	8001548 <HAL_RCC_OscConfig+0x108>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d157      	bne.n	8001548 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e2d9      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014a4:	d106      	bne.n	80014b4 <HAL_RCC_OscConfig+0x74>
 80014a6:	4b85      	ldr	r3, [pc, #532]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a84      	ldr	r2, [pc, #528]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80014ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014b0:	6013      	str	r3, [r2, #0]
 80014b2:	e01d      	b.n	80014f0 <HAL_RCC_OscConfig+0xb0>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014bc:	d10c      	bne.n	80014d8 <HAL_RCC_OscConfig+0x98>
 80014be:	4b7f      	ldr	r3, [pc, #508]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a7e      	ldr	r2, [pc, #504]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80014c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014c8:	6013      	str	r3, [r2, #0]
 80014ca:	4b7c      	ldr	r3, [pc, #496]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a7b      	ldr	r2, [pc, #492]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80014d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	e00b      	b.n	80014f0 <HAL_RCC_OscConfig+0xb0>
 80014d8:	4b78      	ldr	r3, [pc, #480]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a77      	ldr	r2, [pc, #476]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80014de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014e2:	6013      	str	r3, [r2, #0]
 80014e4:	4b75      	ldr	r3, [pc, #468]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a74      	ldr	r2, [pc, #464]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80014ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d013      	beq.n	8001520 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f8:	f7ff fc4e 	bl	8000d98 <HAL_GetTick>
 80014fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014fe:	e008      	b.n	8001512 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001500:	f7ff fc4a 	bl	8000d98 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	2b64      	cmp	r3, #100	@ 0x64
 800150c:	d901      	bls.n	8001512 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e29e      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001512:	4b6a      	ldr	r3, [pc, #424]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d0f0      	beq.n	8001500 <HAL_RCC_OscConfig+0xc0>
 800151e:	e014      	b.n	800154a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001520:	f7ff fc3a 	bl	8000d98 <HAL_GetTick>
 8001524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001526:	e008      	b.n	800153a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001528:	f7ff fc36 	bl	8000d98 <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b64      	cmp	r3, #100	@ 0x64
 8001534:	d901      	bls.n	800153a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001536:	2303      	movs	r3, #3
 8001538:	e28a      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800153a:	4b60      	ldr	r3, [pc, #384]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d1f0      	bne.n	8001528 <HAL_RCC_OscConfig+0xe8>
 8001546:	e000      	b.n	800154a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001548:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d075      	beq.n	8001642 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001556:	4b59      	ldr	r3, [pc, #356]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f003 030c 	and.w	r3, r3, #12
 800155e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001560:	4b56      	ldr	r3, [pc, #344]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	f003 0303 	and.w	r3, r3, #3
 8001568:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	2b0c      	cmp	r3, #12
 800156e:	d102      	bne.n	8001576 <HAL_RCC_OscConfig+0x136>
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	2b02      	cmp	r3, #2
 8001574:	d002      	beq.n	800157c <HAL_RCC_OscConfig+0x13c>
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	2b04      	cmp	r3, #4
 800157a:	d11f      	bne.n	80015bc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800157c:	4b4f      	ldr	r3, [pc, #316]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001584:	2b00      	cmp	r3, #0
 8001586:	d005      	beq.n	8001594 <HAL_RCC_OscConfig+0x154>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e25d      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001594:	4b49      	ldr	r3, [pc, #292]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	691b      	ldr	r3, [r3, #16]
 80015a0:	061b      	lsls	r3, r3, #24
 80015a2:	4946      	ldr	r1, [pc, #280]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80015a4:	4313      	orrs	r3, r2
 80015a6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80015a8:	4b45      	ldr	r3, [pc, #276]	@ (80016c0 <HAL_RCC_OscConfig+0x280>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff f9b5 	bl	800091c <HAL_InitTick>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d043      	beq.n	8001640 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e249      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d023      	beq.n	800160c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015c4:	4b3d      	ldr	r3, [pc, #244]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a3c      	ldr	r2, [pc, #240]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80015ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d0:	f7ff fbe2 	bl	8000d98 <HAL_GetTick>
 80015d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015d8:	f7ff fbde 	bl	8000d98 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e232      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015ea:	4b34      	ldr	r3, [pc, #208]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d0f0      	beq.n	80015d8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f6:	4b31      	ldr	r3, [pc, #196]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	691b      	ldr	r3, [r3, #16]
 8001602:	061b      	lsls	r3, r3, #24
 8001604:	492d      	ldr	r1, [pc, #180]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001606:	4313      	orrs	r3, r2
 8001608:	604b      	str	r3, [r1, #4]
 800160a:	e01a      	b.n	8001642 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800160c:	4b2b      	ldr	r3, [pc, #172]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a2a      	ldr	r2, [pc, #168]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001612:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001616:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001618:	f7ff fbbe 	bl	8000d98 <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001620:	f7ff fbba 	bl	8000d98 <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b02      	cmp	r3, #2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e20e      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001632:	4b22      	ldr	r3, [pc, #136]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800163a:	2b00      	cmp	r3, #0
 800163c:	d1f0      	bne.n	8001620 <HAL_RCC_OscConfig+0x1e0>
 800163e:	e000      	b.n	8001642 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001640:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 0308 	and.w	r3, r3, #8
 800164a:	2b00      	cmp	r3, #0
 800164c:	d041      	beq.n	80016d2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	695b      	ldr	r3, [r3, #20]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d01c      	beq.n	8001690 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001656:	4b19      	ldr	r3, [pc, #100]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001658:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800165c:	4a17      	ldr	r2, [pc, #92]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 800165e:	f043 0301 	orr.w	r3, r3, #1
 8001662:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001666:	f7ff fb97 	bl	8000d98 <HAL_GetTick>
 800166a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800166c:	e008      	b.n	8001680 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800166e:	f7ff fb93 	bl	8000d98 <HAL_GetTick>
 8001672:	4602      	mov	r2, r0
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	2b02      	cmp	r3, #2
 800167a:	d901      	bls.n	8001680 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e1e7      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001680:	4b0e      	ldr	r3, [pc, #56]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001682:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d0ef      	beq.n	800166e <HAL_RCC_OscConfig+0x22e>
 800168e:	e020      	b.n	80016d2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001690:	4b0a      	ldr	r3, [pc, #40]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001692:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001696:	4a09      	ldr	r2, [pc, #36]	@ (80016bc <HAL_RCC_OscConfig+0x27c>)
 8001698:	f023 0301 	bic.w	r3, r3, #1
 800169c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016a0:	f7ff fb7a 	bl	8000d98 <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016a6:	e00d      	b.n	80016c4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016a8:	f7ff fb76 	bl	8000d98 <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d906      	bls.n	80016c4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e1ca      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
 80016ba:	bf00      	nop
 80016bc:	40021000 	.word	0x40021000
 80016c0:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016c4:	4b8c      	ldr	r3, [pc, #560]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 80016c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1ea      	bne.n	80016a8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0304 	and.w	r3, r3, #4
 80016da:	2b00      	cmp	r3, #0
 80016dc:	f000 80a6 	beq.w	800182c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016e0:	2300      	movs	r3, #0
 80016e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80016e4:	4b84      	ldr	r3, [pc, #528]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 80016e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d101      	bne.n	80016f4 <HAL_RCC_OscConfig+0x2b4>
 80016f0:	2301      	movs	r3, #1
 80016f2:	e000      	b.n	80016f6 <HAL_RCC_OscConfig+0x2b6>
 80016f4:	2300      	movs	r3, #0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d00d      	beq.n	8001716 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016fa:	4b7f      	ldr	r3, [pc, #508]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 80016fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016fe:	4a7e      	ldr	r2, [pc, #504]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 8001700:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001704:	6593      	str	r3, [r2, #88]	@ 0x58
 8001706:	4b7c      	ldr	r3, [pc, #496]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 8001708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800170a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001712:	2301      	movs	r3, #1
 8001714:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001716:	4b79      	ldr	r3, [pc, #484]	@ (80018fc <HAL_RCC_OscConfig+0x4bc>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800171e:	2b00      	cmp	r3, #0
 8001720:	d118      	bne.n	8001754 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001722:	4b76      	ldr	r3, [pc, #472]	@ (80018fc <HAL_RCC_OscConfig+0x4bc>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a75      	ldr	r2, [pc, #468]	@ (80018fc <HAL_RCC_OscConfig+0x4bc>)
 8001728:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800172c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800172e:	f7ff fb33 	bl	8000d98 <HAL_GetTick>
 8001732:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001734:	e008      	b.n	8001748 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001736:	f7ff fb2f 	bl	8000d98 <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	2b02      	cmp	r3, #2
 8001742:	d901      	bls.n	8001748 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001744:	2303      	movs	r3, #3
 8001746:	e183      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001748:	4b6c      	ldr	r3, [pc, #432]	@ (80018fc <HAL_RCC_OscConfig+0x4bc>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001750:	2b00      	cmp	r3, #0
 8001752:	d0f0      	beq.n	8001736 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d108      	bne.n	800176e <HAL_RCC_OscConfig+0x32e>
 800175c:	4b66      	ldr	r3, [pc, #408]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 800175e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001762:	4a65      	ldr	r2, [pc, #404]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800176c:	e024      	b.n	80017b8 <HAL_RCC_OscConfig+0x378>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	2b05      	cmp	r3, #5
 8001774:	d110      	bne.n	8001798 <HAL_RCC_OscConfig+0x358>
 8001776:	4b60      	ldr	r3, [pc, #384]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 8001778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800177c:	4a5e      	ldr	r2, [pc, #376]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 800177e:	f043 0304 	orr.w	r3, r3, #4
 8001782:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001786:	4b5c      	ldr	r3, [pc, #368]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 8001788:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800178c:	4a5a      	ldr	r2, [pc, #360]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 800178e:	f043 0301 	orr.w	r3, r3, #1
 8001792:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001796:	e00f      	b.n	80017b8 <HAL_RCC_OscConfig+0x378>
 8001798:	4b57      	ldr	r3, [pc, #348]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 800179a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800179e:	4a56      	ldr	r2, [pc, #344]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 80017a0:	f023 0301 	bic.w	r3, r3, #1
 80017a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017a8:	4b53      	ldr	r3, [pc, #332]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 80017aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017ae:	4a52      	ldr	r2, [pc, #328]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 80017b0:	f023 0304 	bic.w	r3, r3, #4
 80017b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d016      	beq.n	80017ee <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c0:	f7ff faea 	bl	8000d98 <HAL_GetTick>
 80017c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017c6:	e00a      	b.n	80017de <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017c8:	f7ff fae6 	bl	8000d98 <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e138      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017de:	4b46      	ldr	r3, [pc, #280]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 80017e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0ed      	beq.n	80017c8 <HAL_RCC_OscConfig+0x388>
 80017ec:	e015      	b.n	800181a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017ee:	f7ff fad3 	bl	8000d98 <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017f4:	e00a      	b.n	800180c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017f6:	f7ff facf 	bl	8000d98 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001804:	4293      	cmp	r3, r2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e121      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800180c:	4b3a      	ldr	r3, [pc, #232]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 800180e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001812:	f003 0302 	and.w	r3, r3, #2
 8001816:	2b00      	cmp	r3, #0
 8001818:	d1ed      	bne.n	80017f6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800181a:	7ffb      	ldrb	r3, [r7, #31]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d105      	bne.n	800182c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001820:	4b35      	ldr	r3, [pc, #212]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 8001822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001824:	4a34      	ldr	r2, [pc, #208]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 8001826:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800182a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0320 	and.w	r3, r3, #32
 8001834:	2b00      	cmp	r3, #0
 8001836:	d03c      	beq.n	80018b2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d01c      	beq.n	800187a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001840:	4b2d      	ldr	r3, [pc, #180]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 8001842:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001846:	4a2c      	ldr	r2, [pc, #176]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 8001848:	f043 0301 	orr.w	r3, r3, #1
 800184c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001850:	f7ff faa2 	bl	8000d98 <HAL_GetTick>
 8001854:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001856:	e008      	b.n	800186a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001858:	f7ff fa9e 	bl	8000d98 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	2b02      	cmp	r3, #2
 8001864:	d901      	bls.n	800186a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001866:	2303      	movs	r3, #3
 8001868:	e0f2      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800186a:	4b23      	ldr	r3, [pc, #140]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 800186c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001870:	f003 0302 	and.w	r3, r3, #2
 8001874:	2b00      	cmp	r3, #0
 8001876:	d0ef      	beq.n	8001858 <HAL_RCC_OscConfig+0x418>
 8001878:	e01b      	b.n	80018b2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800187a:	4b1f      	ldr	r3, [pc, #124]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 800187c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001880:	4a1d      	ldr	r2, [pc, #116]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 8001882:	f023 0301 	bic.w	r3, r3, #1
 8001886:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800188a:	f7ff fa85 	bl	8000d98 <HAL_GetTick>
 800188e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001890:	e008      	b.n	80018a4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001892:	f7ff fa81 	bl	8000d98 <HAL_GetTick>
 8001896:	4602      	mov	r2, r0
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	2b02      	cmp	r3, #2
 800189e:	d901      	bls.n	80018a4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e0d5      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018a4:	4b14      	ldr	r3, [pc, #80]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 80018a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1ef      	bne.n	8001892 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	f000 80c9 	beq.w	8001a4e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018bc:	4b0e      	ldr	r3, [pc, #56]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f003 030c 	and.w	r3, r3, #12
 80018c4:	2b0c      	cmp	r3, #12
 80018c6:	f000 8083 	beq.w	80019d0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d15e      	bne.n	8001990 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d2:	4b09      	ldr	r3, [pc, #36]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a08      	ldr	r2, [pc, #32]	@ (80018f8 <HAL_RCC_OscConfig+0x4b8>)
 80018d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018de:	f7ff fa5b 	bl	8000d98 <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018e4:	e00c      	b.n	8001900 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e6:	f7ff fa57 	bl	8000d98 <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d905      	bls.n	8001900 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e0ab      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
 80018f8:	40021000 	.word	0x40021000
 80018fc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001900:	4b55      	ldr	r3, [pc, #340]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1ec      	bne.n	80018e6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800190c:	4b52      	ldr	r3, [pc, #328]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 800190e:	68da      	ldr	r2, [r3, #12]
 8001910:	4b52      	ldr	r3, [pc, #328]	@ (8001a5c <HAL_RCC_OscConfig+0x61c>)
 8001912:	4013      	ands	r3, r2
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	6a11      	ldr	r1, [r2, #32]
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800191c:	3a01      	subs	r2, #1
 800191e:	0112      	lsls	r2, r2, #4
 8001920:	4311      	orrs	r1, r2
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001926:	0212      	lsls	r2, r2, #8
 8001928:	4311      	orrs	r1, r2
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800192e:	0852      	lsrs	r2, r2, #1
 8001930:	3a01      	subs	r2, #1
 8001932:	0552      	lsls	r2, r2, #21
 8001934:	4311      	orrs	r1, r2
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800193a:	0852      	lsrs	r2, r2, #1
 800193c:	3a01      	subs	r2, #1
 800193e:	0652      	lsls	r2, r2, #25
 8001940:	4311      	orrs	r1, r2
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001946:	06d2      	lsls	r2, r2, #27
 8001948:	430a      	orrs	r2, r1
 800194a:	4943      	ldr	r1, [pc, #268]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 800194c:	4313      	orrs	r3, r2
 800194e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001950:	4b41      	ldr	r3, [pc, #260]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a40      	ldr	r2, [pc, #256]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 8001956:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800195a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800195c:	4b3e      	ldr	r3, [pc, #248]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	4a3d      	ldr	r2, [pc, #244]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 8001962:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001966:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001968:	f7ff fa16 	bl	8000d98 <HAL_GetTick>
 800196c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800196e:	e008      	b.n	8001982 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001970:	f7ff fa12 	bl	8000d98 <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	2b02      	cmp	r3, #2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e066      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001982:	4b35      	ldr	r3, [pc, #212]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d0f0      	beq.n	8001970 <HAL_RCC_OscConfig+0x530>
 800198e:	e05e      	b.n	8001a4e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001990:	4b31      	ldr	r3, [pc, #196]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a30      	ldr	r2, [pc, #192]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 8001996:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800199a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800199c:	f7ff f9fc 	bl	8000d98 <HAL_GetTick>
 80019a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019a2:	e008      	b.n	80019b6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019a4:	f7ff f9f8 	bl	8000d98 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e04c      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019b6:	4b28      	ldr	r3, [pc, #160]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1f0      	bne.n	80019a4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80019c2:	4b25      	ldr	r3, [pc, #148]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 80019c4:	68da      	ldr	r2, [r3, #12]
 80019c6:	4924      	ldr	r1, [pc, #144]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 80019c8:	4b25      	ldr	r3, [pc, #148]	@ (8001a60 <HAL_RCC_OscConfig+0x620>)
 80019ca:	4013      	ands	r3, r2
 80019cc:	60cb      	str	r3, [r1, #12]
 80019ce:	e03e      	b.n	8001a4e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	69db      	ldr	r3, [r3, #28]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d101      	bne.n	80019dc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e039      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80019dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001a58 <HAL_RCC_OscConfig+0x618>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	f003 0203 	and.w	r2, r3, #3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a1b      	ldr	r3, [r3, #32]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d12c      	bne.n	8001a4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019fa:	3b01      	subs	r3, #1
 80019fc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d123      	bne.n	8001a4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a0c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d11b      	bne.n	8001a4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a1c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d113      	bne.n	8001a4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2c:	085b      	lsrs	r3, r3, #1
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d109      	bne.n	8001a4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a40:	085b      	lsrs	r3, r3, #1
 8001a42:	3b01      	subs	r3, #1
 8001a44:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d001      	beq.n	8001a4e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e000      	b.n	8001a50 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001a4e:	2300      	movs	r3, #0
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3720      	adds	r7, #32
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	019f800c 	.word	0x019f800c
 8001a60:	feeefffc 	.word	0xfeeefffc

08001a64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d101      	bne.n	8001a7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e11e      	b.n	8001cba <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a7c:	4b91      	ldr	r3, [pc, #580]	@ (8001cc4 <HAL_RCC_ClockConfig+0x260>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 030f 	and.w	r3, r3, #15
 8001a84:	683a      	ldr	r2, [r7, #0]
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d910      	bls.n	8001aac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a8a:	4b8e      	ldr	r3, [pc, #568]	@ (8001cc4 <HAL_RCC_ClockConfig+0x260>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f023 020f 	bic.w	r2, r3, #15
 8001a92:	498c      	ldr	r1, [pc, #560]	@ (8001cc4 <HAL_RCC_ClockConfig+0x260>)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	4313      	orrs	r3, r2
 8001a98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a9a:	4b8a      	ldr	r3, [pc, #552]	@ (8001cc4 <HAL_RCC_ClockConfig+0x260>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 030f 	and.w	r3, r3, #15
 8001aa2:	683a      	ldr	r2, [r7, #0]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d001      	beq.n	8001aac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e106      	b.n	8001cba <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 0301 	and.w	r3, r3, #1
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d073      	beq.n	8001ba0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	2b03      	cmp	r3, #3
 8001abe:	d129      	bne.n	8001b14 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ac0:	4b81      	ldr	r3, [pc, #516]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d101      	bne.n	8001ad0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e0f4      	b.n	8001cba <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001ad0:	f000 f9d0 	bl	8001e74 <RCC_GetSysClockFreqFromPLLSource>
 8001ad4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	4a7c      	ldr	r2, [pc, #496]	@ (8001ccc <HAL_RCC_ClockConfig+0x268>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d93f      	bls.n	8001b5e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001ade:	4b7a      	ldr	r3, [pc, #488]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d009      	beq.n	8001afe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d033      	beq.n	8001b5e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d12f      	bne.n	8001b5e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001afe:	4b72      	ldr	r3, [pc, #456]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001b06:	4a70      	ldr	r2, [pc, #448]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001b08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b0c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001b0e:	2380      	movs	r3, #128	@ 0x80
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	e024      	b.n	8001b5e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d107      	bne.n	8001b2c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b1c:	4b6a      	ldr	r3, [pc, #424]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d109      	bne.n	8001b3c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e0c6      	b.n	8001cba <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b2c:	4b66      	ldr	r3, [pc, #408]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d101      	bne.n	8001b3c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e0be      	b.n	8001cba <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001b3c:	f000 f8ce 	bl	8001cdc <HAL_RCC_GetSysClockFreq>
 8001b40:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	4a61      	ldr	r2, [pc, #388]	@ (8001ccc <HAL_RCC_ClockConfig+0x268>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d909      	bls.n	8001b5e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001b4a:	4b5f      	ldr	r3, [pc, #380]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001b52:	4a5d      	ldr	r2, [pc, #372]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001b54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b58:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001b5a:	2380      	movs	r3, #128	@ 0x80
 8001b5c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b5e:	4b5a      	ldr	r3, [pc, #360]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f023 0203 	bic.w	r2, r3, #3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	4957      	ldr	r1, [pc, #348]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b70:	f7ff f912 	bl	8000d98 <HAL_GetTick>
 8001b74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b76:	e00a      	b.n	8001b8e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b78:	f7ff f90e 	bl	8000d98 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e095      	b.n	8001cba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b8e:	4b4e      	ldr	r3, [pc, #312]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f003 020c 	and.w	r2, r3, #12
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d1eb      	bne.n	8001b78 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0302 	and.w	r3, r3, #2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d023      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0304 	and.w	r3, r3, #4
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d005      	beq.n	8001bc4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bb8:	4b43      	ldr	r3, [pc, #268]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	4a42      	ldr	r2, [pc, #264]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001bbe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001bc2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0308 	and.w	r3, r3, #8
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d007      	beq.n	8001be0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001bd0:	4b3d      	ldr	r3, [pc, #244]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001bd8:	4a3b      	ldr	r2, [pc, #236]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001bda:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001bde:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001be0:	4b39      	ldr	r3, [pc, #228]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	4936      	ldr	r1, [pc, #216]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	608b      	str	r3, [r1, #8]
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	2b80      	cmp	r3, #128	@ 0x80
 8001bf8:	d105      	bne.n	8001c06 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001bfa:	4b33      	ldr	r3, [pc, #204]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	4a32      	ldr	r2, [pc, #200]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001c00:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c04:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c06:	4b2f      	ldr	r3, [pc, #188]	@ (8001cc4 <HAL_RCC_ClockConfig+0x260>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 030f 	and.w	r3, r3, #15
 8001c0e:	683a      	ldr	r2, [r7, #0]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d21d      	bcs.n	8001c50 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c14:	4b2b      	ldr	r3, [pc, #172]	@ (8001cc4 <HAL_RCC_ClockConfig+0x260>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f023 020f 	bic.w	r2, r3, #15
 8001c1c:	4929      	ldr	r1, [pc, #164]	@ (8001cc4 <HAL_RCC_ClockConfig+0x260>)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c24:	f7ff f8b8 	bl	8000d98 <HAL_GetTick>
 8001c28:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c2a:	e00a      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c2c:	f7ff f8b4 	bl	8000d98 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e03b      	b.n	8001cba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c42:	4b20      	ldr	r3, [pc, #128]	@ (8001cc4 <HAL_RCC_ClockConfig+0x260>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 030f 	and.w	r3, r3, #15
 8001c4a:	683a      	ldr	r2, [r7, #0]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d1ed      	bne.n	8001c2c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d008      	beq.n	8001c6e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	4917      	ldr	r1, [pc, #92]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0308 	and.w	r3, r3, #8
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d009      	beq.n	8001c8e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c7a:	4b13      	ldr	r3, [pc, #76]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	00db      	lsls	r3, r3, #3
 8001c88:	490f      	ldr	r1, [pc, #60]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c8e:	f000 f825 	bl	8001cdc <HAL_RCC_GetSysClockFreq>
 8001c92:	4602      	mov	r2, r0
 8001c94:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <HAL_RCC_ClockConfig+0x264>)
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	091b      	lsrs	r3, r3, #4
 8001c9a:	f003 030f 	and.w	r3, r3, #15
 8001c9e:	490c      	ldr	r1, [pc, #48]	@ (8001cd0 <HAL_RCC_ClockConfig+0x26c>)
 8001ca0:	5ccb      	ldrb	r3, [r1, r3]
 8001ca2:	f003 031f 	and.w	r3, r3, #31
 8001ca6:	fa22 f303 	lsr.w	r3, r2, r3
 8001caa:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd4 <HAL_RCC_ClockConfig+0x270>)
 8001cac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001cae:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd8 <HAL_RCC_ClockConfig+0x274>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7fe fe32 	bl	800091c <HAL_InitTick>
 8001cb8:	4603      	mov	r3, r0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3718      	adds	r7, #24
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40022000 	.word	0x40022000
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	04c4b400 	.word	0x04c4b400
 8001cd0:	08005a3c 	.word	0x08005a3c
 8001cd4:	20000004 	.word	0x20000004
 8001cd8:	20000008 	.word	0x20000008

08001cdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b087      	sub	sp, #28
 8001ce0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001ce2:	4b2c      	ldr	r3, [pc, #176]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 030c 	and.w	r3, r3, #12
 8001cea:	2b04      	cmp	r3, #4
 8001cec:	d102      	bne.n	8001cf4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001cee:	4b2a      	ldr	r3, [pc, #168]	@ (8001d98 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	e047      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001cf4:	4b27      	ldr	r3, [pc, #156]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f003 030c 	and.w	r3, r3, #12
 8001cfc:	2b08      	cmp	r3, #8
 8001cfe:	d102      	bne.n	8001d06 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d00:	4b26      	ldr	r3, [pc, #152]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d02:	613b      	str	r3, [r7, #16]
 8001d04:	e03e      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001d06:	4b23      	ldr	r3, [pc, #140]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f003 030c 	and.w	r3, r3, #12
 8001d0e:	2b0c      	cmp	r3, #12
 8001d10:	d136      	bne.n	8001d80 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d12:	4b20      	ldr	r3, [pc, #128]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	f003 0303 	and.w	r3, r3, #3
 8001d1a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	091b      	lsrs	r3, r3, #4
 8001d22:	f003 030f 	and.w	r3, r3, #15
 8001d26:	3301      	adds	r3, #1
 8001d28:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2b03      	cmp	r3, #3
 8001d2e:	d10c      	bne.n	8001d4a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d30:	4a1a      	ldr	r2, [pc, #104]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d38:	4a16      	ldr	r2, [pc, #88]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d3a:	68d2      	ldr	r2, [r2, #12]
 8001d3c:	0a12      	lsrs	r2, r2, #8
 8001d3e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001d42:	fb02 f303 	mul.w	r3, r2, r3
 8001d46:	617b      	str	r3, [r7, #20]
      break;
 8001d48:	e00c      	b.n	8001d64 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d4a:	4a13      	ldr	r2, [pc, #76]	@ (8001d98 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d52:	4a10      	ldr	r2, [pc, #64]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d54:	68d2      	ldr	r2, [r2, #12]
 8001d56:	0a12      	lsrs	r2, r2, #8
 8001d58:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001d5c:	fb02 f303 	mul.w	r3, r2, r3
 8001d60:	617b      	str	r3, [r7, #20]
      break;
 8001d62:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d64:	4b0b      	ldr	r3, [pc, #44]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	0e5b      	lsrs	r3, r3, #25
 8001d6a:	f003 0303 	and.w	r3, r3, #3
 8001d6e:	3301      	adds	r3, #1
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7c:	613b      	str	r3, [r7, #16]
 8001d7e:	e001      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001d80:	2300      	movs	r3, #0
 8001d82:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001d84:	693b      	ldr	r3, [r7, #16]
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	371c      	adds	r7, #28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	40021000 	.word	0x40021000
 8001d98:	00f42400 	.word	0x00f42400
 8001d9c:	016e3600 	.word	0x016e3600

08001da0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001da4:	4b03      	ldr	r3, [pc, #12]	@ (8001db4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001da6:	681b      	ldr	r3, [r3, #0]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	20000004 	.word	0x20000004

08001db8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001dbc:	f7ff fff0 	bl	8001da0 <HAL_RCC_GetHCLKFreq>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	4b06      	ldr	r3, [pc, #24]	@ (8001ddc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	0a1b      	lsrs	r3, r3, #8
 8001dc8:	f003 0307 	and.w	r3, r3, #7
 8001dcc:	4904      	ldr	r1, [pc, #16]	@ (8001de0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001dce:	5ccb      	ldrb	r3, [r1, r3]
 8001dd0:	f003 031f 	and.w	r3, r3, #31
 8001dd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	08005a4c 	.word	0x08005a4c

08001de4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001de8:	f7ff ffda 	bl	8001da0 <HAL_RCC_GetHCLKFreq>
 8001dec:	4602      	mov	r2, r0
 8001dee:	4b06      	ldr	r3, [pc, #24]	@ (8001e08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	0adb      	lsrs	r3, r3, #11
 8001df4:	f003 0307 	and.w	r3, r3, #7
 8001df8:	4904      	ldr	r1, [pc, #16]	@ (8001e0c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001dfa:	5ccb      	ldrb	r3, [r1, r3]
 8001dfc:	f003 031f 	and.w	r3, r3, #31
 8001e00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	08005a4c 	.word	0x08005a4c

08001e10 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	220f      	movs	r2, #15
 8001e1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001e20:	4b12      	ldr	r3, [pc, #72]	@ (8001e6c <HAL_RCC_GetClockConfig+0x5c>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f003 0203 	and.w	r2, r3, #3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e6c <HAL_RCC_GetClockConfig+0x5c>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001e38:	4b0c      	ldr	r3, [pc, #48]	@ (8001e6c <HAL_RCC_GetClockConfig+0x5c>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001e44:	4b09      	ldr	r3, [pc, #36]	@ (8001e6c <HAL_RCC_GetClockConfig+0x5c>)
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	08db      	lsrs	r3, r3, #3
 8001e4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001e52:	4b07      	ldr	r3, [pc, #28]	@ (8001e70 <HAL_RCC_GetClockConfig+0x60>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 020f 	and.w	r2, r3, #15
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	601a      	str	r2, [r3, #0]
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	40022000 	.word	0x40022000

08001e74 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b087      	sub	sp, #28
 8001e78:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
 8001e82:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e84:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	091b      	lsrs	r3, r3, #4
 8001e8a:	f003 030f 	and.w	r3, r3, #15
 8001e8e:	3301      	adds	r3, #1
 8001e90:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	2b03      	cmp	r3, #3
 8001e96:	d10c      	bne.n	8001eb2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e98:	4a17      	ldr	r2, [pc, #92]	@ (8001ef8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea0:	4a14      	ldr	r2, [pc, #80]	@ (8001ef4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ea2:	68d2      	ldr	r2, [r2, #12]
 8001ea4:	0a12      	lsrs	r2, r2, #8
 8001ea6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001eaa:	fb02 f303 	mul.w	r3, r2, r3
 8001eae:	617b      	str	r3, [r7, #20]
    break;
 8001eb0:	e00c      	b.n	8001ecc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001eb2:	4a12      	ldr	r2, [pc, #72]	@ (8001efc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eba:	4a0e      	ldr	r2, [pc, #56]	@ (8001ef4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ebc:	68d2      	ldr	r2, [r2, #12]
 8001ebe:	0a12      	lsrs	r2, r2, #8
 8001ec0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ec4:	fb02 f303 	mul.w	r3, r2, r3
 8001ec8:	617b      	str	r3, [r7, #20]
    break;
 8001eca:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ecc:	4b09      	ldr	r3, [pc, #36]	@ (8001ef4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	0e5b      	lsrs	r3, r3, #25
 8001ed2:	f003 0303 	and.w	r3, r3, #3
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001ee6:	687b      	ldr	r3, [r7, #4]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	371c      	adds	r7, #28
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	016e3600 	.word	0x016e3600
 8001efc:	00f42400 	.word	0x00f42400

08001f00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f08:	2300      	movs	r3, #0
 8001f0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	f000 8098 	beq.w	800204e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f22:	4b43      	ldr	r3, [pc, #268]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d10d      	bne.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f2e:	4b40      	ldr	r3, [pc, #256]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f32:	4a3f      	ldr	r2, [pc, #252]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f38:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f3a:	4b3d      	ldr	r3, [pc, #244]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f42:	60bb      	str	r3, [r7, #8]
 8001f44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f46:	2301      	movs	r3, #1
 8001f48:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f4a:	4b3a      	ldr	r3, [pc, #232]	@ (8002034 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a39      	ldr	r2, [pc, #228]	@ (8002034 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001f50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f54:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f56:	f7fe ff1f 	bl	8000d98 <HAL_GetTick>
 8001f5a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f5c:	e009      	b.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f5e:	f7fe ff1b 	bl	8000d98 <HAL_GetTick>
 8001f62:	4602      	mov	r2, r0
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d902      	bls.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	74fb      	strb	r3, [r7, #19]
        break;
 8001f70:	e005      	b.n	8001f7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f72:	4b30      	ldr	r3, [pc, #192]	@ (8002034 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d0ef      	beq.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001f7e:	7cfb      	ldrb	r3, [r7, #19]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d159      	bne.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f84:	4b2a      	ldr	r3, [pc, #168]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f8e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d01e      	beq.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9a:	697a      	ldr	r2, [r7, #20]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d019      	beq.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fa0:	4b23      	ldr	r3, [pc, #140]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fa6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001faa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fac:	4b20      	ldr	r3, [pc, #128]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fb2:	4a1f      	ldr	r2, [pc, #124]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fbc:	4b1c      	ldr	r3, [pc, #112]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fc2:	4a1b      	ldr	r2, [pc, #108]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001fcc:	4a18      	ldr	r2, [pc, #96]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d016      	beq.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fde:	f7fe fedb 	bl	8000d98 <HAL_GetTick>
 8001fe2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fe4:	e00b      	b.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe6:	f7fe fed7 	bl	8000d98 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d902      	bls.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	74fb      	strb	r3, [r7, #19]
            break;
 8001ffc:	e006      	b.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d0ec      	beq.n	8001fe6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800200c:	7cfb      	ldrb	r3, [r7, #19]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d10b      	bne.n	800202a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002012:	4b07      	ldr	r3, [pc, #28]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002018:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002020:	4903      	ldr	r1, [pc, #12]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002022:	4313      	orrs	r3, r2
 8002024:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002028:	e008      	b.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800202a:	7cfb      	ldrb	r3, [r7, #19]
 800202c:	74bb      	strb	r3, [r7, #18]
 800202e:	e005      	b.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002030:	40021000 	.word	0x40021000
 8002034:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002038:	7cfb      	ldrb	r3, [r7, #19]
 800203a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800203c:	7c7b      	ldrb	r3, [r7, #17]
 800203e:	2b01      	cmp	r3, #1
 8002040:	d105      	bne.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002042:	4ba6      	ldr	r3, [pc, #664]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002046:	4aa5      	ldr	r2, [pc, #660]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002048:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800204c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d00a      	beq.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800205a:	4ba0      	ldr	r3, [pc, #640]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800205c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002060:	f023 0203 	bic.w	r2, r3, #3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	499c      	ldr	r1, [pc, #624]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800206a:	4313      	orrs	r3, r2
 800206c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d00a      	beq.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800207c:	4b97      	ldr	r3, [pc, #604]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800207e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002082:	f023 020c 	bic.w	r2, r3, #12
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	4994      	ldr	r1, [pc, #592]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800208c:	4313      	orrs	r3, r2
 800208e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0304 	and.w	r3, r3, #4
 800209a:	2b00      	cmp	r3, #0
 800209c:	d00a      	beq.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800209e:	4b8f      	ldr	r3, [pc, #572]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020a4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	498b      	ldr	r1, [pc, #556]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020ae:	4313      	orrs	r3, r2
 80020b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0308 	and.w	r3, r3, #8
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d00a      	beq.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020c0:	4b86      	ldr	r3, [pc, #536]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	691b      	ldr	r3, [r3, #16]
 80020ce:	4983      	ldr	r1, [pc, #524]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020d0:	4313      	orrs	r3, r2
 80020d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0320 	and.w	r3, r3, #32
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00a      	beq.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020e2:	4b7e      	ldr	r3, [pc, #504]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020e8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	695b      	ldr	r3, [r3, #20]
 80020f0:	497a      	ldr	r1, [pc, #488]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020f2:	4313      	orrs	r3, r2
 80020f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002100:	2b00      	cmp	r3, #0
 8002102:	d00a      	beq.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002104:	4b75      	ldr	r3, [pc, #468]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800210a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	4972      	ldr	r1, [pc, #456]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002114:	4313      	orrs	r3, r2
 8002116:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002122:	2b00      	cmp	r3, #0
 8002124:	d00a      	beq.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002126:	4b6d      	ldr	r3, [pc, #436]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800212c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	69db      	ldr	r3, [r3, #28]
 8002134:	4969      	ldr	r1, [pc, #420]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002136:	4313      	orrs	r3, r2
 8002138:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002144:	2b00      	cmp	r3, #0
 8002146:	d00a      	beq.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002148:	4b64      	ldr	r3, [pc, #400]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800214a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800214e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	4961      	ldr	r1, [pc, #388]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002158:	4313      	orrs	r3, r2
 800215a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002166:	2b00      	cmp	r3, #0
 8002168:	d00a      	beq.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800216a:	4b5c      	ldr	r3, [pc, #368]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800216c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002170:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002178:	4958      	ldr	r1, [pc, #352]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800217a:	4313      	orrs	r3, r2
 800217c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002188:	2b00      	cmp	r3, #0
 800218a:	d015      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800218c:	4b53      	ldr	r3, [pc, #332]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800218e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002192:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800219a:	4950      	ldr	r1, [pc, #320]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800219c:	4313      	orrs	r3, r2
 800219e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80021aa:	d105      	bne.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021ac:	4b4b      	ldr	r3, [pc, #300]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	4a4a      	ldr	r2, [pc, #296]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021b6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d015      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80021c4:	4b45      	ldr	r3, [pc, #276]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d2:	4942      	ldr	r1, [pc, #264]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021e2:	d105      	bne.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021e4:	4b3d      	ldr	r3, [pc, #244]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	4a3c      	ldr	r2, [pc, #240]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021ee:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d015      	beq.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80021fc:	4b37      	ldr	r3, [pc, #220]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002202:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	4934      	ldr	r1, [pc, #208]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800220c:	4313      	orrs	r3, r2
 800220e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800221a:	d105      	bne.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800221c:	4b2f      	ldr	r3, [pc, #188]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	4a2e      	ldr	r2, [pc, #184]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002222:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002226:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d015      	beq.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002234:	4b29      	ldr	r3, [pc, #164]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800223a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002242:	4926      	ldr	r1, [pc, #152]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002244:	4313      	orrs	r3, r2
 8002246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800224e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002252:	d105      	bne.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002254:	4b21      	ldr	r3, [pc, #132]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	4a20      	ldr	r2, [pc, #128]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800225a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800225e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d015      	beq.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800226c:	4b1b      	ldr	r3, [pc, #108]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800226e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002272:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800227a:	4918      	ldr	r1, [pc, #96]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800227c:	4313      	orrs	r3, r2
 800227e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002286:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800228a:	d105      	bne.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800228c:	4b13      	ldr	r3, [pc, #76]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	4a12      	ldr	r2, [pc, #72]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002292:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002296:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d015      	beq.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80022a4:	4b0d      	ldr	r3, [pc, #52]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022aa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022b2:	490a      	ldr	r1, [pc, #40]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80022c2:	d105      	bne.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80022c4:	4b05      	ldr	r3, [pc, #20]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	4a04      	ldr	r2, [pc, #16]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022ce:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80022d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3718      	adds	r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40021000 	.word	0x40021000

080022e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e049      	b.n	8002386 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d106      	bne.n	800230c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f841 	bl	800238e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2202      	movs	r2, #2
 8002310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3304      	adds	r3, #4
 800231c:	4619      	mov	r1, r3
 800231e:	4610      	mov	r0, r2
 8002320:	f000 fa22 	bl	8002768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002396:	bf00      	nop
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
	...

080023a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d001      	beq.n	80023bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e04a      	b.n	8002452 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2202      	movs	r2, #2
 80023c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	68da      	ldr	r2, [r3, #12]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0201 	orr.w	r2, r2, #1
 80023d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a21      	ldr	r2, [pc, #132]	@ (8002460 <HAL_TIM_Base_Start_IT+0xbc>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d018      	beq.n	8002410 <HAL_TIM_Base_Start_IT+0x6c>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023e6:	d013      	beq.n	8002410 <HAL_TIM_Base_Start_IT+0x6c>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a1d      	ldr	r2, [pc, #116]	@ (8002464 <HAL_TIM_Base_Start_IT+0xc0>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d00e      	beq.n	8002410 <HAL_TIM_Base_Start_IT+0x6c>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a1c      	ldr	r2, [pc, #112]	@ (8002468 <HAL_TIM_Base_Start_IT+0xc4>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d009      	beq.n	8002410 <HAL_TIM_Base_Start_IT+0x6c>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a1a      	ldr	r2, [pc, #104]	@ (800246c <HAL_TIM_Base_Start_IT+0xc8>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d004      	beq.n	8002410 <HAL_TIM_Base_Start_IT+0x6c>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a19      	ldr	r2, [pc, #100]	@ (8002470 <HAL_TIM_Base_Start_IT+0xcc>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d115      	bne.n	800243c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689a      	ldr	r2, [r3, #8]
 8002416:	4b17      	ldr	r3, [pc, #92]	@ (8002474 <HAL_TIM_Base_Start_IT+0xd0>)
 8002418:	4013      	ands	r3, r2
 800241a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2b06      	cmp	r3, #6
 8002420:	d015      	beq.n	800244e <HAL_TIM_Base_Start_IT+0xaa>
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002428:	d011      	beq.n	800244e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f042 0201 	orr.w	r2, r2, #1
 8002438:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800243a:	e008      	b.n	800244e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f042 0201 	orr.w	r2, r2, #1
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	e000      	b.n	8002450 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800244e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3714      	adds	r7, #20
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	40012c00 	.word	0x40012c00
 8002464:	40000400 	.word	0x40000400
 8002468:	40000800 	.word	0x40000800
 800246c:	40013400 	.word	0x40013400
 8002470:	40014000 	.word	0x40014000
 8002474:	00010007 	.word	0x00010007

08002478 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d020      	beq.n	80024dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d01b      	beq.n	80024dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f06f 0202 	mvn.w	r2, #2
 80024ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2201      	movs	r2, #1
 80024b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	f003 0303 	and.w	r3, r3, #3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d003      	beq.n	80024ca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f000 f931 	bl	800272a <HAL_TIM_IC_CaptureCallback>
 80024c8:	e005      	b.n	80024d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f923 	bl	8002716 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 f934 	bl	800273e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	f003 0304 	and.w	r3, r3, #4
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d020      	beq.n	8002528 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f003 0304 	and.w	r3, r3, #4
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d01b      	beq.n	8002528 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f06f 0204 	mvn.w	r2, #4
 80024f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2202      	movs	r2, #2
 80024fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f90b 	bl	800272a <HAL_TIM_IC_CaptureCallback>
 8002514:	e005      	b.n	8002522 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 f8fd 	bl	8002716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f000 f90e 	bl	800273e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	f003 0308 	and.w	r3, r3, #8
 800252e:	2b00      	cmp	r3, #0
 8002530:	d020      	beq.n	8002574 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f003 0308 	and.w	r3, r3, #8
 8002538:	2b00      	cmp	r3, #0
 800253a:	d01b      	beq.n	8002574 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f06f 0208 	mvn.w	r2, #8
 8002544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2204      	movs	r2, #4
 800254a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	f003 0303 	and.w	r3, r3, #3
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f8e5 	bl	800272a <HAL_TIM_IC_CaptureCallback>
 8002560:	e005      	b.n	800256e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 f8d7 	bl	8002716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 f8e8 	bl	800273e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	f003 0310 	and.w	r3, r3, #16
 800257a:	2b00      	cmp	r3, #0
 800257c:	d020      	beq.n	80025c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f003 0310 	and.w	r3, r3, #16
 8002584:	2b00      	cmp	r3, #0
 8002586:	d01b      	beq.n	80025c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f06f 0210 	mvn.w	r2, #16
 8002590:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2208      	movs	r2, #8
 8002596:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d003      	beq.n	80025ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f000 f8bf 	bl	800272a <HAL_TIM_IC_CaptureCallback>
 80025ac:	e005      	b.n	80025ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f000 f8b1 	bl	8002716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f000 f8c2 	bl	800273e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d00c      	beq.n	80025e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f003 0301 	and.w	r3, r3, #1
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d007      	beq.n	80025e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f06f 0201 	mvn.w	r2, #1
 80025dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f7fe f95a 	bl	8000898 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d104      	bne.n	80025f8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d00c      	beq.n	8002612 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d007      	beq.n	8002612 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800260a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f000 f951 	bl	80028b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002618:	2b00      	cmp	r3, #0
 800261a:	d00c      	beq.n	8002636 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002622:	2b00      	cmp	r3, #0
 8002624:	d007      	beq.n	8002636 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800262e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 f949 	bl	80028c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800263c:	2b00      	cmp	r3, #0
 800263e:	d00c      	beq.n	800265a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002646:	2b00      	cmp	r3, #0
 8002648:	d007      	beq.n	800265a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002652:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f000 f87c 	bl	8002752 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	f003 0320 	and.w	r3, r3, #32
 8002660:	2b00      	cmp	r3, #0
 8002662:	d00c      	beq.n	800267e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f003 0320 	and.w	r3, r3, #32
 800266a:	2b00      	cmp	r3, #0
 800266c:	d007      	beq.n	800267e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f06f 0220 	mvn.w	r2, #32
 8002676:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f000 f911 	bl	80028a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00c      	beq.n	80026a2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d007      	beq.n	80026a2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800269a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f000 f91d 	bl	80028dc <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d00c      	beq.n	80026c6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d007      	beq.n	80026c6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80026be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 f915 	bl	80028f0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00c      	beq.n	80026ea <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d007      	beq.n	80026ea <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80026e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 f90d 	bl	8002904 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d00c      	beq.n	800270e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d007      	beq.n	800270e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8002706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f000 f905 	bl	8002918 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800270e:	bf00      	nop
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800272a:	b480      	push	{r7}
 800272c:	b083      	sub	sp, #12
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800273e:	b480      	push	{r7}
 8002740:	b083      	sub	sp, #12
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr

08002752 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800275a:	bf00      	nop
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
	...

08002768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	4a42      	ldr	r2, [pc, #264]	@ (8002884 <TIM_Base_SetConfig+0x11c>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d00f      	beq.n	80027a0 <TIM_Base_SetConfig+0x38>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002786:	d00b      	beq.n	80027a0 <TIM_Base_SetConfig+0x38>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	4a3f      	ldr	r2, [pc, #252]	@ (8002888 <TIM_Base_SetConfig+0x120>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d007      	beq.n	80027a0 <TIM_Base_SetConfig+0x38>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a3e      	ldr	r2, [pc, #248]	@ (800288c <TIM_Base_SetConfig+0x124>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d003      	beq.n	80027a0 <TIM_Base_SetConfig+0x38>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a3d      	ldr	r2, [pc, #244]	@ (8002890 <TIM_Base_SetConfig+0x128>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d108      	bne.n	80027b2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a33      	ldr	r2, [pc, #204]	@ (8002884 <TIM_Base_SetConfig+0x11c>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d01b      	beq.n	80027f2 <TIM_Base_SetConfig+0x8a>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027c0:	d017      	beq.n	80027f2 <TIM_Base_SetConfig+0x8a>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a30      	ldr	r2, [pc, #192]	@ (8002888 <TIM_Base_SetConfig+0x120>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d013      	beq.n	80027f2 <TIM_Base_SetConfig+0x8a>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a2f      	ldr	r2, [pc, #188]	@ (800288c <TIM_Base_SetConfig+0x124>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d00f      	beq.n	80027f2 <TIM_Base_SetConfig+0x8a>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a2e      	ldr	r2, [pc, #184]	@ (8002890 <TIM_Base_SetConfig+0x128>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d00b      	beq.n	80027f2 <TIM_Base_SetConfig+0x8a>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a2d      	ldr	r2, [pc, #180]	@ (8002894 <TIM_Base_SetConfig+0x12c>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d007      	beq.n	80027f2 <TIM_Base_SetConfig+0x8a>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a2c      	ldr	r2, [pc, #176]	@ (8002898 <TIM_Base_SetConfig+0x130>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d003      	beq.n	80027f2 <TIM_Base_SetConfig+0x8a>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a2b      	ldr	r2, [pc, #172]	@ (800289c <TIM_Base_SetConfig+0x134>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d108      	bne.n	8002804 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	4313      	orrs	r3, r2
 8002802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	695b      	ldr	r3, [r3, #20]
 800280e:	4313      	orrs	r3, r2
 8002810:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a16      	ldr	r2, [pc, #88]	@ (8002884 <TIM_Base_SetConfig+0x11c>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d00f      	beq.n	8002850 <TIM_Base_SetConfig+0xe8>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a17      	ldr	r2, [pc, #92]	@ (8002890 <TIM_Base_SetConfig+0x128>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d00b      	beq.n	8002850 <TIM_Base_SetConfig+0xe8>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a16      	ldr	r2, [pc, #88]	@ (8002894 <TIM_Base_SetConfig+0x12c>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d007      	beq.n	8002850 <TIM_Base_SetConfig+0xe8>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a15      	ldr	r2, [pc, #84]	@ (8002898 <TIM_Base_SetConfig+0x130>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d003      	beq.n	8002850 <TIM_Base_SetConfig+0xe8>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a14      	ldr	r2, [pc, #80]	@ (800289c <TIM_Base_SetConfig+0x134>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d103      	bne.n	8002858 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	691a      	ldr	r2, [r3, #16]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	f003 0301 	and.w	r3, r3, #1
 8002866:	2b01      	cmp	r3, #1
 8002868:	d105      	bne.n	8002876 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	f023 0201 	bic.w	r2, r3, #1
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	611a      	str	r2, [r3, #16]
  }
}
 8002876:	bf00      	nop
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	40012c00 	.word	0x40012c00
 8002888:	40000400 	.word	0x40000400
 800288c:	40000800 	.word	0x40000800
 8002890:	40013400 	.word	0x40013400
 8002894:	40014000 	.word	0x40014000
 8002898:	40014400 	.word	0x40014400
 800289c:	40014800 	.word	0x40014800

080028a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80028f8:	bf00      	nop
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800290c:	bf00      	nop
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8002920:	bf00      	nop
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e042      	b.n	80029c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002944:	2b00      	cmp	r3, #0
 8002946:	d106      	bne.n	8002956 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f7fe f975 	bl	8000c40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2224      	movs	r2, #36	@ 0x24
 800295a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 0201 	bic.w	r2, r2, #1
 800296c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002972:	2b00      	cmp	r3, #0
 8002974:	d002      	beq.n	800297c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 fb82 	bl	8003080 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f000 f8b3 	bl	8002ae8 <UART_SetConfig>
 8002982:	4603      	mov	r3, r0
 8002984:	2b01      	cmp	r3, #1
 8002986:	d101      	bne.n	800298c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e01b      	b.n	80029c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800299a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689a      	ldr	r2, [r3, #8]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80029aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 0201 	orr.w	r2, r2, #1
 80029ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f000 fc01 	bl	80031c4 <UART_CheckIdleState>
 80029c2:	4603      	mov	r3, r0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3708      	adds	r7, #8
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b08a      	sub	sp, #40	@ 0x28
 80029d0:	af02      	add	r7, sp, #8
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	603b      	str	r3, [r7, #0]
 80029d8:	4613      	mov	r3, r2
 80029da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029e2:	2b20      	cmp	r3, #32
 80029e4:	d17b      	bne.n	8002ade <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d002      	beq.n	80029f2 <HAL_UART_Transmit+0x26>
 80029ec:	88fb      	ldrh	r3, [r7, #6]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e074      	b.n	8002ae0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2221      	movs	r2, #33	@ 0x21
 8002a02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a06:	f7fe f9c7 	bl	8000d98 <HAL_GetTick>
 8002a0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	88fa      	ldrh	r2, [r7, #6]
 8002a10:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	88fa      	ldrh	r2, [r7, #6]
 8002a18:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a24:	d108      	bne.n	8002a38 <HAL_UART_Transmit+0x6c>
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d104      	bne.n	8002a38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	61bb      	str	r3, [r7, #24]
 8002a36:	e003      	b.n	8002a40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002a40:	e030      	b.n	8002aa4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	2180      	movs	r1, #128	@ 0x80
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f000 fc63 	bl	8003318 <UART_WaitOnFlagUntilTimeout>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d005      	beq.n	8002a64 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	e03d      	b.n	8002ae0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10b      	bne.n	8002a82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	881b      	ldrh	r3, [r3, #0]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a78:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	3302      	adds	r3, #2
 8002a7e:	61bb      	str	r3, [r7, #24]
 8002a80:	e007      	b.n	8002a92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	781a      	ldrb	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	b29a      	uxth	r2, r3
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d1c8      	bne.n	8002a42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	9300      	str	r3, [sp, #0]
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	2140      	movs	r1, #64	@ 0x40
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f000 fc2c 	bl	8003318 <UART_WaitOnFlagUntilTimeout>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d005      	beq.n	8002ad2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2220      	movs	r2, #32
 8002aca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e006      	b.n	8002ae0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002ada:	2300      	movs	r3, #0
 8002adc:	e000      	b.n	8002ae0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002ade:	2302      	movs	r3, #2
  }
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3720      	adds	r7, #32
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ae8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002aec:	b08c      	sub	sp, #48	@ 0x30
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002af2:	2300      	movs	r3, #0
 8002af4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	689a      	ldr	r2, [r3, #8]
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	431a      	orrs	r2, r3
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	695b      	ldr	r3, [r3, #20]
 8002b06:	431a      	orrs	r2, r3
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	69db      	ldr	r3, [r3, #28]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	4bab      	ldr	r3, [pc, #684]	@ (8002dc4 <UART_SetConfig+0x2dc>)
 8002b18:	4013      	ands	r3, r2
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	6812      	ldr	r2, [r2, #0]
 8002b1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b20:	430b      	orrs	r3, r1
 8002b22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	68da      	ldr	r2, [r3, #12]
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4aa0      	ldr	r2, [pc, #640]	@ (8002dc8 <UART_SetConfig+0x2e0>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d004      	beq.n	8002b54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b50:	4313      	orrs	r3, r2
 8002b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002b5e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002b62:	697a      	ldr	r2, [r7, #20]
 8002b64:	6812      	ldr	r2, [r2, #0]
 8002b66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b68:	430b      	orrs	r3, r1
 8002b6a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b72:	f023 010f 	bic.w	r1, r3, #15
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a91      	ldr	r2, [pc, #580]	@ (8002dcc <UART_SetConfig+0x2e4>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d125      	bne.n	8002bd8 <UART_SetConfig+0xf0>
 8002b8c:	4b90      	ldr	r3, [pc, #576]	@ (8002dd0 <UART_SetConfig+0x2e8>)
 8002b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b92:	f003 0303 	and.w	r3, r3, #3
 8002b96:	2b03      	cmp	r3, #3
 8002b98:	d81a      	bhi.n	8002bd0 <UART_SetConfig+0xe8>
 8002b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8002ba0 <UART_SetConfig+0xb8>)
 8002b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ba0:	08002bb1 	.word	0x08002bb1
 8002ba4:	08002bc1 	.word	0x08002bc1
 8002ba8:	08002bb9 	.word	0x08002bb9
 8002bac:	08002bc9 	.word	0x08002bc9
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bb6:	e0d6      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002bb8:	2302      	movs	r3, #2
 8002bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bbe:	e0d2      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002bc0:	2304      	movs	r3, #4
 8002bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bc6:	e0ce      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002bc8:	2308      	movs	r3, #8
 8002bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bce:	e0ca      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002bd0:	2310      	movs	r3, #16
 8002bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bd6:	e0c6      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a7d      	ldr	r2, [pc, #500]	@ (8002dd4 <UART_SetConfig+0x2ec>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d138      	bne.n	8002c54 <UART_SetConfig+0x16c>
 8002be2:	4b7b      	ldr	r3, [pc, #492]	@ (8002dd0 <UART_SetConfig+0x2e8>)
 8002be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002be8:	f003 030c 	and.w	r3, r3, #12
 8002bec:	2b0c      	cmp	r3, #12
 8002bee:	d82d      	bhi.n	8002c4c <UART_SetConfig+0x164>
 8002bf0:	a201      	add	r2, pc, #4	@ (adr r2, 8002bf8 <UART_SetConfig+0x110>)
 8002bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf6:	bf00      	nop
 8002bf8:	08002c2d 	.word	0x08002c2d
 8002bfc:	08002c4d 	.word	0x08002c4d
 8002c00:	08002c4d 	.word	0x08002c4d
 8002c04:	08002c4d 	.word	0x08002c4d
 8002c08:	08002c3d 	.word	0x08002c3d
 8002c0c:	08002c4d 	.word	0x08002c4d
 8002c10:	08002c4d 	.word	0x08002c4d
 8002c14:	08002c4d 	.word	0x08002c4d
 8002c18:	08002c35 	.word	0x08002c35
 8002c1c:	08002c4d 	.word	0x08002c4d
 8002c20:	08002c4d 	.word	0x08002c4d
 8002c24:	08002c4d 	.word	0x08002c4d
 8002c28:	08002c45 	.word	0x08002c45
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c32:	e098      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002c34:	2302      	movs	r3, #2
 8002c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c3a:	e094      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002c3c:	2304      	movs	r3, #4
 8002c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c42:	e090      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002c44:	2308      	movs	r3, #8
 8002c46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c4a:	e08c      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002c4c:	2310      	movs	r3, #16
 8002c4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c52:	e088      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a5f      	ldr	r2, [pc, #380]	@ (8002dd8 <UART_SetConfig+0x2f0>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d125      	bne.n	8002caa <UART_SetConfig+0x1c2>
 8002c5e:	4b5c      	ldr	r3, [pc, #368]	@ (8002dd0 <UART_SetConfig+0x2e8>)
 8002c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c64:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002c68:	2b30      	cmp	r3, #48	@ 0x30
 8002c6a:	d016      	beq.n	8002c9a <UART_SetConfig+0x1b2>
 8002c6c:	2b30      	cmp	r3, #48	@ 0x30
 8002c6e:	d818      	bhi.n	8002ca2 <UART_SetConfig+0x1ba>
 8002c70:	2b20      	cmp	r3, #32
 8002c72:	d00a      	beq.n	8002c8a <UART_SetConfig+0x1a2>
 8002c74:	2b20      	cmp	r3, #32
 8002c76:	d814      	bhi.n	8002ca2 <UART_SetConfig+0x1ba>
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d002      	beq.n	8002c82 <UART_SetConfig+0x19a>
 8002c7c:	2b10      	cmp	r3, #16
 8002c7e:	d008      	beq.n	8002c92 <UART_SetConfig+0x1aa>
 8002c80:	e00f      	b.n	8002ca2 <UART_SetConfig+0x1ba>
 8002c82:	2300      	movs	r3, #0
 8002c84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c88:	e06d      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c90:	e069      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002c92:	2304      	movs	r3, #4
 8002c94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c98:	e065      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002c9a:	2308      	movs	r3, #8
 8002c9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ca0:	e061      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002ca2:	2310      	movs	r3, #16
 8002ca4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ca8:	e05d      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a4b      	ldr	r2, [pc, #300]	@ (8002ddc <UART_SetConfig+0x2f4>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d125      	bne.n	8002d00 <UART_SetConfig+0x218>
 8002cb4:	4b46      	ldr	r3, [pc, #280]	@ (8002dd0 <UART_SetConfig+0x2e8>)
 8002cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002cbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8002cc0:	d016      	beq.n	8002cf0 <UART_SetConfig+0x208>
 8002cc2:	2bc0      	cmp	r3, #192	@ 0xc0
 8002cc4:	d818      	bhi.n	8002cf8 <UART_SetConfig+0x210>
 8002cc6:	2b80      	cmp	r3, #128	@ 0x80
 8002cc8:	d00a      	beq.n	8002ce0 <UART_SetConfig+0x1f8>
 8002cca:	2b80      	cmp	r3, #128	@ 0x80
 8002ccc:	d814      	bhi.n	8002cf8 <UART_SetConfig+0x210>
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d002      	beq.n	8002cd8 <UART_SetConfig+0x1f0>
 8002cd2:	2b40      	cmp	r3, #64	@ 0x40
 8002cd4:	d008      	beq.n	8002ce8 <UART_SetConfig+0x200>
 8002cd6:	e00f      	b.n	8002cf8 <UART_SetConfig+0x210>
 8002cd8:	2300      	movs	r3, #0
 8002cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cde:	e042      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ce6:	e03e      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002ce8:	2304      	movs	r3, #4
 8002cea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cee:	e03a      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002cf0:	2308      	movs	r3, #8
 8002cf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cf6:	e036      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002cf8:	2310      	movs	r3, #16
 8002cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cfe:	e032      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a30      	ldr	r2, [pc, #192]	@ (8002dc8 <UART_SetConfig+0x2e0>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d12a      	bne.n	8002d60 <UART_SetConfig+0x278>
 8002d0a:	4b31      	ldr	r3, [pc, #196]	@ (8002dd0 <UART_SetConfig+0x2e8>)
 8002d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002d14:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002d18:	d01a      	beq.n	8002d50 <UART_SetConfig+0x268>
 8002d1a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002d1e:	d81b      	bhi.n	8002d58 <UART_SetConfig+0x270>
 8002d20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d24:	d00c      	beq.n	8002d40 <UART_SetConfig+0x258>
 8002d26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d2a:	d815      	bhi.n	8002d58 <UART_SetConfig+0x270>
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d003      	beq.n	8002d38 <UART_SetConfig+0x250>
 8002d30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d34:	d008      	beq.n	8002d48 <UART_SetConfig+0x260>
 8002d36:	e00f      	b.n	8002d58 <UART_SetConfig+0x270>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d3e:	e012      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002d40:	2302      	movs	r3, #2
 8002d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d46:	e00e      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002d48:	2304      	movs	r3, #4
 8002d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d4e:	e00a      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002d50:	2308      	movs	r3, #8
 8002d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d56:	e006      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002d58:	2310      	movs	r3, #16
 8002d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d5e:	e002      	b.n	8002d66 <UART_SetConfig+0x27e>
 8002d60:	2310      	movs	r3, #16
 8002d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a17      	ldr	r2, [pc, #92]	@ (8002dc8 <UART_SetConfig+0x2e0>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	f040 80a8 	bne.w	8002ec2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002d72:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002d76:	2b08      	cmp	r3, #8
 8002d78:	d834      	bhi.n	8002de4 <UART_SetConfig+0x2fc>
 8002d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8002d80 <UART_SetConfig+0x298>)
 8002d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d80:	08002da5 	.word	0x08002da5
 8002d84:	08002de5 	.word	0x08002de5
 8002d88:	08002dad 	.word	0x08002dad
 8002d8c:	08002de5 	.word	0x08002de5
 8002d90:	08002db3 	.word	0x08002db3
 8002d94:	08002de5 	.word	0x08002de5
 8002d98:	08002de5 	.word	0x08002de5
 8002d9c:	08002de5 	.word	0x08002de5
 8002da0:	08002dbb 	.word	0x08002dbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002da4:	f7ff f808 	bl	8001db8 <HAL_RCC_GetPCLK1Freq>
 8002da8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002daa:	e021      	b.n	8002df0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002dac:	4b0c      	ldr	r3, [pc, #48]	@ (8002de0 <UART_SetConfig+0x2f8>)
 8002dae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002db0:	e01e      	b.n	8002df0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002db2:	f7fe ff93 	bl	8001cdc <HAL_RCC_GetSysClockFreq>
 8002db6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002db8:	e01a      	b.n	8002df0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002dba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002dbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002dc0:	e016      	b.n	8002df0 <UART_SetConfig+0x308>
 8002dc2:	bf00      	nop
 8002dc4:	cfff69f3 	.word	0xcfff69f3
 8002dc8:	40008000 	.word	0x40008000
 8002dcc:	40013800 	.word	0x40013800
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	40004400 	.word	0x40004400
 8002dd8:	40004800 	.word	0x40004800
 8002ddc:	40004c00 	.word	0x40004c00
 8002de0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002de4:	2300      	movs	r3, #0
 8002de6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002dee:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f000 812a 	beq.w	800304c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfc:	4a9e      	ldr	r2, [pc, #632]	@ (8003078 <UART_SetConfig+0x590>)
 8002dfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e02:	461a      	mov	r2, r3
 8002e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e06:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	4613      	mov	r3, r2
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	4413      	add	r3, r2
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d305      	bcc.n	8002e28 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002e22:	69ba      	ldr	r2, [r7, #24]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d903      	bls.n	8002e30 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002e2e:	e10d      	b.n	800304c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e32:	2200      	movs	r2, #0
 8002e34:	60bb      	str	r3, [r7, #8]
 8002e36:	60fa      	str	r2, [r7, #12]
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e3c:	4a8e      	ldr	r2, [pc, #568]	@ (8003078 <UART_SetConfig+0x590>)
 8002e3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	2200      	movs	r2, #0
 8002e46:	603b      	str	r3, [r7, #0]
 8002e48:	607a      	str	r2, [r7, #4]
 8002e4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e4e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002e52:	f7fd f9e5 	bl	8000220 <__aeabi_uldivmod>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	4610      	mov	r0, r2
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	f04f 0200 	mov.w	r2, #0
 8002e62:	f04f 0300 	mov.w	r3, #0
 8002e66:	020b      	lsls	r3, r1, #8
 8002e68:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002e6c:	0202      	lsls	r2, r0, #8
 8002e6e:	6979      	ldr	r1, [r7, #20]
 8002e70:	6849      	ldr	r1, [r1, #4]
 8002e72:	0849      	lsrs	r1, r1, #1
 8002e74:	2000      	movs	r0, #0
 8002e76:	460c      	mov	r4, r1
 8002e78:	4605      	mov	r5, r0
 8002e7a:	eb12 0804 	adds.w	r8, r2, r4
 8002e7e:	eb43 0905 	adc.w	r9, r3, r5
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	469a      	mov	sl, r3
 8002e8a:	4693      	mov	fp, r2
 8002e8c:	4652      	mov	r2, sl
 8002e8e:	465b      	mov	r3, fp
 8002e90:	4640      	mov	r0, r8
 8002e92:	4649      	mov	r1, r9
 8002e94:	f7fd f9c4 	bl	8000220 <__aeabi_uldivmod>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002ea0:	6a3b      	ldr	r3, [r7, #32]
 8002ea2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ea6:	d308      	bcc.n	8002eba <UART_SetConfig+0x3d2>
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002eae:	d204      	bcs.n	8002eba <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6a3a      	ldr	r2, [r7, #32]
 8002eb6:	60da      	str	r2, [r3, #12]
 8002eb8:	e0c8      	b.n	800304c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002ec0:	e0c4      	b.n	800304c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002eca:	d167      	bne.n	8002f9c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002ecc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002ed0:	2b08      	cmp	r3, #8
 8002ed2:	d828      	bhi.n	8002f26 <UART_SetConfig+0x43e>
 8002ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8002edc <UART_SetConfig+0x3f4>)
 8002ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eda:	bf00      	nop
 8002edc:	08002f01 	.word	0x08002f01
 8002ee0:	08002f09 	.word	0x08002f09
 8002ee4:	08002f11 	.word	0x08002f11
 8002ee8:	08002f27 	.word	0x08002f27
 8002eec:	08002f17 	.word	0x08002f17
 8002ef0:	08002f27 	.word	0x08002f27
 8002ef4:	08002f27 	.word	0x08002f27
 8002ef8:	08002f27 	.word	0x08002f27
 8002efc:	08002f1f 	.word	0x08002f1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f00:	f7fe ff5a 	bl	8001db8 <HAL_RCC_GetPCLK1Freq>
 8002f04:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002f06:	e014      	b.n	8002f32 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f08:	f7fe ff6c 	bl	8001de4 <HAL_RCC_GetPCLK2Freq>
 8002f0c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002f0e:	e010      	b.n	8002f32 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f10:	4b5a      	ldr	r3, [pc, #360]	@ (800307c <UART_SetConfig+0x594>)
 8002f12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002f14:	e00d      	b.n	8002f32 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f16:	f7fe fee1 	bl	8001cdc <HAL_RCC_GetSysClockFreq>
 8002f1a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002f1c:	e009      	b.n	8002f32 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002f24:	e005      	b.n	8002f32 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002f30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	f000 8089 	beq.w	800304c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3e:	4a4e      	ldr	r2, [pc, #312]	@ (8003078 <UART_SetConfig+0x590>)
 8002f40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f44:	461a      	mov	r2, r3
 8002f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f48:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f4c:	005a      	lsls	r2, r3, #1
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	085b      	lsrs	r3, r3, #1
 8002f54:	441a      	add	r2, r3
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f5e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f60:	6a3b      	ldr	r3, [r7, #32]
 8002f62:	2b0f      	cmp	r3, #15
 8002f64:	d916      	bls.n	8002f94 <UART_SetConfig+0x4ac>
 8002f66:	6a3b      	ldr	r3, [r7, #32]
 8002f68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f6c:	d212      	bcs.n	8002f94 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f6e:	6a3b      	ldr	r3, [r7, #32]
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	f023 030f 	bic.w	r3, r3, #15
 8002f76:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f78:	6a3b      	ldr	r3, [r7, #32]
 8002f7a:	085b      	lsrs	r3, r3, #1
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	f003 0307 	and.w	r3, r3, #7
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	8bfb      	ldrh	r3, [r7, #30]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	8bfa      	ldrh	r2, [r7, #30]
 8002f90:	60da      	str	r2, [r3, #12]
 8002f92:	e05b      	b.n	800304c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002f9a:	e057      	b.n	800304c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f9c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002fa0:	2b08      	cmp	r3, #8
 8002fa2:	d828      	bhi.n	8002ff6 <UART_SetConfig+0x50e>
 8002fa4:	a201      	add	r2, pc, #4	@ (adr r2, 8002fac <UART_SetConfig+0x4c4>)
 8002fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002faa:	bf00      	nop
 8002fac:	08002fd1 	.word	0x08002fd1
 8002fb0:	08002fd9 	.word	0x08002fd9
 8002fb4:	08002fe1 	.word	0x08002fe1
 8002fb8:	08002ff7 	.word	0x08002ff7
 8002fbc:	08002fe7 	.word	0x08002fe7
 8002fc0:	08002ff7 	.word	0x08002ff7
 8002fc4:	08002ff7 	.word	0x08002ff7
 8002fc8:	08002ff7 	.word	0x08002ff7
 8002fcc:	08002fef 	.word	0x08002fef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fd0:	f7fe fef2 	bl	8001db8 <HAL_RCC_GetPCLK1Freq>
 8002fd4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002fd6:	e014      	b.n	8003002 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002fd8:	f7fe ff04 	bl	8001de4 <HAL_RCC_GetPCLK2Freq>
 8002fdc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002fde:	e010      	b.n	8003002 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002fe0:	4b26      	ldr	r3, [pc, #152]	@ (800307c <UART_SetConfig+0x594>)
 8002fe2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002fe4:	e00d      	b.n	8003002 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fe6:	f7fe fe79 	bl	8001cdc <HAL_RCC_GetSysClockFreq>
 8002fea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002fec:	e009      	b.n	8003002 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ff2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002ff4:	e005      	b.n	8003002 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003000:	bf00      	nop
    }

    if (pclk != 0U)
 8003002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003004:	2b00      	cmp	r3, #0
 8003006:	d021      	beq.n	800304c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300c:	4a1a      	ldr	r2, [pc, #104]	@ (8003078 <UART_SetConfig+0x590>)
 800300e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003012:	461a      	mov	r2, r3
 8003014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003016:	fbb3 f2f2 	udiv	r2, r3, r2
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	085b      	lsrs	r3, r3, #1
 8003020:	441a      	add	r2, r3
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	fbb2 f3f3 	udiv	r3, r2, r3
 800302a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800302c:	6a3b      	ldr	r3, [r7, #32]
 800302e:	2b0f      	cmp	r3, #15
 8003030:	d909      	bls.n	8003046 <UART_SetConfig+0x55e>
 8003032:	6a3b      	ldr	r3, [r7, #32]
 8003034:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003038:	d205      	bcs.n	8003046 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800303a:	6a3b      	ldr	r3, [r7, #32]
 800303c:	b29a      	uxth	r2, r3
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	60da      	str	r2, [r3, #12]
 8003044:	e002      	b.n	800304c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	2201      	movs	r2, #1
 8003050:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	2201      	movs	r2, #1
 8003058:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	2200      	movs	r2, #0
 8003060:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	2200      	movs	r2, #0
 8003066:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003068:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800306c:	4618      	mov	r0, r3
 800306e:	3730      	adds	r7, #48	@ 0x30
 8003070:	46bd      	mov	sp, r7
 8003072:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003076:	bf00      	nop
 8003078:	08005a54 	.word	0x08005a54
 800307c:	00f42400 	.word	0x00f42400

08003080 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800308c:	f003 0308 	and.w	r3, r3, #8
 8003090:	2b00      	cmp	r3, #0
 8003092:	d00a      	beq.n	80030aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	430a      	orrs	r2, r1
 80030a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d00a      	beq.n	80030cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d0:	f003 0302 	and.w	r3, r3, #2
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d00a      	beq.n	80030ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f2:	f003 0304 	and.w	r3, r3, #4
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00a      	beq.n	8003110 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003114:	f003 0310 	and.w	r3, r3, #16
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00a      	beq.n	8003132 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	430a      	orrs	r2, r1
 8003130:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003136:	f003 0320 	and.w	r3, r3, #32
 800313a:	2b00      	cmp	r3, #0
 800313c:	d00a      	beq.n	8003154 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	430a      	orrs	r2, r1
 8003152:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800315c:	2b00      	cmp	r3, #0
 800315e:	d01a      	beq.n	8003196 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	430a      	orrs	r2, r1
 8003174:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800317a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800317e:	d10a      	bne.n	8003196 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	430a      	orrs	r2, r1
 8003194:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800319a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d00a      	beq.n	80031b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	430a      	orrs	r2, r1
 80031b6:	605a      	str	r2, [r3, #4]
  }
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b098      	sub	sp, #96	@ 0x60
 80031c8:	af02      	add	r7, sp, #8
 80031ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80031d4:	f7fd fde0 	bl	8000d98 <HAL_GetTick>
 80031d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0308 	and.w	r3, r3, #8
 80031e4:	2b08      	cmp	r3, #8
 80031e6:	d12f      	bne.n	8003248 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80031ec:	9300      	str	r3, [sp, #0]
 80031ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031f0:	2200      	movs	r2, #0
 80031f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 f88e 	bl	8003318 <UART_WaitOnFlagUntilTimeout>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d022      	beq.n	8003248 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800320a:	e853 3f00 	ldrex	r3, [r3]
 800320e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003212:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003216:	653b      	str	r3, [r7, #80]	@ 0x50
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	461a      	mov	r2, r3
 800321e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003220:	647b      	str	r3, [r7, #68]	@ 0x44
 8003222:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003224:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003226:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003228:	e841 2300 	strex	r3, r2, [r1]
 800322c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800322e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003230:	2b00      	cmp	r3, #0
 8003232:	d1e6      	bne.n	8003202 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2220      	movs	r2, #32
 8003238:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e063      	b.n	8003310 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0304 	and.w	r3, r3, #4
 8003252:	2b04      	cmp	r3, #4
 8003254:	d149      	bne.n	80032ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003256:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800325a:	9300      	str	r3, [sp, #0]
 800325c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800325e:	2200      	movs	r2, #0
 8003260:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f000 f857 	bl	8003318 <UART_WaitOnFlagUntilTimeout>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d03c      	beq.n	80032ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003278:	e853 3f00 	ldrex	r3, [r3]
 800327c:	623b      	str	r3, [r7, #32]
   return(result);
 800327e:	6a3b      	ldr	r3, [r7, #32]
 8003280:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003284:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	461a      	mov	r2, r3
 800328c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800328e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003290:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003292:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003294:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003296:	e841 2300 	strex	r3, r2, [r1]
 800329a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800329c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d1e6      	bne.n	8003270 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	3308      	adds	r3, #8
 80032a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	e853 3f00 	ldrex	r3, [r3]
 80032b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f023 0301 	bic.w	r3, r3, #1
 80032b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	3308      	adds	r3, #8
 80032c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80032c2:	61fa      	str	r2, [r7, #28]
 80032c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032c6:	69b9      	ldr	r1, [r7, #24]
 80032c8:	69fa      	ldr	r2, [r7, #28]
 80032ca:	e841 2300 	strex	r3, r2, [r1]
 80032ce:	617b      	str	r3, [r7, #20]
   return(result);
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1e5      	bne.n	80032a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2220      	movs	r2, #32
 80032da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e012      	b.n	8003310 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2220      	movs	r2, #32
 80032ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2220      	movs	r2, #32
 80032f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	3758      	adds	r7, #88	@ 0x58
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	603b      	str	r3, [r7, #0]
 8003324:	4613      	mov	r3, r2
 8003326:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003328:	e04f      	b.n	80033ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003330:	d04b      	beq.n	80033ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003332:	f7fd fd31 	bl	8000d98 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	429a      	cmp	r2, r3
 8003340:	d302      	bcc.n	8003348 <UART_WaitOnFlagUntilTimeout+0x30>
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d101      	bne.n	800334c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e04e      	b.n	80033ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0304 	and.w	r3, r3, #4
 8003356:	2b00      	cmp	r3, #0
 8003358:	d037      	beq.n	80033ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	2b80      	cmp	r3, #128	@ 0x80
 800335e:	d034      	beq.n	80033ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	2b40      	cmp	r3, #64	@ 0x40
 8003364:	d031      	beq.n	80033ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	69db      	ldr	r3, [r3, #28]
 800336c:	f003 0308 	and.w	r3, r3, #8
 8003370:	2b08      	cmp	r3, #8
 8003372:	d110      	bne.n	8003396 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2208      	movs	r2, #8
 800337a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 f838 	bl	80033f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2208      	movs	r2, #8
 8003386:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e029      	b.n	80033ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033a4:	d111      	bne.n	80033ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80033ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033b0:	68f8      	ldr	r0, [r7, #12]
 80033b2:	f000 f81e 	bl	80033f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2220      	movs	r2, #32
 80033ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e00f      	b.n	80033ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	69da      	ldr	r2, [r3, #28]
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	4013      	ands	r3, r2
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	bf0c      	ite	eq
 80033da:	2301      	moveq	r3, #1
 80033dc:	2300      	movne	r3, #0
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	461a      	mov	r2, r3
 80033e2:	79fb      	ldrb	r3, [r7, #7]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d0a0      	beq.n	800332a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033e8:	2300      	movs	r3, #0
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3710      	adds	r7, #16
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b095      	sub	sp, #84	@ 0x54
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003402:	e853 3f00 	ldrex	r3, [r3]
 8003406:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800340e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	461a      	mov	r2, r3
 8003416:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003418:	643b      	str	r3, [r7, #64]	@ 0x40
 800341a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800341c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800341e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003420:	e841 2300 	strex	r3, r2, [r1]
 8003424:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1e6      	bne.n	80033fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	3308      	adds	r3, #8
 8003432:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003434:	6a3b      	ldr	r3, [r7, #32]
 8003436:	e853 3f00 	ldrex	r3, [r3]
 800343a:	61fb      	str	r3, [r7, #28]
   return(result);
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003442:	f023 0301 	bic.w	r3, r3, #1
 8003446:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	3308      	adds	r3, #8
 800344e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003450:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003452:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003454:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003456:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003458:	e841 2300 	strex	r3, r2, [r1]
 800345c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800345e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1e3      	bne.n	800342c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003468:	2b01      	cmp	r3, #1
 800346a:	d118      	bne.n	800349e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	e853 3f00 	ldrex	r3, [r3]
 8003478:	60bb      	str	r3, [r7, #8]
   return(result);
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	f023 0310 	bic.w	r3, r3, #16
 8003480:	647b      	str	r3, [r7, #68]	@ 0x44
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	461a      	mov	r2, r3
 8003488:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800348a:	61bb      	str	r3, [r7, #24]
 800348c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800348e:	6979      	ldr	r1, [r7, #20]
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	e841 2300 	strex	r3, r2, [r1]
 8003496:	613b      	str	r3, [r7, #16]
   return(result);
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1e6      	bne.n	800346c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2220      	movs	r2, #32
 80034a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80034b2:	bf00      	nop
 80034b4:	3754      	adds	r7, #84	@ 0x54
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr

080034be <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80034be:	b480      	push	{r7}
 80034c0:	b085      	sub	sp, #20
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d101      	bne.n	80034d4 <HAL_UARTEx_DisableFifoMode+0x16>
 80034d0:	2302      	movs	r3, #2
 80034d2:	e027      	b.n	8003524 <HAL_UARTEx_DisableFifoMode+0x66>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2201      	movs	r2, #1
 80034d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2224      	movs	r2, #36	@ 0x24
 80034e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f022 0201 	bic.w	r2, r2, #1
 80034fa:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003502:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2220      	movs	r2, #32
 8003516:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}
 8003524:	4618      	mov	r0, r3
 8003526:	3714      	adds	r7, #20
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003540:	2b01      	cmp	r3, #1
 8003542:	d101      	bne.n	8003548 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003544:	2302      	movs	r3, #2
 8003546:	e02d      	b.n	80035a4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2224      	movs	r2, #36	@ 0x24
 8003554:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0201 	bic.w	r2, r2, #1
 800356e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	683a      	ldr	r2, [r7, #0]
 8003580:	430a      	orrs	r2, r1
 8003582:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 f84f 	bl	8003628 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2220      	movs	r2, #32
 8003596:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3710      	adds	r7, #16
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d101      	bne.n	80035c4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80035c0:	2302      	movs	r3, #2
 80035c2:	e02d      	b.n	8003620 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2224      	movs	r2, #36	@ 0x24
 80035d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f022 0201 	bic.w	r2, r2, #1
 80035ea:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	430a      	orrs	r2, r1
 80035fe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f000 f811 	bl	8003628 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2220      	movs	r2, #32
 8003612:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	3710      	adds	r7, #16
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003634:	2b00      	cmp	r3, #0
 8003636:	d108      	bne.n	800364a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003648:	e031      	b.n	80036ae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800364a:	2308      	movs	r3, #8
 800364c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800364e:	2308      	movs	r3, #8
 8003650:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	0e5b      	lsrs	r3, r3, #25
 800365a:	b2db      	uxtb	r3, r3
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	0f5b      	lsrs	r3, r3, #29
 800366a:	b2db      	uxtb	r3, r3
 800366c:	f003 0307 	and.w	r3, r3, #7
 8003670:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003672:	7bbb      	ldrb	r3, [r7, #14]
 8003674:	7b3a      	ldrb	r2, [r7, #12]
 8003676:	4911      	ldr	r1, [pc, #68]	@ (80036bc <UARTEx_SetNbDataToProcess+0x94>)
 8003678:	5c8a      	ldrb	r2, [r1, r2]
 800367a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800367e:	7b3a      	ldrb	r2, [r7, #12]
 8003680:	490f      	ldr	r1, [pc, #60]	@ (80036c0 <UARTEx_SetNbDataToProcess+0x98>)
 8003682:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003684:	fb93 f3f2 	sdiv	r3, r3, r2
 8003688:	b29a      	uxth	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	7b7a      	ldrb	r2, [r7, #13]
 8003694:	4909      	ldr	r1, [pc, #36]	@ (80036bc <UARTEx_SetNbDataToProcess+0x94>)
 8003696:	5c8a      	ldrb	r2, [r1, r2]
 8003698:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800369c:	7b7a      	ldrb	r2, [r7, #13]
 800369e:	4908      	ldr	r1, [pc, #32]	@ (80036c0 <UARTEx_SetNbDataToProcess+0x98>)
 80036a0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80036a2:	fb93 f3f2 	sdiv	r3, r3, r2
 80036a6:	b29a      	uxth	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80036ae:	bf00      	nop
 80036b0:	3714      	adds	r7, #20
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	08005a6c 	.word	0x08005a6c
 80036c0:	08005a74 	.word	0x08005a74

080036c4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	4603      	mov	r3, r0
 80036cc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80036ce:	2300      	movs	r3, #0
 80036d0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80036d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036d6:	2b84      	cmp	r3, #132	@ 0x84
 80036d8:	d005      	beq.n	80036e6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80036da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	4413      	add	r3, r2
 80036e2:	3303      	adds	r3, #3
 80036e4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80036e6:	68fb      	ldr	r3, [r7, #12]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3714      	adds	r7, #20
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80036f8:	f000 fb34 	bl	8003d64 <vTaskStartScheduler>
  
  return osOK;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	bd80      	pop	{r7, pc}

08003702 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003702:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003704:	b087      	sub	sp, #28
 8003706:	af02      	add	r7, sp, #8
 8003708:	6078      	str	r0, [r7, #4]
 800370a:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685c      	ldr	r4, [r3, #4]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003718:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003720:	4618      	mov	r0, r3
 8003722:	f7ff ffcf 	bl	80036c4 <makeFreeRtosPriority>
 8003726:	4602      	mov	r2, r0
 8003728:	f107 030c 	add.w	r3, r7, #12
 800372c:	9301      	str	r3, [sp, #4]
 800372e:	9200      	str	r2, [sp, #0]
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	4632      	mov	r2, r6
 8003734:	4629      	mov	r1, r5
 8003736:	4620      	mov	r0, r4
 8003738:	f000 f992 	bl	8003a60 <xTaskCreate>
 800373c:	4603      	mov	r3, r0
 800373e:	2b01      	cmp	r3, #1
 8003740:	d001      	beq.n	8003746 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8003742:	2300      	movs	r3, #0
 8003744:	e000      	b.n	8003748 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8003746:	68fb      	ldr	r3, [r7, #12]
}
 8003748:	4618      	mov	r0, r3
 800374a:	3714      	adds	r7, #20
 800374c:	46bd      	mov	sp, r7
 800374e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003750 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <osDelay+0x16>
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	e000      	b.n	8003768 <osDelay+0x18>
 8003766:	2301      	movs	r3, #1
 8003768:	4618      	mov	r0, r3
 800376a:	f000 fac5 	bl	8003cf8 <vTaskDelay>
  
  return osOK;
 800376e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003770:	4618      	mov	r0, r3
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f103 0208 	add.w	r2, r3, #8
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f04f 32ff 	mov.w	r2, #4294967295
 8003790:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f103 0208 	add.w	r2, r3, #8
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f103 0208 	add.w	r2, r3, #8
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80037c6:	bf00      	nop
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr

080037d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037d2:	b480      	push	{r7}
 80037d4:	b085      	sub	sp, #20
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
 80037da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	68fa      	ldr	r2, [r7, #12]
 80037e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	689a      	ldr	r2, [r3, #8]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	683a      	ldr	r2, [r7, #0]
 80037f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	683a      	ldr	r2, [r7, #0]
 80037fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	1c5a      	adds	r2, r3, #1
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	601a      	str	r2, [r3, #0]
}
 800380e:	bf00      	nop
 8003810:	3714      	adds	r7, #20
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr

0800381a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800381a:	b480      	push	{r7}
 800381c:	b085      	sub	sp, #20
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
 8003822:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003830:	d103      	bne.n	800383a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	e00c      	b.n	8003854 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	3308      	adds	r3, #8
 800383e:	60fb      	str	r3, [r7, #12]
 8003840:	e002      	b.n	8003848 <vListInsert+0x2e>
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	60fb      	str	r3, [r7, #12]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	429a      	cmp	r2, r3
 8003852:	d2f6      	bcs.n	8003842 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	683a      	ldr	r2, [r7, #0]
 800386e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	1c5a      	adds	r2, r3, #1
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	601a      	str	r2, [r3, #0]
}
 8003880:	bf00      	nop
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800388c:	b480      	push	{r7}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	691b      	ldr	r3, [r3, #16]
 8003898:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6892      	ldr	r2, [r2, #8]
 80038a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	6852      	ldr	r2, [r2, #4]
 80038ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d103      	bne.n	80038c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	689a      	ldr	r2, [r3, #8]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	1e5a      	subs	r2, r3, #1
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3714      	adds	r7, #20
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d10b      	bne.n	800390c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80038f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038f8:	f383 8811 	msr	BASEPRI, r3
 80038fc:	f3bf 8f6f 	isb	sy
 8003900:	f3bf 8f4f 	dsb	sy
 8003904:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003906:	bf00      	nop
 8003908:	bf00      	nop
 800390a:	e7fd      	b.n	8003908 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800390c:	f001 f80c 	bl	8004928 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003918:	68f9      	ldr	r1, [r7, #12]
 800391a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800391c:	fb01 f303 	mul.w	r3, r1, r3
 8003920:	441a      	add	r2, r3
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800393c:	3b01      	subs	r3, #1
 800393e:	68f9      	ldr	r1, [r7, #12]
 8003940:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003942:	fb01 f303 	mul.w	r3, r1, r3
 8003946:	441a      	add	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	22ff      	movs	r2, #255	@ 0xff
 8003950:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	22ff      	movs	r2, #255	@ 0xff
 8003958:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d114      	bne.n	800398c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d01a      	beq.n	80039a0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	3310      	adds	r3, #16
 800396e:	4618      	mov	r0, r3
 8003970:	f000 fc14 	bl	800419c <xTaskRemoveFromEventList>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d012      	beq.n	80039a0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800397a:	4b0d      	ldr	r3, [pc, #52]	@ (80039b0 <xQueueGenericReset+0xd0>)
 800397c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003980:	601a      	str	r2, [r3, #0]
 8003982:	f3bf 8f4f 	dsb	sy
 8003986:	f3bf 8f6f 	isb	sy
 800398a:	e009      	b.n	80039a0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	3310      	adds	r3, #16
 8003990:	4618      	mov	r0, r3
 8003992:	f7ff fef1 	bl	8003778 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	3324      	adds	r3, #36	@ 0x24
 800399a:	4618      	mov	r0, r3
 800399c:	f7ff feec 	bl	8003778 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80039a0:	f000 fff4 	bl	800498c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80039a4:	2301      	movs	r3, #1
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	e000ed04 	.word	0xe000ed04

080039b4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b08a      	sub	sp, #40	@ 0x28
 80039b8:	af02      	add	r7, sp, #8
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	4613      	mov	r3, r2
 80039c0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d10b      	bne.n	80039e0 <xQueueGenericCreate+0x2c>
	__asm volatile
 80039c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039cc:	f383 8811 	msr	BASEPRI, r3
 80039d0:	f3bf 8f6f 	isb	sy
 80039d4:	f3bf 8f4f 	dsb	sy
 80039d8:	613b      	str	r3, [r7, #16]
}
 80039da:	bf00      	nop
 80039dc:	bf00      	nop
 80039de:	e7fd      	b.n	80039dc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	68ba      	ldr	r2, [r7, #8]
 80039e4:	fb02 f303 	mul.w	r3, r2, r3
 80039e8:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	3348      	adds	r3, #72	@ 0x48
 80039ee:	4618      	mov	r0, r3
 80039f0:	f001 f87a 	bl	8004ae8 <pvPortMalloc>
 80039f4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00d      	beq.n	8003a18 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	3348      	adds	r3, #72	@ 0x48
 8003a04:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003a06:	79fa      	ldrb	r2, [r7, #7]
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	9300      	str	r3, [sp, #0]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	68b9      	ldr	r1, [r7, #8]
 8003a12:	68f8      	ldr	r0, [r7, #12]
 8003a14:	f000 f805 	bl	8003a22 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003a18:	69bb      	ldr	r3, [r7, #24]
	}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3720      	adds	r7, #32
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}

08003a22 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003a22:	b580      	push	{r7, lr}
 8003a24:	b084      	sub	sp, #16
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	60f8      	str	r0, [r7, #12]
 8003a2a:	60b9      	str	r1, [r7, #8]
 8003a2c:	607a      	str	r2, [r7, #4]
 8003a2e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d103      	bne.n	8003a3e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	69ba      	ldr	r2, [r7, #24]
 8003a3a:	601a      	str	r2, [r3, #0]
 8003a3c:	e002      	b.n	8003a44 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	68fa      	ldr	r2, [r7, #12]
 8003a48:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	68ba      	ldr	r2, [r7, #8]
 8003a4e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003a50:	2101      	movs	r1, #1
 8003a52:	69b8      	ldr	r0, [r7, #24]
 8003a54:	f7ff ff44 	bl	80038e0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003a58:	bf00      	nop
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b08c      	sub	sp, #48	@ 0x30
 8003a64:	af04      	add	r7, sp, #16
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	603b      	str	r3, [r7, #0]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003a70:	88fb      	ldrh	r3, [r7, #6]
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	4618      	mov	r0, r3
 8003a76:	f001 f837 	bl	8004ae8 <pvPortMalloc>
 8003a7a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00e      	beq.n	8003aa0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003a82:	20a0      	movs	r0, #160	@ 0xa0
 8003a84:	f001 f830 	bl	8004ae8 <pvPortMalloc>
 8003a88:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d003      	beq.n	8003a98 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a96:	e005      	b.n	8003aa4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003a98:	6978      	ldr	r0, [r7, #20]
 8003a9a:	f001 f8f3 	bl	8004c84 <vPortFree>
 8003a9e:	e001      	b.n	8003aa4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d013      	beq.n	8003ad2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003aaa:	88fa      	ldrh	r2, [r7, #6]
 8003aac:	2300      	movs	r3, #0
 8003aae:	9303      	str	r3, [sp, #12]
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	9302      	str	r3, [sp, #8]
 8003ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab6:	9301      	str	r3, [sp, #4]
 8003ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	68b9      	ldr	r1, [r7, #8]
 8003ac0:	68f8      	ldr	r0, [r7, #12]
 8003ac2:	f000 f80f 	bl	8003ae4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ac6:	69f8      	ldr	r0, [r7, #28]
 8003ac8:	f000 f8ac 	bl	8003c24 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003acc:	2301      	movs	r3, #1
 8003ace:	61bb      	str	r3, [r7, #24]
 8003ad0:	e002      	b.n	8003ad8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ad6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003ad8:	69bb      	ldr	r3, [r7, #24]
	}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3720      	adds	r7, #32
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
	...

08003ae4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b088      	sub	sp, #32
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
 8003af0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003afc:	3b01      	subs	r3, #1
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	4413      	add	r3, r2
 8003b02:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	f023 0307 	bic.w	r3, r3, #7
 8003b0a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003b0c:	69bb      	ldr	r3, [r7, #24]
 8003b0e:	f003 0307 	and.w	r3, r3, #7
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00b      	beq.n	8003b2e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b1a:	f383 8811 	msr	BASEPRI, r3
 8003b1e:	f3bf 8f6f 	isb	sy
 8003b22:	f3bf 8f4f 	dsb	sy
 8003b26:	617b      	str	r3, [r7, #20]
}
 8003b28:	bf00      	nop
 8003b2a:	bf00      	nop
 8003b2c:	e7fd      	b.n	8003b2a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d01f      	beq.n	8003b74 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003b34:	2300      	movs	r3, #0
 8003b36:	61fb      	str	r3, [r7, #28]
 8003b38:	e012      	b.n	8003b60 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003b3a:	68ba      	ldr	r2, [r7, #8]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	4413      	add	r3, r2
 8003b40:	7819      	ldrb	r1, [r3, #0]
 8003b42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	4413      	add	r3, r2
 8003b48:	3334      	adds	r3, #52	@ 0x34
 8003b4a:	460a      	mov	r2, r1
 8003b4c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003b4e:	68ba      	ldr	r2, [r7, #8]
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	4413      	add	r3, r2
 8003b54:	781b      	ldrb	r3, [r3, #0]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d006      	beq.n	8003b68 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	61fb      	str	r3, [r7, #28]
 8003b60:	69fb      	ldr	r3, [r7, #28]
 8003b62:	2b0f      	cmp	r3, #15
 8003b64:	d9e9      	bls.n	8003b3a <prvInitialiseNewTask+0x56>
 8003b66:	e000      	b.n	8003b6a <prvInitialiseNewTask+0x86>
			{
				break;
 8003b68:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b72:	e003      	b.n	8003b7c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b7e:	2b06      	cmp	r3, #6
 8003b80:	d901      	bls.n	8003b86 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003b82:	2306      	movs	r3, #6
 8003b84:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b8a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b90:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b94:	2200      	movs	r2, #0
 8003b96:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b9a:	3304      	adds	r3, #4
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f7ff fe0b 	bl	80037b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba4:	3318      	adds	r3, #24
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7ff fe06 	bl	80037b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bb0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb4:	f1c3 0207 	rsb	r2, r3, #7
 8003bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bc0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd4:	334c      	adds	r3, #76	@ 0x4c
 8003bd6:	224c      	movs	r2, #76	@ 0x4c
 8003bd8:	2100      	movs	r1, #0
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f001 fb6a 	bl	80052b4 <memset>
 8003be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be2:	4a0d      	ldr	r2, [pc, #52]	@ (8003c18 <prvInitialiseNewTask+0x134>)
 8003be4:	651a      	str	r2, [r3, #80]	@ 0x50
 8003be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be8:	4a0c      	ldr	r2, [pc, #48]	@ (8003c1c <prvInitialiseNewTask+0x138>)
 8003bea:	655a      	str	r2, [r3, #84]	@ 0x54
 8003bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bee:	4a0c      	ldr	r2, [pc, #48]	@ (8003c20 <prvInitialiseNewTask+0x13c>)
 8003bf0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	68f9      	ldr	r1, [r7, #12]
 8003bf6:	69b8      	ldr	r0, [r7, #24]
 8003bf8:	f000 fd64 	bl	80046c4 <pxPortInitialiseStack>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c00:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d002      	beq.n	8003c0e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c0e:	bf00      	nop
 8003c10:	3720      	adds	r7, #32
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	200050f8 	.word	0x200050f8
 8003c1c:	20005160 	.word	0x20005160
 8003c20:	200051c8 	.word	0x200051c8

08003c24 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003c2c:	f000 fe7c 	bl	8004928 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003c30:	4b2a      	ldr	r3, [pc, #168]	@ (8003cdc <prvAddNewTaskToReadyList+0xb8>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	3301      	adds	r3, #1
 8003c36:	4a29      	ldr	r2, [pc, #164]	@ (8003cdc <prvAddNewTaskToReadyList+0xb8>)
 8003c38:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003c3a:	4b29      	ldr	r3, [pc, #164]	@ (8003ce0 <prvAddNewTaskToReadyList+0xbc>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d109      	bne.n	8003c56 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003c42:	4a27      	ldr	r2, [pc, #156]	@ (8003ce0 <prvAddNewTaskToReadyList+0xbc>)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003c48:	4b24      	ldr	r3, [pc, #144]	@ (8003cdc <prvAddNewTaskToReadyList+0xb8>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d110      	bne.n	8003c72 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003c50:	f000 fb20 	bl	8004294 <prvInitialiseTaskLists>
 8003c54:	e00d      	b.n	8003c72 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003c56:	4b23      	ldr	r3, [pc, #140]	@ (8003ce4 <prvAddNewTaskToReadyList+0xc0>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d109      	bne.n	8003c72 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003c5e:	4b20      	ldr	r3, [pc, #128]	@ (8003ce0 <prvAddNewTaskToReadyList+0xbc>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d802      	bhi.n	8003c72 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003c6c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ce0 <prvAddNewTaskToReadyList+0xbc>)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003c72:	4b1d      	ldr	r3, [pc, #116]	@ (8003ce8 <prvAddNewTaskToReadyList+0xc4>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	3301      	adds	r3, #1
 8003c78:	4a1b      	ldr	r2, [pc, #108]	@ (8003ce8 <prvAddNewTaskToReadyList+0xc4>)
 8003c7a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c80:	2201      	movs	r2, #1
 8003c82:	409a      	lsls	r2, r3
 8003c84:	4b19      	ldr	r3, [pc, #100]	@ (8003cec <prvAddNewTaskToReadyList+0xc8>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	4a18      	ldr	r2, [pc, #96]	@ (8003cec <prvAddNewTaskToReadyList+0xc8>)
 8003c8c:	6013      	str	r3, [r2, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c92:	4613      	mov	r3, r2
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	4413      	add	r3, r2
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	4a15      	ldr	r2, [pc, #84]	@ (8003cf0 <prvAddNewTaskToReadyList+0xcc>)
 8003c9c:	441a      	add	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	3304      	adds	r3, #4
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4610      	mov	r0, r2
 8003ca6:	f7ff fd94 	bl	80037d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003caa:	f000 fe6f 	bl	800498c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003cae:	4b0d      	ldr	r3, [pc, #52]	@ (8003ce4 <prvAddNewTaskToReadyList+0xc0>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00e      	beq.n	8003cd4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce0 <prvAddNewTaskToReadyList+0xbc>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d207      	bcs.n	8003cd4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003cf4 <prvAddNewTaskToReadyList+0xd0>)
 8003cc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cca:	601a      	str	r2, [r3, #0]
 8003ccc:	f3bf 8f4f 	dsb	sy
 8003cd0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003cd4:	bf00      	nop
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	20000284 	.word	0x20000284
 8003ce0:	20000184 	.word	0x20000184
 8003ce4:	20000290 	.word	0x20000290
 8003ce8:	200002a0 	.word	0x200002a0
 8003cec:	2000028c 	.word	0x2000028c
 8003cf0:	20000188 	.word	0x20000188
 8003cf4:	e000ed04 	.word	0xe000ed04

08003cf8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003d00:	2300      	movs	r3, #0
 8003d02:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d018      	beq.n	8003d3c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003d0a:	4b14      	ldr	r3, [pc, #80]	@ (8003d5c <vTaskDelay+0x64>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00b      	beq.n	8003d2a <vTaskDelay+0x32>
	__asm volatile
 8003d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d16:	f383 8811 	msr	BASEPRI, r3
 8003d1a:	f3bf 8f6f 	isb	sy
 8003d1e:	f3bf 8f4f 	dsb	sy
 8003d22:	60bb      	str	r3, [r7, #8]
}
 8003d24:	bf00      	nop
 8003d26:	bf00      	nop
 8003d28:	e7fd      	b.n	8003d26 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003d2a:	f000 f86d 	bl	8003e08 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003d2e:	2100      	movs	r1, #0
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f000 fc61 	bl	80045f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003d36:	f000 f875 	bl	8003e24 <xTaskResumeAll>
 8003d3a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d107      	bne.n	8003d52 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003d42:	4b07      	ldr	r3, [pc, #28]	@ (8003d60 <vTaskDelay+0x68>)
 8003d44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d48:	601a      	str	r2, [r3, #0]
 8003d4a:	f3bf 8f4f 	dsb	sy
 8003d4e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003d52:	bf00      	nop
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	200002ac 	.word	0x200002ac
 8003d60:	e000ed04 	.word	0xe000ed04

08003d64 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b086      	sub	sp, #24
 8003d68:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8003d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8003de8 <vTaskStartScheduler+0x84>)
 8003d6c:	9301      	str	r3, [sp, #4]
 8003d6e:	2300      	movs	r3, #0
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	2300      	movs	r3, #0
 8003d74:	2280      	movs	r2, #128	@ 0x80
 8003d76:	491d      	ldr	r1, [pc, #116]	@ (8003dec <vTaskStartScheduler+0x88>)
 8003d78:	481d      	ldr	r0, [pc, #116]	@ (8003df0 <vTaskStartScheduler+0x8c>)
 8003d7a:	f7ff fe71 	bl	8003a60 <xTaskCreate>
 8003d7e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d11b      	bne.n	8003dbe <vTaskStartScheduler+0x5a>
	__asm volatile
 8003d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d8a:	f383 8811 	msr	BASEPRI, r3
 8003d8e:	f3bf 8f6f 	isb	sy
 8003d92:	f3bf 8f4f 	dsb	sy
 8003d96:	60bb      	str	r3, [r7, #8]
}
 8003d98:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003d9a:	4b16      	ldr	r3, [pc, #88]	@ (8003df4 <vTaskStartScheduler+0x90>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	334c      	adds	r3, #76	@ 0x4c
 8003da0:	4a15      	ldr	r2, [pc, #84]	@ (8003df8 <vTaskStartScheduler+0x94>)
 8003da2:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003da4:	4b15      	ldr	r3, [pc, #84]	@ (8003dfc <vTaskStartScheduler+0x98>)
 8003da6:	f04f 32ff 	mov.w	r2, #4294967295
 8003daa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003dac:	4b14      	ldr	r3, [pc, #80]	@ (8003e00 <vTaskStartScheduler+0x9c>)
 8003dae:	2201      	movs	r2, #1
 8003db0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003db2:	4b14      	ldr	r3, [pc, #80]	@ (8003e04 <vTaskStartScheduler+0xa0>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003db8:	f000 fd12 	bl	80047e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003dbc:	e00f      	b.n	8003dde <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc4:	d10b      	bne.n	8003dde <vTaskStartScheduler+0x7a>
	__asm volatile
 8003dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dca:	f383 8811 	msr	BASEPRI, r3
 8003dce:	f3bf 8f6f 	isb	sy
 8003dd2:	f3bf 8f4f 	dsb	sy
 8003dd6:	607b      	str	r3, [r7, #4]
}
 8003dd8:	bf00      	nop
 8003dda:	bf00      	nop
 8003ddc:	e7fd      	b.n	8003dda <vTaskStartScheduler+0x76>
}
 8003dde:	bf00      	nop
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	200002a8 	.word	0x200002a8
 8003dec:	08005a34 	.word	0x08005a34
 8003df0:	08004265 	.word	0x08004265
 8003df4:	20000184 	.word	0x20000184
 8003df8:	20000020 	.word	0x20000020
 8003dfc:	200002a4 	.word	0x200002a4
 8003e00:	20000290 	.word	0x20000290
 8003e04:	20000288 	.word	0x20000288

08003e08 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003e08:	b480      	push	{r7}
 8003e0a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003e0c:	4b04      	ldr	r3, [pc, #16]	@ (8003e20 <vTaskSuspendAll+0x18>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	3301      	adds	r3, #1
 8003e12:	4a03      	ldr	r2, [pc, #12]	@ (8003e20 <vTaskSuspendAll+0x18>)
 8003e14:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003e16:	bf00      	nop
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	200002ac 	.word	0x200002ac

08003e24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003e32:	4b42      	ldr	r3, [pc, #264]	@ (8003f3c <xTaskResumeAll+0x118>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10b      	bne.n	8003e52 <xTaskResumeAll+0x2e>
	__asm volatile
 8003e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e3e:	f383 8811 	msr	BASEPRI, r3
 8003e42:	f3bf 8f6f 	isb	sy
 8003e46:	f3bf 8f4f 	dsb	sy
 8003e4a:	603b      	str	r3, [r7, #0]
}
 8003e4c:	bf00      	nop
 8003e4e:	bf00      	nop
 8003e50:	e7fd      	b.n	8003e4e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003e52:	f000 fd69 	bl	8004928 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003e56:	4b39      	ldr	r3, [pc, #228]	@ (8003f3c <xTaskResumeAll+0x118>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	4a37      	ldr	r2, [pc, #220]	@ (8003f3c <xTaskResumeAll+0x118>)
 8003e5e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e60:	4b36      	ldr	r3, [pc, #216]	@ (8003f3c <xTaskResumeAll+0x118>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d161      	bne.n	8003f2c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003e68:	4b35      	ldr	r3, [pc, #212]	@ (8003f40 <xTaskResumeAll+0x11c>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d05d      	beq.n	8003f2c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e70:	e02e      	b.n	8003ed0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e72:	4b34      	ldr	r3, [pc, #208]	@ (8003f44 <xTaskResumeAll+0x120>)
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	3318      	adds	r3, #24
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7ff fd04 	bl	800388c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	3304      	adds	r3, #4
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7ff fcff 	bl	800388c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e92:	2201      	movs	r2, #1
 8003e94:	409a      	lsls	r2, r3
 8003e96:	4b2c      	ldr	r3, [pc, #176]	@ (8003f48 <xTaskResumeAll+0x124>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	4a2a      	ldr	r2, [pc, #168]	@ (8003f48 <xTaskResumeAll+0x124>)
 8003e9e:	6013      	str	r3, [r2, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	4413      	add	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	4a27      	ldr	r2, [pc, #156]	@ (8003f4c <xTaskResumeAll+0x128>)
 8003eae:	441a      	add	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	3304      	adds	r3, #4
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	4610      	mov	r0, r2
 8003eb8:	f7ff fc8b 	bl	80037d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ec0:	4b23      	ldr	r3, [pc, #140]	@ (8003f50 <xTaskResumeAll+0x12c>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d302      	bcc.n	8003ed0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003eca:	4b22      	ldr	r3, [pc, #136]	@ (8003f54 <xTaskResumeAll+0x130>)
 8003ecc:	2201      	movs	r2, #1
 8003ece:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ed0:	4b1c      	ldr	r3, [pc, #112]	@ (8003f44 <xTaskResumeAll+0x120>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d1cc      	bne.n	8003e72 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003ede:	f000 fa5d 	bl	800439c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8003f58 <xTaskResumeAll+0x134>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d010      	beq.n	8003f10 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003eee:	f000 f837 	bl	8003f60 <xTaskIncrementTick>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d002      	beq.n	8003efe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003ef8:	4b16      	ldr	r3, [pc, #88]	@ (8003f54 <xTaskResumeAll+0x130>)
 8003efa:	2201      	movs	r2, #1
 8003efc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	3b01      	subs	r3, #1
 8003f02:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1f1      	bne.n	8003eee <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003f0a:	4b13      	ldr	r3, [pc, #76]	@ (8003f58 <xTaskResumeAll+0x134>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003f10:	4b10      	ldr	r3, [pc, #64]	@ (8003f54 <xTaskResumeAll+0x130>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d009      	beq.n	8003f2c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8003f5c <xTaskResumeAll+0x138>)
 8003f1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f22:	601a      	str	r2, [r3, #0]
 8003f24:	f3bf 8f4f 	dsb	sy
 8003f28:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003f2c:	f000 fd2e 	bl	800498c <vPortExitCritical>

	return xAlreadyYielded;
 8003f30:	68bb      	ldr	r3, [r7, #8]
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3710      	adds	r7, #16
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	200002ac 	.word	0x200002ac
 8003f40:	20000284 	.word	0x20000284
 8003f44:	20000244 	.word	0x20000244
 8003f48:	2000028c 	.word	0x2000028c
 8003f4c:	20000188 	.word	0x20000188
 8003f50:	20000184 	.word	0x20000184
 8003f54:	20000298 	.word	0x20000298
 8003f58:	20000294 	.word	0x20000294
 8003f5c:	e000ed04 	.word	0xe000ed04

08003f60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b086      	sub	sp, #24
 8003f64:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003f66:	2300      	movs	r3, #0
 8003f68:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f6a:	4b4f      	ldr	r3, [pc, #316]	@ (80040a8 <xTaskIncrementTick+0x148>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f040 808f 	bne.w	8004092 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003f74:	4b4d      	ldr	r3, [pc, #308]	@ (80040ac <xTaskIncrementTick+0x14c>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	3301      	adds	r3, #1
 8003f7a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003f7c:	4a4b      	ldr	r2, [pc, #300]	@ (80040ac <xTaskIncrementTick+0x14c>)
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d121      	bne.n	8003fcc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003f88:	4b49      	ldr	r3, [pc, #292]	@ (80040b0 <xTaskIncrementTick+0x150>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00b      	beq.n	8003faa <xTaskIncrementTick+0x4a>
	__asm volatile
 8003f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f96:	f383 8811 	msr	BASEPRI, r3
 8003f9a:	f3bf 8f6f 	isb	sy
 8003f9e:	f3bf 8f4f 	dsb	sy
 8003fa2:	603b      	str	r3, [r7, #0]
}
 8003fa4:	bf00      	nop
 8003fa6:	bf00      	nop
 8003fa8:	e7fd      	b.n	8003fa6 <xTaskIncrementTick+0x46>
 8003faa:	4b41      	ldr	r3, [pc, #260]	@ (80040b0 <xTaskIncrementTick+0x150>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	4b40      	ldr	r3, [pc, #256]	@ (80040b4 <xTaskIncrementTick+0x154>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a3e      	ldr	r2, [pc, #248]	@ (80040b0 <xTaskIncrementTick+0x150>)
 8003fb6:	6013      	str	r3, [r2, #0]
 8003fb8:	4a3e      	ldr	r2, [pc, #248]	@ (80040b4 <xTaskIncrementTick+0x154>)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6013      	str	r3, [r2, #0]
 8003fbe:	4b3e      	ldr	r3, [pc, #248]	@ (80040b8 <xTaskIncrementTick+0x158>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	4a3c      	ldr	r2, [pc, #240]	@ (80040b8 <xTaskIncrementTick+0x158>)
 8003fc6:	6013      	str	r3, [r2, #0]
 8003fc8:	f000 f9e8 	bl	800439c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003fcc:	4b3b      	ldr	r3, [pc, #236]	@ (80040bc <xTaskIncrementTick+0x15c>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	693a      	ldr	r2, [r7, #16]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d348      	bcc.n	8004068 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fd6:	4b36      	ldr	r3, [pc, #216]	@ (80040b0 <xTaskIncrementTick+0x150>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d104      	bne.n	8003fea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fe0:	4b36      	ldr	r3, [pc, #216]	@ (80040bc <xTaskIncrementTick+0x15c>)
 8003fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8003fe6:	601a      	str	r2, [r3, #0]
					break;
 8003fe8:	e03e      	b.n	8004068 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fea:	4b31      	ldr	r3, [pc, #196]	@ (80040b0 <xTaskIncrementTick+0x150>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d203      	bcs.n	800400a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004002:	4a2e      	ldr	r2, [pc, #184]	@ (80040bc <xTaskIncrementTick+0x15c>)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004008:	e02e      	b.n	8004068 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	3304      	adds	r3, #4
 800400e:	4618      	mov	r0, r3
 8004010:	f7ff fc3c 	bl	800388c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004018:	2b00      	cmp	r3, #0
 800401a:	d004      	beq.n	8004026 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	3318      	adds	r3, #24
 8004020:	4618      	mov	r0, r3
 8004022:	f7ff fc33 	bl	800388c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800402a:	2201      	movs	r2, #1
 800402c:	409a      	lsls	r2, r3
 800402e:	4b24      	ldr	r3, [pc, #144]	@ (80040c0 <xTaskIncrementTick+0x160>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4313      	orrs	r3, r2
 8004034:	4a22      	ldr	r2, [pc, #136]	@ (80040c0 <xTaskIncrementTick+0x160>)
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800403c:	4613      	mov	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4413      	add	r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	4a1f      	ldr	r2, [pc, #124]	@ (80040c4 <xTaskIncrementTick+0x164>)
 8004046:	441a      	add	r2, r3
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	3304      	adds	r3, #4
 800404c:	4619      	mov	r1, r3
 800404e:	4610      	mov	r0, r2
 8004050:	f7ff fbbf 	bl	80037d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004058:	4b1b      	ldr	r3, [pc, #108]	@ (80040c8 <xTaskIncrementTick+0x168>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800405e:	429a      	cmp	r2, r3
 8004060:	d3b9      	bcc.n	8003fd6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004062:	2301      	movs	r3, #1
 8004064:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004066:	e7b6      	b.n	8003fd6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004068:	4b17      	ldr	r3, [pc, #92]	@ (80040c8 <xTaskIncrementTick+0x168>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800406e:	4915      	ldr	r1, [pc, #84]	@ (80040c4 <xTaskIncrementTick+0x164>)
 8004070:	4613      	mov	r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	4413      	add	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	440b      	add	r3, r1
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d901      	bls.n	8004084 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004080:	2301      	movs	r3, #1
 8004082:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004084:	4b11      	ldr	r3, [pc, #68]	@ (80040cc <xTaskIncrementTick+0x16c>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d007      	beq.n	800409c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800408c:	2301      	movs	r3, #1
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	e004      	b.n	800409c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004092:	4b0f      	ldr	r3, [pc, #60]	@ (80040d0 <xTaskIncrementTick+0x170>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	3301      	adds	r3, #1
 8004098:	4a0d      	ldr	r2, [pc, #52]	@ (80040d0 <xTaskIncrementTick+0x170>)
 800409a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800409c:	697b      	ldr	r3, [r7, #20]
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3718      	adds	r7, #24
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	200002ac 	.word	0x200002ac
 80040ac:	20000288 	.word	0x20000288
 80040b0:	2000023c 	.word	0x2000023c
 80040b4:	20000240 	.word	0x20000240
 80040b8:	2000029c 	.word	0x2000029c
 80040bc:	200002a4 	.word	0x200002a4
 80040c0:	2000028c 	.word	0x2000028c
 80040c4:	20000188 	.word	0x20000188
 80040c8:	20000184 	.word	0x20000184
 80040cc:	20000298 	.word	0x20000298
 80040d0:	20000294 	.word	0x20000294

080040d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80040d4:	b480      	push	{r7}
 80040d6:	b087      	sub	sp, #28
 80040d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80040da:	4b2a      	ldr	r3, [pc, #168]	@ (8004184 <vTaskSwitchContext+0xb0>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80040e2:	4b29      	ldr	r3, [pc, #164]	@ (8004188 <vTaskSwitchContext+0xb4>)
 80040e4:	2201      	movs	r2, #1
 80040e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80040e8:	e045      	b.n	8004176 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80040ea:	4b27      	ldr	r3, [pc, #156]	@ (8004188 <vTaskSwitchContext+0xb4>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040f0:	4b26      	ldr	r3, [pc, #152]	@ (800418c <vTaskSwitchContext+0xb8>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	fab3 f383 	clz	r3, r3
 80040fc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80040fe:	7afb      	ldrb	r3, [r7, #11]
 8004100:	f1c3 031f 	rsb	r3, r3, #31
 8004104:	617b      	str	r3, [r7, #20]
 8004106:	4922      	ldr	r1, [pc, #136]	@ (8004190 <vTaskSwitchContext+0xbc>)
 8004108:	697a      	ldr	r2, [r7, #20]
 800410a:	4613      	mov	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	4413      	add	r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	440b      	add	r3, r1
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10b      	bne.n	8004132 <vTaskSwitchContext+0x5e>
	__asm volatile
 800411a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800411e:	f383 8811 	msr	BASEPRI, r3
 8004122:	f3bf 8f6f 	isb	sy
 8004126:	f3bf 8f4f 	dsb	sy
 800412a:	607b      	str	r3, [r7, #4]
}
 800412c:	bf00      	nop
 800412e:	bf00      	nop
 8004130:	e7fd      	b.n	800412e <vTaskSwitchContext+0x5a>
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	4613      	mov	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4a14      	ldr	r2, [pc, #80]	@ (8004190 <vTaskSwitchContext+0xbc>)
 800413e:	4413      	add	r3, r2
 8004140:	613b      	str	r3, [r7, #16]
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	685a      	ldr	r2, [r3, #4]
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	605a      	str	r2, [r3, #4]
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	685a      	ldr	r2, [r3, #4]
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	3308      	adds	r3, #8
 8004154:	429a      	cmp	r2, r3
 8004156:	d104      	bne.n	8004162 <vTaskSwitchContext+0x8e>
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	685a      	ldr	r2, [r3, #4]
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	605a      	str	r2, [r3, #4]
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	4a0a      	ldr	r2, [pc, #40]	@ (8004194 <vTaskSwitchContext+0xc0>)
 800416a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800416c:	4b09      	ldr	r3, [pc, #36]	@ (8004194 <vTaskSwitchContext+0xc0>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	334c      	adds	r3, #76	@ 0x4c
 8004172:	4a09      	ldr	r2, [pc, #36]	@ (8004198 <vTaskSwitchContext+0xc4>)
 8004174:	6013      	str	r3, [r2, #0]
}
 8004176:	bf00      	nop
 8004178:	371c      	adds	r7, #28
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	200002ac 	.word	0x200002ac
 8004188:	20000298 	.word	0x20000298
 800418c:	2000028c 	.word	0x2000028c
 8004190:	20000188 	.word	0x20000188
 8004194:	20000184 	.word	0x20000184
 8004198:	20000020 	.word	0x20000020

0800419c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b086      	sub	sp, #24
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10b      	bne.n	80041ca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80041b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b6:	f383 8811 	msr	BASEPRI, r3
 80041ba:	f3bf 8f6f 	isb	sy
 80041be:	f3bf 8f4f 	dsb	sy
 80041c2:	60fb      	str	r3, [r7, #12]
}
 80041c4:	bf00      	nop
 80041c6:	bf00      	nop
 80041c8:	e7fd      	b.n	80041c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	3318      	adds	r3, #24
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7ff fb5c 	bl	800388c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041d4:	4b1d      	ldr	r3, [pc, #116]	@ (800424c <xTaskRemoveFromEventList+0xb0>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d11c      	bne.n	8004216 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	3304      	adds	r3, #4
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7ff fb53 	bl	800388c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ea:	2201      	movs	r2, #1
 80041ec:	409a      	lsls	r2, r3
 80041ee:	4b18      	ldr	r3, [pc, #96]	@ (8004250 <xTaskRemoveFromEventList+0xb4>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	4a16      	ldr	r2, [pc, #88]	@ (8004250 <xTaskRemoveFromEventList+0xb4>)
 80041f6:	6013      	str	r3, [r2, #0]
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041fc:	4613      	mov	r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4413      	add	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4a13      	ldr	r2, [pc, #76]	@ (8004254 <xTaskRemoveFromEventList+0xb8>)
 8004206:	441a      	add	r2, r3
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	3304      	adds	r3, #4
 800420c:	4619      	mov	r1, r3
 800420e:	4610      	mov	r0, r2
 8004210:	f7ff fadf 	bl	80037d2 <vListInsertEnd>
 8004214:	e005      	b.n	8004222 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	3318      	adds	r3, #24
 800421a:	4619      	mov	r1, r3
 800421c:	480e      	ldr	r0, [pc, #56]	@ (8004258 <xTaskRemoveFromEventList+0xbc>)
 800421e:	f7ff fad8 	bl	80037d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004226:	4b0d      	ldr	r3, [pc, #52]	@ (800425c <xTaskRemoveFromEventList+0xc0>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800422c:	429a      	cmp	r2, r3
 800422e:	d905      	bls.n	800423c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004230:	2301      	movs	r3, #1
 8004232:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004234:	4b0a      	ldr	r3, [pc, #40]	@ (8004260 <xTaskRemoveFromEventList+0xc4>)
 8004236:	2201      	movs	r2, #1
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	e001      	b.n	8004240 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800423c:	2300      	movs	r3, #0
 800423e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004240:	697b      	ldr	r3, [r7, #20]
}
 8004242:	4618      	mov	r0, r3
 8004244:	3718      	adds	r7, #24
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	200002ac 	.word	0x200002ac
 8004250:	2000028c 	.word	0x2000028c
 8004254:	20000188 	.word	0x20000188
 8004258:	20000244 	.word	0x20000244
 800425c:	20000184 	.word	0x20000184
 8004260:	20000298 	.word	0x20000298

08004264 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800426c:	f000 f852 	bl	8004314 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004270:	4b06      	ldr	r3, [pc, #24]	@ (800428c <prvIdleTask+0x28>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d9f9      	bls.n	800426c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004278:	4b05      	ldr	r3, [pc, #20]	@ (8004290 <prvIdleTask+0x2c>)
 800427a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	f3bf 8f4f 	dsb	sy
 8004284:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004288:	e7f0      	b.n	800426c <prvIdleTask+0x8>
 800428a:	bf00      	nop
 800428c:	20000188 	.word	0x20000188
 8004290:	e000ed04 	.word	0xe000ed04

08004294 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800429a:	2300      	movs	r3, #0
 800429c:	607b      	str	r3, [r7, #4]
 800429e:	e00c      	b.n	80042ba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	4613      	mov	r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	4413      	add	r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	4a12      	ldr	r2, [pc, #72]	@ (80042f4 <prvInitialiseTaskLists+0x60>)
 80042ac:	4413      	add	r3, r2
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7ff fa62 	bl	8003778 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	3301      	adds	r3, #1
 80042b8:	607b      	str	r3, [r7, #4]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2b06      	cmp	r3, #6
 80042be:	d9ef      	bls.n	80042a0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80042c0:	480d      	ldr	r0, [pc, #52]	@ (80042f8 <prvInitialiseTaskLists+0x64>)
 80042c2:	f7ff fa59 	bl	8003778 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80042c6:	480d      	ldr	r0, [pc, #52]	@ (80042fc <prvInitialiseTaskLists+0x68>)
 80042c8:	f7ff fa56 	bl	8003778 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80042cc:	480c      	ldr	r0, [pc, #48]	@ (8004300 <prvInitialiseTaskLists+0x6c>)
 80042ce:	f7ff fa53 	bl	8003778 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80042d2:	480c      	ldr	r0, [pc, #48]	@ (8004304 <prvInitialiseTaskLists+0x70>)
 80042d4:	f7ff fa50 	bl	8003778 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80042d8:	480b      	ldr	r0, [pc, #44]	@ (8004308 <prvInitialiseTaskLists+0x74>)
 80042da:	f7ff fa4d 	bl	8003778 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80042de:	4b0b      	ldr	r3, [pc, #44]	@ (800430c <prvInitialiseTaskLists+0x78>)
 80042e0:	4a05      	ldr	r2, [pc, #20]	@ (80042f8 <prvInitialiseTaskLists+0x64>)
 80042e2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80042e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004310 <prvInitialiseTaskLists+0x7c>)
 80042e6:	4a05      	ldr	r2, [pc, #20]	@ (80042fc <prvInitialiseTaskLists+0x68>)
 80042e8:	601a      	str	r2, [r3, #0]
}
 80042ea:	bf00      	nop
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	20000188 	.word	0x20000188
 80042f8:	20000214 	.word	0x20000214
 80042fc:	20000228 	.word	0x20000228
 8004300:	20000244 	.word	0x20000244
 8004304:	20000258 	.word	0x20000258
 8004308:	20000270 	.word	0x20000270
 800430c:	2000023c 	.word	0x2000023c
 8004310:	20000240 	.word	0x20000240

08004314 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800431a:	e019      	b.n	8004350 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800431c:	f000 fb04 	bl	8004928 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004320:	4b10      	ldr	r3, [pc, #64]	@ (8004364 <prvCheckTasksWaitingTermination+0x50>)
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	3304      	adds	r3, #4
 800432c:	4618      	mov	r0, r3
 800432e:	f7ff faad 	bl	800388c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004332:	4b0d      	ldr	r3, [pc, #52]	@ (8004368 <prvCheckTasksWaitingTermination+0x54>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	3b01      	subs	r3, #1
 8004338:	4a0b      	ldr	r2, [pc, #44]	@ (8004368 <prvCheckTasksWaitingTermination+0x54>)
 800433a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800433c:	4b0b      	ldr	r3, [pc, #44]	@ (800436c <prvCheckTasksWaitingTermination+0x58>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	3b01      	subs	r3, #1
 8004342:	4a0a      	ldr	r2, [pc, #40]	@ (800436c <prvCheckTasksWaitingTermination+0x58>)
 8004344:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004346:	f000 fb21 	bl	800498c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 f810 	bl	8004370 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004350:	4b06      	ldr	r3, [pc, #24]	@ (800436c <prvCheckTasksWaitingTermination+0x58>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1e1      	bne.n	800431c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004358:	bf00      	nop
 800435a:	bf00      	nop
 800435c:	3708      	adds	r7, #8
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	20000258 	.word	0x20000258
 8004368:	20000284 	.word	0x20000284
 800436c:	2000026c 	.word	0x2000026c

08004370 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	334c      	adds	r3, #76	@ 0x4c
 800437c:	4618      	mov	r0, r3
 800437e:	f000 ffb1 	bl	80052e4 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004386:	4618      	mov	r0, r3
 8004388:	f000 fc7c 	bl	8004c84 <vPortFree>
			vPortFree( pxTCB );
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f000 fc79 	bl	8004c84 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004392:	bf00      	nop
 8004394:	3708      	adds	r7, #8
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
	...

0800439c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80043a2:	4b0c      	ldr	r3, [pc, #48]	@ (80043d4 <prvResetNextTaskUnblockTime+0x38>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d104      	bne.n	80043b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80043ac:	4b0a      	ldr	r3, [pc, #40]	@ (80043d8 <prvResetNextTaskUnblockTime+0x3c>)
 80043ae:	f04f 32ff 	mov.w	r2, #4294967295
 80043b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80043b4:	e008      	b.n	80043c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043b6:	4b07      	ldr	r3, [pc, #28]	@ (80043d4 <prvResetNextTaskUnblockTime+0x38>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	4a04      	ldr	r2, [pc, #16]	@ (80043d8 <prvResetNextTaskUnblockTime+0x3c>)
 80043c6:	6013      	str	r3, [r2, #0]
}
 80043c8:	bf00      	nop
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr
 80043d4:	2000023c 	.word	0x2000023c
 80043d8:	200002a4 	.word	0x200002a4

080043dc <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80043e6:	f000 fa9f 	bl	8004928 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80043ea:	4b20      	ldr	r3, [pc, #128]	@ (800446c <ulTaskNotifyTake+0x90>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d113      	bne.n	800441e <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80043f6:	4b1d      	ldr	r3, [pc, #116]	@ (800446c <ulTaskNotifyTake+0x90>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00b      	beq.n	800441e <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004406:	2101      	movs	r1, #1
 8004408:	6838      	ldr	r0, [r7, #0]
 800440a:	f000 f8f5 	bl	80045f8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800440e:	4b18      	ldr	r3, [pc, #96]	@ (8004470 <ulTaskNotifyTake+0x94>)
 8004410:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004414:	601a      	str	r2, [r3, #0]
 8004416:	f3bf 8f4f 	dsb	sy
 800441a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800441e:	f000 fab5 	bl	800498c <vPortExitCritical>

		taskENTER_CRITICAL();
 8004422:	f000 fa81 	bl	8004928 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8004426:	4b11      	ldr	r3, [pc, #68]	@ (800446c <ulTaskNotifyTake+0x90>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800442e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d00e      	beq.n	8004454 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d005      	beq.n	8004448 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800443c:	4b0b      	ldr	r3, [pc, #44]	@ (800446c <ulTaskNotifyTake+0x90>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2200      	movs	r2, #0
 8004442:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8004446:	e005      	b.n	8004454 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8004448:	4b08      	ldr	r3, [pc, #32]	@ (800446c <ulTaskNotifyTake+0x90>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68fa      	ldr	r2, [r7, #12]
 800444e:	3a01      	subs	r2, #1
 8004450:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004454:	4b05      	ldr	r3, [pc, #20]	@ (800446c <ulTaskNotifyTake+0x90>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 800445e:	f000 fa95 	bl	800498c <vPortExitCritical>

		return ulReturn;
 8004462:	68fb      	ldr	r3, [r7, #12]
	}
 8004464:	4618      	mov	r0, r3
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	20000184 	.word	0x20000184
 8004470:	e000ed04 	.word	0xe000ed04

08004474 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8004474:	b580      	push	{r7, lr}
 8004476:	b08a      	sub	sp, #40	@ 0x28
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	603b      	str	r3, [r7, #0]
 8004480:	4613      	mov	r3, r2
 8004482:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8004484:	2301      	movs	r3, #1
 8004486:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d10b      	bne.n	80044a6 <xTaskGenericNotify+0x32>
	__asm volatile
 800448e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004492:	f383 8811 	msr	BASEPRI, r3
 8004496:	f3bf 8f6f 	isb	sy
 800449a:	f3bf 8f4f 	dsb	sy
 800449e:	61bb      	str	r3, [r7, #24]
}
 80044a0:	bf00      	nop
 80044a2:	bf00      	nop
 80044a4:	e7fd      	b.n	80044a2 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80044aa:	f000 fa3d 	bl	8004928 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d004      	beq.n	80044be <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80044b4:	6a3b      	ldr	r3, [r7, #32]
 80044b6:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80044be:	6a3b      	ldr	r3, [r7, #32]
 80044c0:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 80044c4:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80044c6:	6a3b      	ldr	r3, [r7, #32]
 80044c8:	2202      	movs	r2, #2
 80044ca:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 80044ce:	79fb      	ldrb	r3, [r7, #7]
 80044d0:	2b04      	cmp	r3, #4
 80044d2:	d82e      	bhi.n	8004532 <xTaskGenericNotify+0xbe>
 80044d4:	a201      	add	r2, pc, #4	@ (adr r2, 80044dc <xTaskGenericNotify+0x68>)
 80044d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044da:	bf00      	nop
 80044dc:	08004557 	.word	0x08004557
 80044e0:	080044f1 	.word	0x080044f1
 80044e4:	08004503 	.word	0x08004503
 80044e8:	08004513 	.word	0x08004513
 80044ec:	0800451d 	.word	0x0800451d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80044f0:	6a3b      	ldr	r3, [r7, #32]
 80044f2:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	431a      	orrs	r2, r3
 80044fa:	6a3b      	ldr	r3, [r7, #32]
 80044fc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8004500:	e02c      	b.n	800455c <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8004502:	6a3b      	ldr	r3, [r7, #32]
 8004504:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004508:	1c5a      	adds	r2, r3, #1
 800450a:	6a3b      	ldr	r3, [r7, #32]
 800450c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 8004510:	e024      	b.n	800455c <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8004512:	6a3b      	ldr	r3, [r7, #32]
 8004514:	68ba      	ldr	r2, [r7, #8]
 8004516:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 800451a:	e01f      	b.n	800455c <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800451c:	7ffb      	ldrb	r3, [r7, #31]
 800451e:	2b02      	cmp	r3, #2
 8004520:	d004      	beq.n	800452c <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8004522:	6a3b      	ldr	r3, [r7, #32]
 8004524:	68ba      	ldr	r2, [r7, #8]
 8004526:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800452a:	e017      	b.n	800455c <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800452c:	2300      	movs	r3, #0
 800452e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8004530:	e014      	b.n	800455c <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8004532:	6a3b      	ldr	r3, [r7, #32]
 8004534:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800453c:	d00d      	beq.n	800455a <xTaskGenericNotify+0xe6>
	__asm volatile
 800453e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004542:	f383 8811 	msr	BASEPRI, r3
 8004546:	f3bf 8f6f 	isb	sy
 800454a:	f3bf 8f4f 	dsb	sy
 800454e:	617b      	str	r3, [r7, #20]
}
 8004550:	bf00      	nop
 8004552:	bf00      	nop
 8004554:	e7fd      	b.n	8004552 <xTaskGenericNotify+0xde>
					break;
 8004556:	bf00      	nop
 8004558:	e000      	b.n	800455c <xTaskGenericNotify+0xe8>

					break;
 800455a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800455c:	7ffb      	ldrb	r3, [r7, #31]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d13a      	bne.n	80045d8 <xTaskGenericNotify+0x164>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004562:	6a3b      	ldr	r3, [r7, #32]
 8004564:	3304      	adds	r3, #4
 8004566:	4618      	mov	r0, r3
 8004568:	f7ff f990 	bl	800388c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800456c:	6a3b      	ldr	r3, [r7, #32]
 800456e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004570:	2201      	movs	r2, #1
 8004572:	409a      	lsls	r2, r3
 8004574:	4b1c      	ldr	r3, [pc, #112]	@ (80045e8 <xTaskGenericNotify+0x174>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4313      	orrs	r3, r2
 800457a:	4a1b      	ldr	r2, [pc, #108]	@ (80045e8 <xTaskGenericNotify+0x174>)
 800457c:	6013      	str	r3, [r2, #0]
 800457e:	6a3b      	ldr	r3, [r7, #32]
 8004580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004582:	4613      	mov	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	4413      	add	r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	4a18      	ldr	r2, [pc, #96]	@ (80045ec <xTaskGenericNotify+0x178>)
 800458c:	441a      	add	r2, r3
 800458e:	6a3b      	ldr	r3, [r7, #32]
 8004590:	3304      	adds	r3, #4
 8004592:	4619      	mov	r1, r3
 8004594:	4610      	mov	r0, r2
 8004596:	f7ff f91c 	bl	80037d2 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800459a:	6a3b      	ldr	r3, [r7, #32]
 800459c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00b      	beq.n	80045ba <xTaskGenericNotify+0x146>
	__asm volatile
 80045a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a6:	f383 8811 	msr	BASEPRI, r3
 80045aa:	f3bf 8f6f 	isb	sy
 80045ae:	f3bf 8f4f 	dsb	sy
 80045b2:	613b      	str	r3, [r7, #16]
}
 80045b4:	bf00      	nop
 80045b6:	bf00      	nop
 80045b8:	e7fd      	b.n	80045b6 <xTaskGenericNotify+0x142>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80045ba:	6a3b      	ldr	r3, [r7, #32]
 80045bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045be:	4b0c      	ldr	r3, [pc, #48]	@ (80045f0 <xTaskGenericNotify+0x17c>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d907      	bls.n	80045d8 <xTaskGenericNotify+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80045c8:	4b0a      	ldr	r3, [pc, #40]	@ (80045f4 <xTaskGenericNotify+0x180>)
 80045ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045ce:	601a      	str	r2, [r3, #0]
 80045d0:	f3bf 8f4f 	dsb	sy
 80045d4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80045d8:	f000 f9d8 	bl	800498c <vPortExitCritical>

		return xReturn;
 80045dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80045de:	4618      	mov	r0, r3
 80045e0:	3728      	adds	r7, #40	@ 0x28
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	2000028c 	.word	0x2000028c
 80045ec:	20000188 	.word	0x20000188
 80045f0:	20000184 	.word	0x20000184
 80045f4:	e000ed04 	.word	0xe000ed04

080045f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004602:	4b29      	ldr	r3, [pc, #164]	@ (80046a8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004608:	4b28      	ldr	r3, [pc, #160]	@ (80046ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	3304      	adds	r3, #4
 800460e:	4618      	mov	r0, r3
 8004610:	f7ff f93c 	bl	800388c <uxListRemove>
 8004614:	4603      	mov	r3, r0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d10b      	bne.n	8004632 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800461a:	4b24      	ldr	r3, [pc, #144]	@ (80046ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004620:	2201      	movs	r2, #1
 8004622:	fa02 f303 	lsl.w	r3, r2, r3
 8004626:	43da      	mvns	r2, r3
 8004628:	4b21      	ldr	r3, [pc, #132]	@ (80046b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4013      	ands	r3, r2
 800462e:	4a20      	ldr	r2, [pc, #128]	@ (80046b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004630:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004638:	d10a      	bne.n	8004650 <prvAddCurrentTaskToDelayedList+0x58>
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d007      	beq.n	8004650 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004640:	4b1a      	ldr	r3, [pc, #104]	@ (80046ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	3304      	adds	r3, #4
 8004646:	4619      	mov	r1, r3
 8004648:	481a      	ldr	r0, [pc, #104]	@ (80046b4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800464a:	f7ff f8c2 	bl	80037d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800464e:	e026      	b.n	800469e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004650:	68fa      	ldr	r2, [r7, #12]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4413      	add	r3, r2
 8004656:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004658:	4b14      	ldr	r3, [pc, #80]	@ (80046ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	68ba      	ldr	r2, [r7, #8]
 800465e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004660:	68ba      	ldr	r2, [r7, #8]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	429a      	cmp	r2, r3
 8004666:	d209      	bcs.n	800467c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004668:	4b13      	ldr	r3, [pc, #76]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	4b0f      	ldr	r3, [pc, #60]	@ (80046ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	3304      	adds	r3, #4
 8004672:	4619      	mov	r1, r3
 8004674:	4610      	mov	r0, r2
 8004676:	f7ff f8d0 	bl	800381a <vListInsert>
}
 800467a:	e010      	b.n	800469e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800467c:	4b0f      	ldr	r3, [pc, #60]	@ (80046bc <prvAddCurrentTaskToDelayedList+0xc4>)
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	4b0a      	ldr	r3, [pc, #40]	@ (80046ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	3304      	adds	r3, #4
 8004686:	4619      	mov	r1, r3
 8004688:	4610      	mov	r0, r2
 800468a:	f7ff f8c6 	bl	800381a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800468e:	4b0c      	ldr	r3, [pc, #48]	@ (80046c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68ba      	ldr	r2, [r7, #8]
 8004694:	429a      	cmp	r2, r3
 8004696:	d202      	bcs.n	800469e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004698:	4a09      	ldr	r2, [pc, #36]	@ (80046c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	6013      	str	r3, [r2, #0]
}
 800469e:	bf00      	nop
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	20000288 	.word	0x20000288
 80046ac:	20000184 	.word	0x20000184
 80046b0:	2000028c 	.word	0x2000028c
 80046b4:	20000270 	.word	0x20000270
 80046b8:	20000240 	.word	0x20000240
 80046bc:	2000023c 	.word	0x2000023c
 80046c0:	200002a4 	.word	0x200002a4

080046c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	3b04      	subs	r3, #4
 80046d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80046dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	3b04      	subs	r3, #4
 80046e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	f023 0201 	bic.w	r2, r3, #1
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	3b04      	subs	r3, #4
 80046f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80046f4:	4a0c      	ldr	r2, [pc, #48]	@ (8004728 <pxPortInitialiseStack+0x64>)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	3b14      	subs	r3, #20
 80046fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	3b04      	subs	r3, #4
 800470a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f06f 0202 	mvn.w	r2, #2
 8004712:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	3b20      	subs	r3, #32
 8004718:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800471a:	68fb      	ldr	r3, [r7, #12]
}
 800471c:	4618      	mov	r0, r3
 800471e:	3714      	adds	r7, #20
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr
 8004728:	0800472d 	.word	0x0800472d

0800472c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800472c:	b480      	push	{r7}
 800472e:	b085      	sub	sp, #20
 8004730:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004732:	2300      	movs	r3, #0
 8004734:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004736:	4b13      	ldr	r3, [pc, #76]	@ (8004784 <prvTaskExitError+0x58>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800473e:	d00b      	beq.n	8004758 <prvTaskExitError+0x2c>
	__asm volatile
 8004740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004744:	f383 8811 	msr	BASEPRI, r3
 8004748:	f3bf 8f6f 	isb	sy
 800474c:	f3bf 8f4f 	dsb	sy
 8004750:	60fb      	str	r3, [r7, #12]
}
 8004752:	bf00      	nop
 8004754:	bf00      	nop
 8004756:	e7fd      	b.n	8004754 <prvTaskExitError+0x28>
	__asm volatile
 8004758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800475c:	f383 8811 	msr	BASEPRI, r3
 8004760:	f3bf 8f6f 	isb	sy
 8004764:	f3bf 8f4f 	dsb	sy
 8004768:	60bb      	str	r3, [r7, #8]
}
 800476a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800476c:	bf00      	nop
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d0fc      	beq.n	800476e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004774:	bf00      	nop
 8004776:	bf00      	nop
 8004778:	3714      	adds	r7, #20
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	20000010 	.word	0x20000010
	...

08004790 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004790:	4b07      	ldr	r3, [pc, #28]	@ (80047b0 <pxCurrentTCBConst2>)
 8004792:	6819      	ldr	r1, [r3, #0]
 8004794:	6808      	ldr	r0, [r1, #0]
 8004796:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800479a:	f380 8809 	msr	PSP, r0
 800479e:	f3bf 8f6f 	isb	sy
 80047a2:	f04f 0000 	mov.w	r0, #0
 80047a6:	f380 8811 	msr	BASEPRI, r0
 80047aa:	4770      	bx	lr
 80047ac:	f3af 8000 	nop.w

080047b0 <pxCurrentTCBConst2>:
 80047b0:	20000184 	.word	0x20000184
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80047b4:	bf00      	nop
 80047b6:	bf00      	nop

080047b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80047b8:	4808      	ldr	r0, [pc, #32]	@ (80047dc <prvPortStartFirstTask+0x24>)
 80047ba:	6800      	ldr	r0, [r0, #0]
 80047bc:	6800      	ldr	r0, [r0, #0]
 80047be:	f380 8808 	msr	MSP, r0
 80047c2:	f04f 0000 	mov.w	r0, #0
 80047c6:	f380 8814 	msr	CONTROL, r0
 80047ca:	b662      	cpsie	i
 80047cc:	b661      	cpsie	f
 80047ce:	f3bf 8f4f 	dsb	sy
 80047d2:	f3bf 8f6f 	isb	sy
 80047d6:	df00      	svc	0
 80047d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80047da:	bf00      	nop
 80047dc:	e000ed08 	.word	0xe000ed08

080047e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b086      	sub	sp, #24
 80047e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80047e6:	4b47      	ldr	r3, [pc, #284]	@ (8004904 <xPortStartScheduler+0x124>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a47      	ldr	r2, [pc, #284]	@ (8004908 <xPortStartScheduler+0x128>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d10b      	bne.n	8004808 <xPortStartScheduler+0x28>
	__asm volatile
 80047f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f4:	f383 8811 	msr	BASEPRI, r3
 80047f8:	f3bf 8f6f 	isb	sy
 80047fc:	f3bf 8f4f 	dsb	sy
 8004800:	60fb      	str	r3, [r7, #12]
}
 8004802:	bf00      	nop
 8004804:	bf00      	nop
 8004806:	e7fd      	b.n	8004804 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004808:	4b3e      	ldr	r3, [pc, #248]	@ (8004904 <xPortStartScheduler+0x124>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a3f      	ldr	r2, [pc, #252]	@ (800490c <xPortStartScheduler+0x12c>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d10b      	bne.n	800482a <xPortStartScheduler+0x4a>
	__asm volatile
 8004812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004816:	f383 8811 	msr	BASEPRI, r3
 800481a:	f3bf 8f6f 	isb	sy
 800481e:	f3bf 8f4f 	dsb	sy
 8004822:	613b      	str	r3, [r7, #16]
}
 8004824:	bf00      	nop
 8004826:	bf00      	nop
 8004828:	e7fd      	b.n	8004826 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800482a:	4b39      	ldr	r3, [pc, #228]	@ (8004910 <xPortStartScheduler+0x130>)
 800482c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	b2db      	uxtb	r3, r3
 8004834:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	22ff      	movs	r2, #255	@ 0xff
 800483a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	b2db      	uxtb	r3, r3
 8004842:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004844:	78fb      	ldrb	r3, [r7, #3]
 8004846:	b2db      	uxtb	r3, r3
 8004848:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800484c:	b2da      	uxtb	r2, r3
 800484e:	4b31      	ldr	r3, [pc, #196]	@ (8004914 <xPortStartScheduler+0x134>)
 8004850:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004852:	4b31      	ldr	r3, [pc, #196]	@ (8004918 <xPortStartScheduler+0x138>)
 8004854:	2207      	movs	r2, #7
 8004856:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004858:	e009      	b.n	800486e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800485a:	4b2f      	ldr	r3, [pc, #188]	@ (8004918 <xPortStartScheduler+0x138>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	3b01      	subs	r3, #1
 8004860:	4a2d      	ldr	r2, [pc, #180]	@ (8004918 <xPortStartScheduler+0x138>)
 8004862:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004864:	78fb      	ldrb	r3, [r7, #3]
 8004866:	b2db      	uxtb	r3, r3
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	b2db      	uxtb	r3, r3
 800486c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800486e:	78fb      	ldrb	r3, [r7, #3]
 8004870:	b2db      	uxtb	r3, r3
 8004872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004876:	2b80      	cmp	r3, #128	@ 0x80
 8004878:	d0ef      	beq.n	800485a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800487a:	4b27      	ldr	r3, [pc, #156]	@ (8004918 <xPortStartScheduler+0x138>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f1c3 0307 	rsb	r3, r3, #7
 8004882:	2b04      	cmp	r3, #4
 8004884:	d00b      	beq.n	800489e <xPortStartScheduler+0xbe>
	__asm volatile
 8004886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800488a:	f383 8811 	msr	BASEPRI, r3
 800488e:	f3bf 8f6f 	isb	sy
 8004892:	f3bf 8f4f 	dsb	sy
 8004896:	60bb      	str	r3, [r7, #8]
}
 8004898:	bf00      	nop
 800489a:	bf00      	nop
 800489c:	e7fd      	b.n	800489a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800489e:	4b1e      	ldr	r3, [pc, #120]	@ (8004918 <xPortStartScheduler+0x138>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	021b      	lsls	r3, r3, #8
 80048a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004918 <xPortStartScheduler+0x138>)
 80048a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80048a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004918 <xPortStartScheduler+0x138>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80048b0:	4a19      	ldr	r2, [pc, #100]	@ (8004918 <xPortStartScheduler+0x138>)
 80048b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	b2da      	uxtb	r2, r3
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80048bc:	4b17      	ldr	r3, [pc, #92]	@ (800491c <xPortStartScheduler+0x13c>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a16      	ldr	r2, [pc, #88]	@ (800491c <xPortStartScheduler+0x13c>)
 80048c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80048c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80048c8:	4b14      	ldr	r3, [pc, #80]	@ (800491c <xPortStartScheduler+0x13c>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a13      	ldr	r2, [pc, #76]	@ (800491c <xPortStartScheduler+0x13c>)
 80048ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80048d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80048d4:	f000 f8da 	bl	8004a8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80048d8:	4b11      	ldr	r3, [pc, #68]	@ (8004920 <xPortStartScheduler+0x140>)
 80048da:	2200      	movs	r2, #0
 80048dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80048de:	f000 f8f9 	bl	8004ad4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80048e2:	4b10      	ldr	r3, [pc, #64]	@ (8004924 <xPortStartScheduler+0x144>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a0f      	ldr	r2, [pc, #60]	@ (8004924 <xPortStartScheduler+0x144>)
 80048e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80048ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80048ee:	f7ff ff63 	bl	80047b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80048f2:	f7ff fbef 	bl	80040d4 <vTaskSwitchContext>
	prvTaskExitError();
 80048f6:	f7ff ff19 	bl	800472c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80048fa:	2300      	movs	r3, #0
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	e000ed00 	.word	0xe000ed00
 8004908:	410fc271 	.word	0x410fc271
 800490c:	410fc270 	.word	0x410fc270
 8004910:	e000e400 	.word	0xe000e400
 8004914:	200002b0 	.word	0x200002b0
 8004918:	200002b4 	.word	0x200002b4
 800491c:	e000ed20 	.word	0xe000ed20
 8004920:	20000010 	.word	0x20000010
 8004924:	e000ef34 	.word	0xe000ef34

08004928 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
	__asm volatile
 800492e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004932:	f383 8811 	msr	BASEPRI, r3
 8004936:	f3bf 8f6f 	isb	sy
 800493a:	f3bf 8f4f 	dsb	sy
 800493e:	607b      	str	r3, [r7, #4]
}
 8004940:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004942:	4b10      	ldr	r3, [pc, #64]	@ (8004984 <vPortEnterCritical+0x5c>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	3301      	adds	r3, #1
 8004948:	4a0e      	ldr	r2, [pc, #56]	@ (8004984 <vPortEnterCritical+0x5c>)
 800494a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800494c:	4b0d      	ldr	r3, [pc, #52]	@ (8004984 <vPortEnterCritical+0x5c>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d110      	bne.n	8004976 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004954:	4b0c      	ldr	r3, [pc, #48]	@ (8004988 <vPortEnterCritical+0x60>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	b2db      	uxtb	r3, r3
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00b      	beq.n	8004976 <vPortEnterCritical+0x4e>
	__asm volatile
 800495e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004962:	f383 8811 	msr	BASEPRI, r3
 8004966:	f3bf 8f6f 	isb	sy
 800496a:	f3bf 8f4f 	dsb	sy
 800496e:	603b      	str	r3, [r7, #0]
}
 8004970:	bf00      	nop
 8004972:	bf00      	nop
 8004974:	e7fd      	b.n	8004972 <vPortEnterCritical+0x4a>
	}
}
 8004976:	bf00      	nop
 8004978:	370c      	adds	r7, #12
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	20000010 	.word	0x20000010
 8004988:	e000ed04 	.word	0xe000ed04

0800498c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004992:	4b12      	ldr	r3, [pc, #72]	@ (80049dc <vPortExitCritical+0x50>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d10b      	bne.n	80049b2 <vPortExitCritical+0x26>
	__asm volatile
 800499a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800499e:	f383 8811 	msr	BASEPRI, r3
 80049a2:	f3bf 8f6f 	isb	sy
 80049a6:	f3bf 8f4f 	dsb	sy
 80049aa:	607b      	str	r3, [r7, #4]
}
 80049ac:	bf00      	nop
 80049ae:	bf00      	nop
 80049b0:	e7fd      	b.n	80049ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80049b2:	4b0a      	ldr	r3, [pc, #40]	@ (80049dc <vPortExitCritical+0x50>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	3b01      	subs	r3, #1
 80049b8:	4a08      	ldr	r2, [pc, #32]	@ (80049dc <vPortExitCritical+0x50>)
 80049ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80049bc:	4b07      	ldr	r3, [pc, #28]	@ (80049dc <vPortExitCritical+0x50>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d105      	bne.n	80049d0 <vPortExitCritical+0x44>
 80049c4:	2300      	movs	r3, #0
 80049c6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80049ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80049d0:	bf00      	nop
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr
 80049dc:	20000010 	.word	0x20000010

080049e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80049e0:	f3ef 8009 	mrs	r0, PSP
 80049e4:	f3bf 8f6f 	isb	sy
 80049e8:	4b15      	ldr	r3, [pc, #84]	@ (8004a40 <pxCurrentTCBConst>)
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	f01e 0f10 	tst.w	lr, #16
 80049f0:	bf08      	it	eq
 80049f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80049f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049fa:	6010      	str	r0, [r2, #0]
 80049fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004a00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004a04:	f380 8811 	msr	BASEPRI, r0
 8004a08:	f3bf 8f4f 	dsb	sy
 8004a0c:	f3bf 8f6f 	isb	sy
 8004a10:	f7ff fb60 	bl	80040d4 <vTaskSwitchContext>
 8004a14:	f04f 0000 	mov.w	r0, #0
 8004a18:	f380 8811 	msr	BASEPRI, r0
 8004a1c:	bc09      	pop	{r0, r3}
 8004a1e:	6819      	ldr	r1, [r3, #0]
 8004a20:	6808      	ldr	r0, [r1, #0]
 8004a22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a26:	f01e 0f10 	tst.w	lr, #16
 8004a2a:	bf08      	it	eq
 8004a2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a30:	f380 8809 	msr	PSP, r0
 8004a34:	f3bf 8f6f 	isb	sy
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	f3af 8000 	nop.w

08004a40 <pxCurrentTCBConst>:
 8004a40:	20000184 	.word	0x20000184
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a44:	bf00      	nop
 8004a46:	bf00      	nop

08004a48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a52:	f383 8811 	msr	BASEPRI, r3
 8004a56:	f3bf 8f6f 	isb	sy
 8004a5a:	f3bf 8f4f 	dsb	sy
 8004a5e:	607b      	str	r3, [r7, #4]
}
 8004a60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a62:	f7ff fa7d 	bl	8003f60 <xTaskIncrementTick>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d003      	beq.n	8004a74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a6c:	4b06      	ldr	r3, [pc, #24]	@ (8004a88 <SysTick_Handler+0x40>)
 8004a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a72:	601a      	str	r2, [r3, #0]
 8004a74:	2300      	movs	r3, #0
 8004a76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	f383 8811 	msr	BASEPRI, r3
}
 8004a7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004a80:	bf00      	nop
 8004a82:	3708      	adds	r7, #8
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	e000ed04 	.word	0xe000ed04

08004a8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004a90:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac0 <vPortSetupTimerInterrupt+0x34>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004a96:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac4 <vPortSetupTimerInterrupt+0x38>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac8 <vPortSetupTimerInterrupt+0x3c>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8004acc <vPortSetupTimerInterrupt+0x40>)
 8004aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa6:	099b      	lsrs	r3, r3, #6
 8004aa8:	4a09      	ldr	r2, [pc, #36]	@ (8004ad0 <vPortSetupTimerInterrupt+0x44>)
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004aae:	4b04      	ldr	r3, [pc, #16]	@ (8004ac0 <vPortSetupTimerInterrupt+0x34>)
 8004ab0:	2207      	movs	r2, #7
 8004ab2:	601a      	str	r2, [r3, #0]
}
 8004ab4:	bf00      	nop
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	e000e010 	.word	0xe000e010
 8004ac4:	e000e018 	.word	0xe000e018
 8004ac8:	20000004 	.word	0x20000004
 8004acc:	10624dd3 	.word	0x10624dd3
 8004ad0:	e000e014 	.word	0xe000e014

08004ad4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ad4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004ae4 <vPortEnableVFP+0x10>
 8004ad8:	6801      	ldr	r1, [r0, #0]
 8004ada:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004ade:	6001      	str	r1, [r0, #0]
 8004ae0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ae2:	bf00      	nop
 8004ae4:	e000ed88 	.word	0xe000ed88

08004ae8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b08a      	sub	sp, #40	@ 0x28
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004af0:	2300      	movs	r3, #0
 8004af2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004af4:	f7ff f988 	bl	8003e08 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004af8:	4b5c      	ldr	r3, [pc, #368]	@ (8004c6c <pvPortMalloc+0x184>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d101      	bne.n	8004b04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004b00:	f000 f924 	bl	8004d4c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b04:	4b5a      	ldr	r3, [pc, #360]	@ (8004c70 <pvPortMalloc+0x188>)
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	f040 8095 	bne.w	8004c3c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d01e      	beq.n	8004b56 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004b18:	2208      	movs	r2, #8
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d015      	beq.n	8004b56 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f023 0307 	bic.w	r3, r3, #7
 8004b30:	3308      	adds	r3, #8
 8004b32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f003 0307 	and.w	r3, r3, #7
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00b      	beq.n	8004b56 <pvPortMalloc+0x6e>
	__asm volatile
 8004b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b42:	f383 8811 	msr	BASEPRI, r3
 8004b46:	f3bf 8f6f 	isb	sy
 8004b4a:	f3bf 8f4f 	dsb	sy
 8004b4e:	617b      	str	r3, [r7, #20]
}
 8004b50:	bf00      	nop
 8004b52:	bf00      	nop
 8004b54:	e7fd      	b.n	8004b52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d06f      	beq.n	8004c3c <pvPortMalloc+0x154>
 8004b5c:	4b45      	ldr	r3, [pc, #276]	@ (8004c74 <pvPortMalloc+0x18c>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d86a      	bhi.n	8004c3c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004b66:	4b44      	ldr	r3, [pc, #272]	@ (8004c78 <pvPortMalloc+0x190>)
 8004b68:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004b6a:	4b43      	ldr	r3, [pc, #268]	@ (8004c78 <pvPortMalloc+0x190>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b70:	e004      	b.n	8004b7c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b74:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d903      	bls.n	8004b8e <pvPortMalloc+0xa6>
 8004b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1f1      	bne.n	8004b72 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004b8e:	4b37      	ldr	r3, [pc, #220]	@ (8004c6c <pvPortMalloc+0x184>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d051      	beq.n	8004c3c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004b98:	6a3b      	ldr	r3, [r7, #32]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2208      	movs	r2, #8
 8004b9e:	4413      	add	r3, r2
 8004ba0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	6a3b      	ldr	r3, [r7, #32]
 8004ba8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bac:	685a      	ldr	r2, [r3, #4]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	1ad2      	subs	r2, r2, r3
 8004bb2:	2308      	movs	r3, #8
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d920      	bls.n	8004bfc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004bba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	f003 0307 	and.w	r3, r3, #7
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00b      	beq.n	8004be4 <pvPortMalloc+0xfc>
	__asm volatile
 8004bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd0:	f383 8811 	msr	BASEPRI, r3
 8004bd4:	f3bf 8f6f 	isb	sy
 8004bd8:	f3bf 8f4f 	dsb	sy
 8004bdc:	613b      	str	r3, [r7, #16]
}
 8004bde:	bf00      	nop
 8004be0:	bf00      	nop
 8004be2:	e7fd      	b.n	8004be0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	1ad2      	subs	r2, r2, r3
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004bf6:	69b8      	ldr	r0, [r7, #24]
 8004bf8:	f000 f90a 	bl	8004e10 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8004c74 <pvPortMalloc+0x18c>)
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	4a1b      	ldr	r2, [pc, #108]	@ (8004c74 <pvPortMalloc+0x18c>)
 8004c08:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c0a:	4b1a      	ldr	r3, [pc, #104]	@ (8004c74 <pvPortMalloc+0x18c>)
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8004c7c <pvPortMalloc+0x194>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d203      	bcs.n	8004c1e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004c16:	4b17      	ldr	r3, [pc, #92]	@ (8004c74 <pvPortMalloc+0x18c>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a18      	ldr	r2, [pc, #96]	@ (8004c7c <pvPortMalloc+0x194>)
 8004c1c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c20:	685a      	ldr	r2, [r3, #4]
 8004c22:	4b13      	ldr	r3, [pc, #76]	@ (8004c70 <pvPortMalloc+0x188>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	431a      	orrs	r2, r3
 8004c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2e:	2200      	movs	r2, #0
 8004c30:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004c32:	4b13      	ldr	r3, [pc, #76]	@ (8004c80 <pvPortMalloc+0x198>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3301      	adds	r3, #1
 8004c38:	4a11      	ldr	r2, [pc, #68]	@ (8004c80 <pvPortMalloc+0x198>)
 8004c3a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004c3c:	f7ff f8f2 	bl	8003e24 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	f003 0307 	and.w	r3, r3, #7
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00b      	beq.n	8004c62 <pvPortMalloc+0x17a>
	__asm volatile
 8004c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c4e:	f383 8811 	msr	BASEPRI, r3
 8004c52:	f3bf 8f6f 	isb	sy
 8004c56:	f3bf 8f4f 	dsb	sy
 8004c5a:	60fb      	str	r3, [r7, #12]
}
 8004c5c:	bf00      	nop
 8004c5e:	bf00      	nop
 8004c60:	e7fd      	b.n	8004c5e <pvPortMalloc+0x176>
	return pvReturn;
 8004c62:	69fb      	ldr	r3, [r7, #28]
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3728      	adds	r7, #40	@ 0x28
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	200050e0 	.word	0x200050e0
 8004c70:	200050f4 	.word	0x200050f4
 8004c74:	200050e4 	.word	0x200050e4
 8004c78:	200050d8 	.word	0x200050d8
 8004c7c:	200050e8 	.word	0x200050e8
 8004c80:	200050ec 	.word	0x200050ec

08004c84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d04f      	beq.n	8004d36 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004c96:	2308      	movs	r3, #8
 8004c98:	425b      	negs	r3, r3
 8004c9a:	697a      	ldr	r2, [r7, #20]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	685a      	ldr	r2, [r3, #4]
 8004ca8:	4b25      	ldr	r3, [pc, #148]	@ (8004d40 <vPortFree+0xbc>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4013      	ands	r3, r2
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d10b      	bne.n	8004cca <vPortFree+0x46>
	__asm volatile
 8004cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cb6:	f383 8811 	msr	BASEPRI, r3
 8004cba:	f3bf 8f6f 	isb	sy
 8004cbe:	f3bf 8f4f 	dsb	sy
 8004cc2:	60fb      	str	r3, [r7, #12]
}
 8004cc4:	bf00      	nop
 8004cc6:	bf00      	nop
 8004cc8:	e7fd      	b.n	8004cc6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00b      	beq.n	8004cea <vPortFree+0x66>
	__asm volatile
 8004cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd6:	f383 8811 	msr	BASEPRI, r3
 8004cda:	f3bf 8f6f 	isb	sy
 8004cde:	f3bf 8f4f 	dsb	sy
 8004ce2:	60bb      	str	r3, [r7, #8]
}
 8004ce4:	bf00      	nop
 8004ce6:	bf00      	nop
 8004ce8:	e7fd      	b.n	8004ce6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	685a      	ldr	r2, [r3, #4]
 8004cee:	4b14      	ldr	r3, [pc, #80]	@ (8004d40 <vPortFree+0xbc>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d01e      	beq.n	8004d36 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d11a      	bne.n	8004d36 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	685a      	ldr	r2, [r3, #4]
 8004d04:	4b0e      	ldr	r3, [pc, #56]	@ (8004d40 <vPortFree+0xbc>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	43db      	mvns	r3, r3
 8004d0a:	401a      	ands	r2, r3
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004d10:	f7ff f87a 	bl	8003e08 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	685a      	ldr	r2, [r3, #4]
 8004d18:	4b0a      	ldr	r3, [pc, #40]	@ (8004d44 <vPortFree+0xc0>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	4a09      	ldr	r2, [pc, #36]	@ (8004d44 <vPortFree+0xc0>)
 8004d20:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d22:	6938      	ldr	r0, [r7, #16]
 8004d24:	f000 f874 	bl	8004e10 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004d28:	4b07      	ldr	r3, [pc, #28]	@ (8004d48 <vPortFree+0xc4>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	3301      	adds	r3, #1
 8004d2e:	4a06      	ldr	r2, [pc, #24]	@ (8004d48 <vPortFree+0xc4>)
 8004d30:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004d32:	f7ff f877 	bl	8003e24 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004d36:	bf00      	nop
 8004d38:	3718      	adds	r7, #24
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	200050f4 	.word	0x200050f4
 8004d44:	200050e4 	.word	0x200050e4
 8004d48:	200050f0 	.word	0x200050f0

08004d4c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004d52:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8004d56:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004d58:	4b27      	ldr	r3, [pc, #156]	@ (8004df8 <prvHeapInit+0xac>)
 8004d5a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f003 0307 	and.w	r3, r3, #7
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00c      	beq.n	8004d80 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	3307      	adds	r3, #7
 8004d6a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f023 0307 	bic.w	r3, r3, #7
 8004d72:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004d74:	68ba      	ldr	r2, [r7, #8]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	4a1f      	ldr	r2, [pc, #124]	@ (8004df8 <prvHeapInit+0xac>)
 8004d7c:	4413      	add	r3, r2
 8004d7e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004d84:	4a1d      	ldr	r2, [pc, #116]	@ (8004dfc <prvHeapInit+0xb0>)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8004dfc <prvHeapInit+0xb0>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	68ba      	ldr	r2, [r7, #8]
 8004d94:	4413      	add	r3, r2
 8004d96:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004d98:	2208      	movs	r2, #8
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	1a9b      	subs	r3, r3, r2
 8004d9e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f023 0307 	bic.w	r3, r3, #7
 8004da6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	4a15      	ldr	r2, [pc, #84]	@ (8004e00 <prvHeapInit+0xb4>)
 8004dac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004dae:	4b14      	ldr	r3, [pc, #80]	@ (8004e00 <prvHeapInit+0xb4>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2200      	movs	r2, #0
 8004db4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004db6:	4b12      	ldr	r3, [pc, #72]	@ (8004e00 <prvHeapInit+0xb4>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	68fa      	ldr	r2, [r7, #12]
 8004dc6:	1ad2      	subs	r2, r2, r3
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8004e00 <prvHeapInit+0xb4>)
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8004e04 <prvHeapInit+0xb8>)
 8004dda:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	4a09      	ldr	r2, [pc, #36]	@ (8004e08 <prvHeapInit+0xbc>)
 8004de2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004de4:	4b09      	ldr	r3, [pc, #36]	@ (8004e0c <prvHeapInit+0xc0>)
 8004de6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004dea:	601a      	str	r2, [r3, #0]
}
 8004dec:	bf00      	nop
 8004dee:	3714      	adds	r7, #20
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr
 8004df8:	200002b8 	.word	0x200002b8
 8004dfc:	200050d8 	.word	0x200050d8
 8004e00:	200050e0 	.word	0x200050e0
 8004e04:	200050e8 	.word	0x200050e8
 8004e08:	200050e4 	.word	0x200050e4
 8004e0c:	200050f4 	.word	0x200050f4

08004e10 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004e10:	b480      	push	{r7}
 8004e12:	b085      	sub	sp, #20
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004e18:	4b28      	ldr	r3, [pc, #160]	@ (8004ebc <prvInsertBlockIntoFreeList+0xac>)
 8004e1a:	60fb      	str	r3, [r7, #12]
 8004e1c:	e002      	b.n	8004e24 <prvInsertBlockIntoFreeList+0x14>
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	60fb      	str	r3, [r7, #12]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d8f7      	bhi.n	8004e1e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	4413      	add	r3, r2
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d108      	bne.n	8004e52 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	441a      	add	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	441a      	add	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d118      	bne.n	8004e98 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	4b15      	ldr	r3, [pc, #84]	@ (8004ec0 <prvInsertBlockIntoFreeList+0xb0>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d00d      	beq.n	8004e8e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	685a      	ldr	r2, [r3, #4]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	441a      	add	r2, r3
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	e008      	b.n	8004ea0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ec0 <prvInsertBlockIntoFreeList+0xb0>)
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	601a      	str	r2, [r3, #0]
 8004e96:	e003      	b.n	8004ea0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d002      	beq.n	8004eae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004eae:	bf00      	nop
 8004eb0:	3714      	adds	r7, #20
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	200050d8 	.word	0x200050d8
 8004ec0:	200050e0 	.word	0x200050e0

08004ec4 <std>:
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	b510      	push	{r4, lr}
 8004ec8:	4604      	mov	r4, r0
 8004eca:	e9c0 3300 	strd	r3, r3, [r0]
 8004ece:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004ed2:	6083      	str	r3, [r0, #8]
 8004ed4:	8181      	strh	r1, [r0, #12]
 8004ed6:	6643      	str	r3, [r0, #100]	@ 0x64
 8004ed8:	81c2      	strh	r2, [r0, #14]
 8004eda:	6183      	str	r3, [r0, #24]
 8004edc:	4619      	mov	r1, r3
 8004ede:	2208      	movs	r2, #8
 8004ee0:	305c      	adds	r0, #92	@ 0x5c
 8004ee2:	f000 f9e7 	bl	80052b4 <memset>
 8004ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8004f1c <std+0x58>)
 8004ee8:	6263      	str	r3, [r4, #36]	@ 0x24
 8004eea:	4b0d      	ldr	r3, [pc, #52]	@ (8004f20 <std+0x5c>)
 8004eec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004eee:	4b0d      	ldr	r3, [pc, #52]	@ (8004f24 <std+0x60>)
 8004ef0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8004f28 <std+0x64>)
 8004ef4:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8004f2c <std+0x68>)
 8004ef8:	6224      	str	r4, [r4, #32]
 8004efa:	429c      	cmp	r4, r3
 8004efc:	d006      	beq.n	8004f0c <std+0x48>
 8004efe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004f02:	4294      	cmp	r4, r2
 8004f04:	d002      	beq.n	8004f0c <std+0x48>
 8004f06:	33d0      	adds	r3, #208	@ 0xd0
 8004f08:	429c      	cmp	r4, r3
 8004f0a:	d105      	bne.n	8004f18 <std+0x54>
 8004f0c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004f10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f14:	f000 baa4 	b.w	8005460 <__retarget_lock_init_recursive>
 8004f18:	bd10      	pop	{r4, pc}
 8004f1a:	bf00      	nop
 8004f1c:	08005105 	.word	0x08005105
 8004f20:	08005127 	.word	0x08005127
 8004f24:	0800515f 	.word	0x0800515f
 8004f28:	08005183 	.word	0x08005183
 8004f2c:	200050f8 	.word	0x200050f8

08004f30 <stdio_exit_handler>:
 8004f30:	4a02      	ldr	r2, [pc, #8]	@ (8004f3c <stdio_exit_handler+0xc>)
 8004f32:	4903      	ldr	r1, [pc, #12]	@ (8004f40 <stdio_exit_handler+0x10>)
 8004f34:	4803      	ldr	r0, [pc, #12]	@ (8004f44 <stdio_exit_handler+0x14>)
 8004f36:	f000 b869 	b.w	800500c <_fwalk_sglue>
 8004f3a:	bf00      	nop
 8004f3c:	20000014 	.word	0x20000014
 8004f40:	08005761 	.word	0x08005761
 8004f44:	20000024 	.word	0x20000024

08004f48 <cleanup_stdio>:
 8004f48:	6841      	ldr	r1, [r0, #4]
 8004f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8004f7c <cleanup_stdio+0x34>)
 8004f4c:	4299      	cmp	r1, r3
 8004f4e:	b510      	push	{r4, lr}
 8004f50:	4604      	mov	r4, r0
 8004f52:	d001      	beq.n	8004f58 <cleanup_stdio+0x10>
 8004f54:	f000 fc04 	bl	8005760 <_fflush_r>
 8004f58:	68a1      	ldr	r1, [r4, #8]
 8004f5a:	4b09      	ldr	r3, [pc, #36]	@ (8004f80 <cleanup_stdio+0x38>)
 8004f5c:	4299      	cmp	r1, r3
 8004f5e:	d002      	beq.n	8004f66 <cleanup_stdio+0x1e>
 8004f60:	4620      	mov	r0, r4
 8004f62:	f000 fbfd 	bl	8005760 <_fflush_r>
 8004f66:	68e1      	ldr	r1, [r4, #12]
 8004f68:	4b06      	ldr	r3, [pc, #24]	@ (8004f84 <cleanup_stdio+0x3c>)
 8004f6a:	4299      	cmp	r1, r3
 8004f6c:	d004      	beq.n	8004f78 <cleanup_stdio+0x30>
 8004f6e:	4620      	mov	r0, r4
 8004f70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f74:	f000 bbf4 	b.w	8005760 <_fflush_r>
 8004f78:	bd10      	pop	{r4, pc}
 8004f7a:	bf00      	nop
 8004f7c:	200050f8 	.word	0x200050f8
 8004f80:	20005160 	.word	0x20005160
 8004f84:	200051c8 	.word	0x200051c8

08004f88 <global_stdio_init.part.0>:
 8004f88:	b510      	push	{r4, lr}
 8004f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8004fb8 <global_stdio_init.part.0+0x30>)
 8004f8c:	4c0b      	ldr	r4, [pc, #44]	@ (8004fbc <global_stdio_init.part.0+0x34>)
 8004f8e:	4a0c      	ldr	r2, [pc, #48]	@ (8004fc0 <global_stdio_init.part.0+0x38>)
 8004f90:	601a      	str	r2, [r3, #0]
 8004f92:	4620      	mov	r0, r4
 8004f94:	2200      	movs	r2, #0
 8004f96:	2104      	movs	r1, #4
 8004f98:	f7ff ff94 	bl	8004ec4 <std>
 8004f9c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	2109      	movs	r1, #9
 8004fa4:	f7ff ff8e 	bl	8004ec4 <std>
 8004fa8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004fac:	2202      	movs	r2, #2
 8004fae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fb2:	2112      	movs	r1, #18
 8004fb4:	f7ff bf86 	b.w	8004ec4 <std>
 8004fb8:	20005230 	.word	0x20005230
 8004fbc:	200050f8 	.word	0x200050f8
 8004fc0:	08004f31 	.word	0x08004f31

08004fc4 <__sfp_lock_acquire>:
 8004fc4:	4801      	ldr	r0, [pc, #4]	@ (8004fcc <__sfp_lock_acquire+0x8>)
 8004fc6:	f000 ba4c 	b.w	8005462 <__retarget_lock_acquire_recursive>
 8004fca:	bf00      	nop
 8004fcc:	20005239 	.word	0x20005239

08004fd0 <__sfp_lock_release>:
 8004fd0:	4801      	ldr	r0, [pc, #4]	@ (8004fd8 <__sfp_lock_release+0x8>)
 8004fd2:	f000 ba47 	b.w	8005464 <__retarget_lock_release_recursive>
 8004fd6:	bf00      	nop
 8004fd8:	20005239 	.word	0x20005239

08004fdc <__sinit>:
 8004fdc:	b510      	push	{r4, lr}
 8004fde:	4604      	mov	r4, r0
 8004fe0:	f7ff fff0 	bl	8004fc4 <__sfp_lock_acquire>
 8004fe4:	6a23      	ldr	r3, [r4, #32]
 8004fe6:	b11b      	cbz	r3, 8004ff0 <__sinit+0x14>
 8004fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fec:	f7ff bff0 	b.w	8004fd0 <__sfp_lock_release>
 8004ff0:	4b04      	ldr	r3, [pc, #16]	@ (8005004 <__sinit+0x28>)
 8004ff2:	6223      	str	r3, [r4, #32]
 8004ff4:	4b04      	ldr	r3, [pc, #16]	@ (8005008 <__sinit+0x2c>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1f5      	bne.n	8004fe8 <__sinit+0xc>
 8004ffc:	f7ff ffc4 	bl	8004f88 <global_stdio_init.part.0>
 8005000:	e7f2      	b.n	8004fe8 <__sinit+0xc>
 8005002:	bf00      	nop
 8005004:	08004f49 	.word	0x08004f49
 8005008:	20005230 	.word	0x20005230

0800500c <_fwalk_sglue>:
 800500c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005010:	4607      	mov	r7, r0
 8005012:	4688      	mov	r8, r1
 8005014:	4614      	mov	r4, r2
 8005016:	2600      	movs	r6, #0
 8005018:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800501c:	f1b9 0901 	subs.w	r9, r9, #1
 8005020:	d505      	bpl.n	800502e <_fwalk_sglue+0x22>
 8005022:	6824      	ldr	r4, [r4, #0]
 8005024:	2c00      	cmp	r4, #0
 8005026:	d1f7      	bne.n	8005018 <_fwalk_sglue+0xc>
 8005028:	4630      	mov	r0, r6
 800502a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800502e:	89ab      	ldrh	r3, [r5, #12]
 8005030:	2b01      	cmp	r3, #1
 8005032:	d907      	bls.n	8005044 <_fwalk_sglue+0x38>
 8005034:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005038:	3301      	adds	r3, #1
 800503a:	d003      	beq.n	8005044 <_fwalk_sglue+0x38>
 800503c:	4629      	mov	r1, r5
 800503e:	4638      	mov	r0, r7
 8005040:	47c0      	blx	r8
 8005042:	4306      	orrs	r6, r0
 8005044:	3568      	adds	r5, #104	@ 0x68
 8005046:	e7e9      	b.n	800501c <_fwalk_sglue+0x10>

08005048 <_puts_r>:
 8005048:	6a03      	ldr	r3, [r0, #32]
 800504a:	b570      	push	{r4, r5, r6, lr}
 800504c:	6884      	ldr	r4, [r0, #8]
 800504e:	4605      	mov	r5, r0
 8005050:	460e      	mov	r6, r1
 8005052:	b90b      	cbnz	r3, 8005058 <_puts_r+0x10>
 8005054:	f7ff ffc2 	bl	8004fdc <__sinit>
 8005058:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800505a:	07db      	lsls	r3, r3, #31
 800505c:	d405      	bmi.n	800506a <_puts_r+0x22>
 800505e:	89a3      	ldrh	r3, [r4, #12]
 8005060:	0598      	lsls	r0, r3, #22
 8005062:	d402      	bmi.n	800506a <_puts_r+0x22>
 8005064:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005066:	f000 f9fc 	bl	8005462 <__retarget_lock_acquire_recursive>
 800506a:	89a3      	ldrh	r3, [r4, #12]
 800506c:	0719      	lsls	r1, r3, #28
 800506e:	d502      	bpl.n	8005076 <_puts_r+0x2e>
 8005070:	6923      	ldr	r3, [r4, #16]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d135      	bne.n	80050e2 <_puts_r+0x9a>
 8005076:	4621      	mov	r1, r4
 8005078:	4628      	mov	r0, r5
 800507a:	f000 f8c5 	bl	8005208 <__swsetup_r>
 800507e:	b380      	cbz	r0, 80050e2 <_puts_r+0x9a>
 8005080:	f04f 35ff 	mov.w	r5, #4294967295
 8005084:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005086:	07da      	lsls	r2, r3, #31
 8005088:	d405      	bmi.n	8005096 <_puts_r+0x4e>
 800508a:	89a3      	ldrh	r3, [r4, #12]
 800508c:	059b      	lsls	r3, r3, #22
 800508e:	d402      	bmi.n	8005096 <_puts_r+0x4e>
 8005090:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005092:	f000 f9e7 	bl	8005464 <__retarget_lock_release_recursive>
 8005096:	4628      	mov	r0, r5
 8005098:	bd70      	pop	{r4, r5, r6, pc}
 800509a:	2b00      	cmp	r3, #0
 800509c:	da04      	bge.n	80050a8 <_puts_r+0x60>
 800509e:	69a2      	ldr	r2, [r4, #24]
 80050a0:	429a      	cmp	r2, r3
 80050a2:	dc17      	bgt.n	80050d4 <_puts_r+0x8c>
 80050a4:	290a      	cmp	r1, #10
 80050a6:	d015      	beq.n	80050d4 <_puts_r+0x8c>
 80050a8:	6823      	ldr	r3, [r4, #0]
 80050aa:	1c5a      	adds	r2, r3, #1
 80050ac:	6022      	str	r2, [r4, #0]
 80050ae:	7019      	strb	r1, [r3, #0]
 80050b0:	68a3      	ldr	r3, [r4, #8]
 80050b2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80050b6:	3b01      	subs	r3, #1
 80050b8:	60a3      	str	r3, [r4, #8]
 80050ba:	2900      	cmp	r1, #0
 80050bc:	d1ed      	bne.n	800509a <_puts_r+0x52>
 80050be:	2b00      	cmp	r3, #0
 80050c0:	da11      	bge.n	80050e6 <_puts_r+0x9e>
 80050c2:	4622      	mov	r2, r4
 80050c4:	210a      	movs	r1, #10
 80050c6:	4628      	mov	r0, r5
 80050c8:	f000 f85f 	bl	800518a <__swbuf_r>
 80050cc:	3001      	adds	r0, #1
 80050ce:	d0d7      	beq.n	8005080 <_puts_r+0x38>
 80050d0:	250a      	movs	r5, #10
 80050d2:	e7d7      	b.n	8005084 <_puts_r+0x3c>
 80050d4:	4622      	mov	r2, r4
 80050d6:	4628      	mov	r0, r5
 80050d8:	f000 f857 	bl	800518a <__swbuf_r>
 80050dc:	3001      	adds	r0, #1
 80050de:	d1e7      	bne.n	80050b0 <_puts_r+0x68>
 80050e0:	e7ce      	b.n	8005080 <_puts_r+0x38>
 80050e2:	3e01      	subs	r6, #1
 80050e4:	e7e4      	b.n	80050b0 <_puts_r+0x68>
 80050e6:	6823      	ldr	r3, [r4, #0]
 80050e8:	1c5a      	adds	r2, r3, #1
 80050ea:	6022      	str	r2, [r4, #0]
 80050ec:	220a      	movs	r2, #10
 80050ee:	701a      	strb	r2, [r3, #0]
 80050f0:	e7ee      	b.n	80050d0 <_puts_r+0x88>
	...

080050f4 <puts>:
 80050f4:	4b02      	ldr	r3, [pc, #8]	@ (8005100 <puts+0xc>)
 80050f6:	4601      	mov	r1, r0
 80050f8:	6818      	ldr	r0, [r3, #0]
 80050fa:	f7ff bfa5 	b.w	8005048 <_puts_r>
 80050fe:	bf00      	nop
 8005100:	20000020 	.word	0x20000020

08005104 <__sread>:
 8005104:	b510      	push	{r4, lr}
 8005106:	460c      	mov	r4, r1
 8005108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800510c:	f000 f95a 	bl	80053c4 <_read_r>
 8005110:	2800      	cmp	r0, #0
 8005112:	bfab      	itete	ge
 8005114:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005116:	89a3      	ldrhlt	r3, [r4, #12]
 8005118:	181b      	addge	r3, r3, r0
 800511a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800511e:	bfac      	ite	ge
 8005120:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005122:	81a3      	strhlt	r3, [r4, #12]
 8005124:	bd10      	pop	{r4, pc}

08005126 <__swrite>:
 8005126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800512a:	461f      	mov	r7, r3
 800512c:	898b      	ldrh	r3, [r1, #12]
 800512e:	05db      	lsls	r3, r3, #23
 8005130:	4605      	mov	r5, r0
 8005132:	460c      	mov	r4, r1
 8005134:	4616      	mov	r6, r2
 8005136:	d505      	bpl.n	8005144 <__swrite+0x1e>
 8005138:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800513c:	2302      	movs	r3, #2
 800513e:	2200      	movs	r2, #0
 8005140:	f000 f92e 	bl	80053a0 <_lseek_r>
 8005144:	89a3      	ldrh	r3, [r4, #12]
 8005146:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800514a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800514e:	81a3      	strh	r3, [r4, #12]
 8005150:	4632      	mov	r2, r6
 8005152:	463b      	mov	r3, r7
 8005154:	4628      	mov	r0, r5
 8005156:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800515a:	f000 b945 	b.w	80053e8 <_write_r>

0800515e <__sseek>:
 800515e:	b510      	push	{r4, lr}
 8005160:	460c      	mov	r4, r1
 8005162:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005166:	f000 f91b 	bl	80053a0 <_lseek_r>
 800516a:	1c43      	adds	r3, r0, #1
 800516c:	89a3      	ldrh	r3, [r4, #12]
 800516e:	bf15      	itete	ne
 8005170:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005172:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005176:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800517a:	81a3      	strheq	r3, [r4, #12]
 800517c:	bf18      	it	ne
 800517e:	81a3      	strhne	r3, [r4, #12]
 8005180:	bd10      	pop	{r4, pc}

08005182 <__sclose>:
 8005182:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005186:	f000 b89d 	b.w	80052c4 <_close_r>

0800518a <__swbuf_r>:
 800518a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800518c:	460e      	mov	r6, r1
 800518e:	4614      	mov	r4, r2
 8005190:	4605      	mov	r5, r0
 8005192:	b118      	cbz	r0, 800519c <__swbuf_r+0x12>
 8005194:	6a03      	ldr	r3, [r0, #32]
 8005196:	b90b      	cbnz	r3, 800519c <__swbuf_r+0x12>
 8005198:	f7ff ff20 	bl	8004fdc <__sinit>
 800519c:	69a3      	ldr	r3, [r4, #24]
 800519e:	60a3      	str	r3, [r4, #8]
 80051a0:	89a3      	ldrh	r3, [r4, #12]
 80051a2:	071a      	lsls	r2, r3, #28
 80051a4:	d501      	bpl.n	80051aa <__swbuf_r+0x20>
 80051a6:	6923      	ldr	r3, [r4, #16]
 80051a8:	b943      	cbnz	r3, 80051bc <__swbuf_r+0x32>
 80051aa:	4621      	mov	r1, r4
 80051ac:	4628      	mov	r0, r5
 80051ae:	f000 f82b 	bl	8005208 <__swsetup_r>
 80051b2:	b118      	cbz	r0, 80051bc <__swbuf_r+0x32>
 80051b4:	f04f 37ff 	mov.w	r7, #4294967295
 80051b8:	4638      	mov	r0, r7
 80051ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	6922      	ldr	r2, [r4, #16]
 80051c0:	1a98      	subs	r0, r3, r2
 80051c2:	6963      	ldr	r3, [r4, #20]
 80051c4:	b2f6      	uxtb	r6, r6
 80051c6:	4283      	cmp	r3, r0
 80051c8:	4637      	mov	r7, r6
 80051ca:	dc05      	bgt.n	80051d8 <__swbuf_r+0x4e>
 80051cc:	4621      	mov	r1, r4
 80051ce:	4628      	mov	r0, r5
 80051d0:	f000 fac6 	bl	8005760 <_fflush_r>
 80051d4:	2800      	cmp	r0, #0
 80051d6:	d1ed      	bne.n	80051b4 <__swbuf_r+0x2a>
 80051d8:	68a3      	ldr	r3, [r4, #8]
 80051da:	3b01      	subs	r3, #1
 80051dc:	60a3      	str	r3, [r4, #8]
 80051de:	6823      	ldr	r3, [r4, #0]
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	6022      	str	r2, [r4, #0]
 80051e4:	701e      	strb	r6, [r3, #0]
 80051e6:	6962      	ldr	r2, [r4, #20]
 80051e8:	1c43      	adds	r3, r0, #1
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d004      	beq.n	80051f8 <__swbuf_r+0x6e>
 80051ee:	89a3      	ldrh	r3, [r4, #12]
 80051f0:	07db      	lsls	r3, r3, #31
 80051f2:	d5e1      	bpl.n	80051b8 <__swbuf_r+0x2e>
 80051f4:	2e0a      	cmp	r6, #10
 80051f6:	d1df      	bne.n	80051b8 <__swbuf_r+0x2e>
 80051f8:	4621      	mov	r1, r4
 80051fa:	4628      	mov	r0, r5
 80051fc:	f000 fab0 	bl	8005760 <_fflush_r>
 8005200:	2800      	cmp	r0, #0
 8005202:	d0d9      	beq.n	80051b8 <__swbuf_r+0x2e>
 8005204:	e7d6      	b.n	80051b4 <__swbuf_r+0x2a>
	...

08005208 <__swsetup_r>:
 8005208:	b538      	push	{r3, r4, r5, lr}
 800520a:	4b29      	ldr	r3, [pc, #164]	@ (80052b0 <__swsetup_r+0xa8>)
 800520c:	4605      	mov	r5, r0
 800520e:	6818      	ldr	r0, [r3, #0]
 8005210:	460c      	mov	r4, r1
 8005212:	b118      	cbz	r0, 800521c <__swsetup_r+0x14>
 8005214:	6a03      	ldr	r3, [r0, #32]
 8005216:	b90b      	cbnz	r3, 800521c <__swsetup_r+0x14>
 8005218:	f7ff fee0 	bl	8004fdc <__sinit>
 800521c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005220:	0719      	lsls	r1, r3, #28
 8005222:	d422      	bmi.n	800526a <__swsetup_r+0x62>
 8005224:	06da      	lsls	r2, r3, #27
 8005226:	d407      	bmi.n	8005238 <__swsetup_r+0x30>
 8005228:	2209      	movs	r2, #9
 800522a:	602a      	str	r2, [r5, #0]
 800522c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005230:	81a3      	strh	r3, [r4, #12]
 8005232:	f04f 30ff 	mov.w	r0, #4294967295
 8005236:	e033      	b.n	80052a0 <__swsetup_r+0x98>
 8005238:	0758      	lsls	r0, r3, #29
 800523a:	d512      	bpl.n	8005262 <__swsetup_r+0x5a>
 800523c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800523e:	b141      	cbz	r1, 8005252 <__swsetup_r+0x4a>
 8005240:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005244:	4299      	cmp	r1, r3
 8005246:	d002      	beq.n	800524e <__swsetup_r+0x46>
 8005248:	4628      	mov	r0, r5
 800524a:	f000 f90d 	bl	8005468 <_free_r>
 800524e:	2300      	movs	r3, #0
 8005250:	6363      	str	r3, [r4, #52]	@ 0x34
 8005252:	89a3      	ldrh	r3, [r4, #12]
 8005254:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005258:	81a3      	strh	r3, [r4, #12]
 800525a:	2300      	movs	r3, #0
 800525c:	6063      	str	r3, [r4, #4]
 800525e:	6923      	ldr	r3, [r4, #16]
 8005260:	6023      	str	r3, [r4, #0]
 8005262:	89a3      	ldrh	r3, [r4, #12]
 8005264:	f043 0308 	orr.w	r3, r3, #8
 8005268:	81a3      	strh	r3, [r4, #12]
 800526a:	6923      	ldr	r3, [r4, #16]
 800526c:	b94b      	cbnz	r3, 8005282 <__swsetup_r+0x7a>
 800526e:	89a3      	ldrh	r3, [r4, #12]
 8005270:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005278:	d003      	beq.n	8005282 <__swsetup_r+0x7a>
 800527a:	4621      	mov	r1, r4
 800527c:	4628      	mov	r0, r5
 800527e:	f000 fabd 	bl	80057fc <__smakebuf_r>
 8005282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005286:	f013 0201 	ands.w	r2, r3, #1
 800528a:	d00a      	beq.n	80052a2 <__swsetup_r+0x9a>
 800528c:	2200      	movs	r2, #0
 800528e:	60a2      	str	r2, [r4, #8]
 8005290:	6962      	ldr	r2, [r4, #20]
 8005292:	4252      	negs	r2, r2
 8005294:	61a2      	str	r2, [r4, #24]
 8005296:	6922      	ldr	r2, [r4, #16]
 8005298:	b942      	cbnz	r2, 80052ac <__swsetup_r+0xa4>
 800529a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800529e:	d1c5      	bne.n	800522c <__swsetup_r+0x24>
 80052a0:	bd38      	pop	{r3, r4, r5, pc}
 80052a2:	0799      	lsls	r1, r3, #30
 80052a4:	bf58      	it	pl
 80052a6:	6962      	ldrpl	r2, [r4, #20]
 80052a8:	60a2      	str	r2, [r4, #8]
 80052aa:	e7f4      	b.n	8005296 <__swsetup_r+0x8e>
 80052ac:	2000      	movs	r0, #0
 80052ae:	e7f7      	b.n	80052a0 <__swsetup_r+0x98>
 80052b0:	20000020 	.word	0x20000020

080052b4 <memset>:
 80052b4:	4402      	add	r2, r0
 80052b6:	4603      	mov	r3, r0
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d100      	bne.n	80052be <memset+0xa>
 80052bc:	4770      	bx	lr
 80052be:	f803 1b01 	strb.w	r1, [r3], #1
 80052c2:	e7f9      	b.n	80052b8 <memset+0x4>

080052c4 <_close_r>:
 80052c4:	b538      	push	{r3, r4, r5, lr}
 80052c6:	4d06      	ldr	r5, [pc, #24]	@ (80052e0 <_close_r+0x1c>)
 80052c8:	2300      	movs	r3, #0
 80052ca:	4604      	mov	r4, r0
 80052cc:	4608      	mov	r0, r1
 80052ce:	602b      	str	r3, [r5, #0]
 80052d0:	f7fb fbef 	bl	8000ab2 <_close>
 80052d4:	1c43      	adds	r3, r0, #1
 80052d6:	d102      	bne.n	80052de <_close_r+0x1a>
 80052d8:	682b      	ldr	r3, [r5, #0]
 80052da:	b103      	cbz	r3, 80052de <_close_r+0x1a>
 80052dc:	6023      	str	r3, [r4, #0]
 80052de:	bd38      	pop	{r3, r4, r5, pc}
 80052e0:	20005234 	.word	0x20005234

080052e4 <_reclaim_reent>:
 80052e4:	4b2d      	ldr	r3, [pc, #180]	@ (800539c <_reclaim_reent+0xb8>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4283      	cmp	r3, r0
 80052ea:	b570      	push	{r4, r5, r6, lr}
 80052ec:	4604      	mov	r4, r0
 80052ee:	d053      	beq.n	8005398 <_reclaim_reent+0xb4>
 80052f0:	69c3      	ldr	r3, [r0, #28]
 80052f2:	b31b      	cbz	r3, 800533c <_reclaim_reent+0x58>
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	b163      	cbz	r3, 8005312 <_reclaim_reent+0x2e>
 80052f8:	2500      	movs	r5, #0
 80052fa:	69e3      	ldr	r3, [r4, #28]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	5959      	ldr	r1, [r3, r5]
 8005300:	b9b1      	cbnz	r1, 8005330 <_reclaim_reent+0x4c>
 8005302:	3504      	adds	r5, #4
 8005304:	2d80      	cmp	r5, #128	@ 0x80
 8005306:	d1f8      	bne.n	80052fa <_reclaim_reent+0x16>
 8005308:	69e3      	ldr	r3, [r4, #28]
 800530a:	4620      	mov	r0, r4
 800530c:	68d9      	ldr	r1, [r3, #12]
 800530e:	f000 f8ab 	bl	8005468 <_free_r>
 8005312:	69e3      	ldr	r3, [r4, #28]
 8005314:	6819      	ldr	r1, [r3, #0]
 8005316:	b111      	cbz	r1, 800531e <_reclaim_reent+0x3a>
 8005318:	4620      	mov	r0, r4
 800531a:	f000 f8a5 	bl	8005468 <_free_r>
 800531e:	69e3      	ldr	r3, [r4, #28]
 8005320:	689d      	ldr	r5, [r3, #8]
 8005322:	b15d      	cbz	r5, 800533c <_reclaim_reent+0x58>
 8005324:	4629      	mov	r1, r5
 8005326:	4620      	mov	r0, r4
 8005328:	682d      	ldr	r5, [r5, #0]
 800532a:	f000 f89d 	bl	8005468 <_free_r>
 800532e:	e7f8      	b.n	8005322 <_reclaim_reent+0x3e>
 8005330:	680e      	ldr	r6, [r1, #0]
 8005332:	4620      	mov	r0, r4
 8005334:	f000 f898 	bl	8005468 <_free_r>
 8005338:	4631      	mov	r1, r6
 800533a:	e7e1      	b.n	8005300 <_reclaim_reent+0x1c>
 800533c:	6961      	ldr	r1, [r4, #20]
 800533e:	b111      	cbz	r1, 8005346 <_reclaim_reent+0x62>
 8005340:	4620      	mov	r0, r4
 8005342:	f000 f891 	bl	8005468 <_free_r>
 8005346:	69e1      	ldr	r1, [r4, #28]
 8005348:	b111      	cbz	r1, 8005350 <_reclaim_reent+0x6c>
 800534a:	4620      	mov	r0, r4
 800534c:	f000 f88c 	bl	8005468 <_free_r>
 8005350:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005352:	b111      	cbz	r1, 800535a <_reclaim_reent+0x76>
 8005354:	4620      	mov	r0, r4
 8005356:	f000 f887 	bl	8005468 <_free_r>
 800535a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800535c:	b111      	cbz	r1, 8005364 <_reclaim_reent+0x80>
 800535e:	4620      	mov	r0, r4
 8005360:	f000 f882 	bl	8005468 <_free_r>
 8005364:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005366:	b111      	cbz	r1, 800536e <_reclaim_reent+0x8a>
 8005368:	4620      	mov	r0, r4
 800536a:	f000 f87d 	bl	8005468 <_free_r>
 800536e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005370:	b111      	cbz	r1, 8005378 <_reclaim_reent+0x94>
 8005372:	4620      	mov	r0, r4
 8005374:	f000 f878 	bl	8005468 <_free_r>
 8005378:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800537a:	b111      	cbz	r1, 8005382 <_reclaim_reent+0x9e>
 800537c:	4620      	mov	r0, r4
 800537e:	f000 f873 	bl	8005468 <_free_r>
 8005382:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005384:	b111      	cbz	r1, 800538c <_reclaim_reent+0xa8>
 8005386:	4620      	mov	r0, r4
 8005388:	f000 f86e 	bl	8005468 <_free_r>
 800538c:	6a23      	ldr	r3, [r4, #32]
 800538e:	b11b      	cbz	r3, 8005398 <_reclaim_reent+0xb4>
 8005390:	4620      	mov	r0, r4
 8005392:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005396:	4718      	bx	r3
 8005398:	bd70      	pop	{r4, r5, r6, pc}
 800539a:	bf00      	nop
 800539c:	20000020 	.word	0x20000020

080053a0 <_lseek_r>:
 80053a0:	b538      	push	{r3, r4, r5, lr}
 80053a2:	4d07      	ldr	r5, [pc, #28]	@ (80053c0 <_lseek_r+0x20>)
 80053a4:	4604      	mov	r4, r0
 80053a6:	4608      	mov	r0, r1
 80053a8:	4611      	mov	r1, r2
 80053aa:	2200      	movs	r2, #0
 80053ac:	602a      	str	r2, [r5, #0]
 80053ae:	461a      	mov	r2, r3
 80053b0:	f7fb fba6 	bl	8000b00 <_lseek>
 80053b4:	1c43      	adds	r3, r0, #1
 80053b6:	d102      	bne.n	80053be <_lseek_r+0x1e>
 80053b8:	682b      	ldr	r3, [r5, #0]
 80053ba:	b103      	cbz	r3, 80053be <_lseek_r+0x1e>
 80053bc:	6023      	str	r3, [r4, #0]
 80053be:	bd38      	pop	{r3, r4, r5, pc}
 80053c0:	20005234 	.word	0x20005234

080053c4 <_read_r>:
 80053c4:	b538      	push	{r3, r4, r5, lr}
 80053c6:	4d07      	ldr	r5, [pc, #28]	@ (80053e4 <_read_r+0x20>)
 80053c8:	4604      	mov	r4, r0
 80053ca:	4608      	mov	r0, r1
 80053cc:	4611      	mov	r1, r2
 80053ce:	2200      	movs	r2, #0
 80053d0:	602a      	str	r2, [r5, #0]
 80053d2:	461a      	mov	r2, r3
 80053d4:	f7fb fb34 	bl	8000a40 <_read>
 80053d8:	1c43      	adds	r3, r0, #1
 80053da:	d102      	bne.n	80053e2 <_read_r+0x1e>
 80053dc:	682b      	ldr	r3, [r5, #0]
 80053de:	b103      	cbz	r3, 80053e2 <_read_r+0x1e>
 80053e0:	6023      	str	r3, [r4, #0]
 80053e2:	bd38      	pop	{r3, r4, r5, pc}
 80053e4:	20005234 	.word	0x20005234

080053e8 <_write_r>:
 80053e8:	b538      	push	{r3, r4, r5, lr}
 80053ea:	4d07      	ldr	r5, [pc, #28]	@ (8005408 <_write_r+0x20>)
 80053ec:	4604      	mov	r4, r0
 80053ee:	4608      	mov	r0, r1
 80053f0:	4611      	mov	r1, r2
 80053f2:	2200      	movs	r2, #0
 80053f4:	602a      	str	r2, [r5, #0]
 80053f6:	461a      	mov	r2, r3
 80053f8:	f7fb fb3f 	bl	8000a7a <_write>
 80053fc:	1c43      	adds	r3, r0, #1
 80053fe:	d102      	bne.n	8005406 <_write_r+0x1e>
 8005400:	682b      	ldr	r3, [r5, #0]
 8005402:	b103      	cbz	r3, 8005406 <_write_r+0x1e>
 8005404:	6023      	str	r3, [r4, #0]
 8005406:	bd38      	pop	{r3, r4, r5, pc}
 8005408:	20005234 	.word	0x20005234

0800540c <__errno>:
 800540c:	4b01      	ldr	r3, [pc, #4]	@ (8005414 <__errno+0x8>)
 800540e:	6818      	ldr	r0, [r3, #0]
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	20000020 	.word	0x20000020

08005418 <__libc_init_array>:
 8005418:	b570      	push	{r4, r5, r6, lr}
 800541a:	4d0d      	ldr	r5, [pc, #52]	@ (8005450 <__libc_init_array+0x38>)
 800541c:	4c0d      	ldr	r4, [pc, #52]	@ (8005454 <__libc_init_array+0x3c>)
 800541e:	1b64      	subs	r4, r4, r5
 8005420:	10a4      	asrs	r4, r4, #2
 8005422:	2600      	movs	r6, #0
 8005424:	42a6      	cmp	r6, r4
 8005426:	d109      	bne.n	800543c <__libc_init_array+0x24>
 8005428:	4d0b      	ldr	r5, [pc, #44]	@ (8005458 <__libc_init_array+0x40>)
 800542a:	4c0c      	ldr	r4, [pc, #48]	@ (800545c <__libc_init_array+0x44>)
 800542c:	f000 fa54 	bl	80058d8 <_init>
 8005430:	1b64      	subs	r4, r4, r5
 8005432:	10a4      	asrs	r4, r4, #2
 8005434:	2600      	movs	r6, #0
 8005436:	42a6      	cmp	r6, r4
 8005438:	d105      	bne.n	8005446 <__libc_init_array+0x2e>
 800543a:	bd70      	pop	{r4, r5, r6, pc}
 800543c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005440:	4798      	blx	r3
 8005442:	3601      	adds	r6, #1
 8005444:	e7ee      	b.n	8005424 <__libc_init_array+0xc>
 8005446:	f855 3b04 	ldr.w	r3, [r5], #4
 800544a:	4798      	blx	r3
 800544c:	3601      	adds	r6, #1
 800544e:	e7f2      	b.n	8005436 <__libc_init_array+0x1e>
 8005450:	08005a84 	.word	0x08005a84
 8005454:	08005a84 	.word	0x08005a84
 8005458:	08005a84 	.word	0x08005a84
 800545c:	08005a88 	.word	0x08005a88

08005460 <__retarget_lock_init_recursive>:
 8005460:	4770      	bx	lr

08005462 <__retarget_lock_acquire_recursive>:
 8005462:	4770      	bx	lr

08005464 <__retarget_lock_release_recursive>:
 8005464:	4770      	bx	lr
	...

08005468 <_free_r>:
 8005468:	b538      	push	{r3, r4, r5, lr}
 800546a:	4605      	mov	r5, r0
 800546c:	2900      	cmp	r1, #0
 800546e:	d041      	beq.n	80054f4 <_free_r+0x8c>
 8005470:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005474:	1f0c      	subs	r4, r1, #4
 8005476:	2b00      	cmp	r3, #0
 8005478:	bfb8      	it	lt
 800547a:	18e4      	addlt	r4, r4, r3
 800547c:	f000 f8e0 	bl	8005640 <__malloc_lock>
 8005480:	4a1d      	ldr	r2, [pc, #116]	@ (80054f8 <_free_r+0x90>)
 8005482:	6813      	ldr	r3, [r2, #0]
 8005484:	b933      	cbnz	r3, 8005494 <_free_r+0x2c>
 8005486:	6063      	str	r3, [r4, #4]
 8005488:	6014      	str	r4, [r2, #0]
 800548a:	4628      	mov	r0, r5
 800548c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005490:	f000 b8dc 	b.w	800564c <__malloc_unlock>
 8005494:	42a3      	cmp	r3, r4
 8005496:	d908      	bls.n	80054aa <_free_r+0x42>
 8005498:	6820      	ldr	r0, [r4, #0]
 800549a:	1821      	adds	r1, r4, r0
 800549c:	428b      	cmp	r3, r1
 800549e:	bf01      	itttt	eq
 80054a0:	6819      	ldreq	r1, [r3, #0]
 80054a2:	685b      	ldreq	r3, [r3, #4]
 80054a4:	1809      	addeq	r1, r1, r0
 80054a6:	6021      	streq	r1, [r4, #0]
 80054a8:	e7ed      	b.n	8005486 <_free_r+0x1e>
 80054aa:	461a      	mov	r2, r3
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	b10b      	cbz	r3, 80054b4 <_free_r+0x4c>
 80054b0:	42a3      	cmp	r3, r4
 80054b2:	d9fa      	bls.n	80054aa <_free_r+0x42>
 80054b4:	6811      	ldr	r1, [r2, #0]
 80054b6:	1850      	adds	r0, r2, r1
 80054b8:	42a0      	cmp	r0, r4
 80054ba:	d10b      	bne.n	80054d4 <_free_r+0x6c>
 80054bc:	6820      	ldr	r0, [r4, #0]
 80054be:	4401      	add	r1, r0
 80054c0:	1850      	adds	r0, r2, r1
 80054c2:	4283      	cmp	r3, r0
 80054c4:	6011      	str	r1, [r2, #0]
 80054c6:	d1e0      	bne.n	800548a <_free_r+0x22>
 80054c8:	6818      	ldr	r0, [r3, #0]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	6053      	str	r3, [r2, #4]
 80054ce:	4408      	add	r0, r1
 80054d0:	6010      	str	r0, [r2, #0]
 80054d2:	e7da      	b.n	800548a <_free_r+0x22>
 80054d4:	d902      	bls.n	80054dc <_free_r+0x74>
 80054d6:	230c      	movs	r3, #12
 80054d8:	602b      	str	r3, [r5, #0]
 80054da:	e7d6      	b.n	800548a <_free_r+0x22>
 80054dc:	6820      	ldr	r0, [r4, #0]
 80054de:	1821      	adds	r1, r4, r0
 80054e0:	428b      	cmp	r3, r1
 80054e2:	bf04      	itt	eq
 80054e4:	6819      	ldreq	r1, [r3, #0]
 80054e6:	685b      	ldreq	r3, [r3, #4]
 80054e8:	6063      	str	r3, [r4, #4]
 80054ea:	bf04      	itt	eq
 80054ec:	1809      	addeq	r1, r1, r0
 80054ee:	6021      	streq	r1, [r4, #0]
 80054f0:	6054      	str	r4, [r2, #4]
 80054f2:	e7ca      	b.n	800548a <_free_r+0x22>
 80054f4:	bd38      	pop	{r3, r4, r5, pc}
 80054f6:	bf00      	nop
 80054f8:	20005240 	.word	0x20005240

080054fc <sbrk_aligned>:
 80054fc:	b570      	push	{r4, r5, r6, lr}
 80054fe:	4e0f      	ldr	r6, [pc, #60]	@ (800553c <sbrk_aligned+0x40>)
 8005500:	460c      	mov	r4, r1
 8005502:	6831      	ldr	r1, [r6, #0]
 8005504:	4605      	mov	r5, r0
 8005506:	b911      	cbnz	r1, 800550e <sbrk_aligned+0x12>
 8005508:	f000 f9d6 	bl	80058b8 <_sbrk_r>
 800550c:	6030      	str	r0, [r6, #0]
 800550e:	4621      	mov	r1, r4
 8005510:	4628      	mov	r0, r5
 8005512:	f000 f9d1 	bl	80058b8 <_sbrk_r>
 8005516:	1c43      	adds	r3, r0, #1
 8005518:	d103      	bne.n	8005522 <sbrk_aligned+0x26>
 800551a:	f04f 34ff 	mov.w	r4, #4294967295
 800551e:	4620      	mov	r0, r4
 8005520:	bd70      	pop	{r4, r5, r6, pc}
 8005522:	1cc4      	adds	r4, r0, #3
 8005524:	f024 0403 	bic.w	r4, r4, #3
 8005528:	42a0      	cmp	r0, r4
 800552a:	d0f8      	beq.n	800551e <sbrk_aligned+0x22>
 800552c:	1a21      	subs	r1, r4, r0
 800552e:	4628      	mov	r0, r5
 8005530:	f000 f9c2 	bl	80058b8 <_sbrk_r>
 8005534:	3001      	adds	r0, #1
 8005536:	d1f2      	bne.n	800551e <sbrk_aligned+0x22>
 8005538:	e7ef      	b.n	800551a <sbrk_aligned+0x1e>
 800553a:	bf00      	nop
 800553c:	2000523c 	.word	0x2000523c

08005540 <_malloc_r>:
 8005540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005544:	1ccd      	adds	r5, r1, #3
 8005546:	f025 0503 	bic.w	r5, r5, #3
 800554a:	3508      	adds	r5, #8
 800554c:	2d0c      	cmp	r5, #12
 800554e:	bf38      	it	cc
 8005550:	250c      	movcc	r5, #12
 8005552:	2d00      	cmp	r5, #0
 8005554:	4606      	mov	r6, r0
 8005556:	db01      	blt.n	800555c <_malloc_r+0x1c>
 8005558:	42a9      	cmp	r1, r5
 800555a:	d904      	bls.n	8005566 <_malloc_r+0x26>
 800555c:	230c      	movs	r3, #12
 800555e:	6033      	str	r3, [r6, #0]
 8005560:	2000      	movs	r0, #0
 8005562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005566:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800563c <_malloc_r+0xfc>
 800556a:	f000 f869 	bl	8005640 <__malloc_lock>
 800556e:	f8d8 3000 	ldr.w	r3, [r8]
 8005572:	461c      	mov	r4, r3
 8005574:	bb44      	cbnz	r4, 80055c8 <_malloc_r+0x88>
 8005576:	4629      	mov	r1, r5
 8005578:	4630      	mov	r0, r6
 800557a:	f7ff ffbf 	bl	80054fc <sbrk_aligned>
 800557e:	1c43      	adds	r3, r0, #1
 8005580:	4604      	mov	r4, r0
 8005582:	d158      	bne.n	8005636 <_malloc_r+0xf6>
 8005584:	f8d8 4000 	ldr.w	r4, [r8]
 8005588:	4627      	mov	r7, r4
 800558a:	2f00      	cmp	r7, #0
 800558c:	d143      	bne.n	8005616 <_malloc_r+0xd6>
 800558e:	2c00      	cmp	r4, #0
 8005590:	d04b      	beq.n	800562a <_malloc_r+0xea>
 8005592:	6823      	ldr	r3, [r4, #0]
 8005594:	4639      	mov	r1, r7
 8005596:	4630      	mov	r0, r6
 8005598:	eb04 0903 	add.w	r9, r4, r3
 800559c:	f000 f98c 	bl	80058b8 <_sbrk_r>
 80055a0:	4581      	cmp	r9, r0
 80055a2:	d142      	bne.n	800562a <_malloc_r+0xea>
 80055a4:	6821      	ldr	r1, [r4, #0]
 80055a6:	1a6d      	subs	r5, r5, r1
 80055a8:	4629      	mov	r1, r5
 80055aa:	4630      	mov	r0, r6
 80055ac:	f7ff ffa6 	bl	80054fc <sbrk_aligned>
 80055b0:	3001      	adds	r0, #1
 80055b2:	d03a      	beq.n	800562a <_malloc_r+0xea>
 80055b4:	6823      	ldr	r3, [r4, #0]
 80055b6:	442b      	add	r3, r5
 80055b8:	6023      	str	r3, [r4, #0]
 80055ba:	f8d8 3000 	ldr.w	r3, [r8]
 80055be:	685a      	ldr	r2, [r3, #4]
 80055c0:	bb62      	cbnz	r2, 800561c <_malloc_r+0xdc>
 80055c2:	f8c8 7000 	str.w	r7, [r8]
 80055c6:	e00f      	b.n	80055e8 <_malloc_r+0xa8>
 80055c8:	6822      	ldr	r2, [r4, #0]
 80055ca:	1b52      	subs	r2, r2, r5
 80055cc:	d420      	bmi.n	8005610 <_malloc_r+0xd0>
 80055ce:	2a0b      	cmp	r2, #11
 80055d0:	d917      	bls.n	8005602 <_malloc_r+0xc2>
 80055d2:	1961      	adds	r1, r4, r5
 80055d4:	42a3      	cmp	r3, r4
 80055d6:	6025      	str	r5, [r4, #0]
 80055d8:	bf18      	it	ne
 80055da:	6059      	strne	r1, [r3, #4]
 80055dc:	6863      	ldr	r3, [r4, #4]
 80055de:	bf08      	it	eq
 80055e0:	f8c8 1000 	streq.w	r1, [r8]
 80055e4:	5162      	str	r2, [r4, r5]
 80055e6:	604b      	str	r3, [r1, #4]
 80055e8:	4630      	mov	r0, r6
 80055ea:	f000 f82f 	bl	800564c <__malloc_unlock>
 80055ee:	f104 000b 	add.w	r0, r4, #11
 80055f2:	1d23      	adds	r3, r4, #4
 80055f4:	f020 0007 	bic.w	r0, r0, #7
 80055f8:	1ac2      	subs	r2, r0, r3
 80055fa:	bf1c      	itt	ne
 80055fc:	1a1b      	subne	r3, r3, r0
 80055fe:	50a3      	strne	r3, [r4, r2]
 8005600:	e7af      	b.n	8005562 <_malloc_r+0x22>
 8005602:	6862      	ldr	r2, [r4, #4]
 8005604:	42a3      	cmp	r3, r4
 8005606:	bf0c      	ite	eq
 8005608:	f8c8 2000 	streq.w	r2, [r8]
 800560c:	605a      	strne	r2, [r3, #4]
 800560e:	e7eb      	b.n	80055e8 <_malloc_r+0xa8>
 8005610:	4623      	mov	r3, r4
 8005612:	6864      	ldr	r4, [r4, #4]
 8005614:	e7ae      	b.n	8005574 <_malloc_r+0x34>
 8005616:	463c      	mov	r4, r7
 8005618:	687f      	ldr	r7, [r7, #4]
 800561a:	e7b6      	b.n	800558a <_malloc_r+0x4a>
 800561c:	461a      	mov	r2, r3
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	42a3      	cmp	r3, r4
 8005622:	d1fb      	bne.n	800561c <_malloc_r+0xdc>
 8005624:	2300      	movs	r3, #0
 8005626:	6053      	str	r3, [r2, #4]
 8005628:	e7de      	b.n	80055e8 <_malloc_r+0xa8>
 800562a:	230c      	movs	r3, #12
 800562c:	6033      	str	r3, [r6, #0]
 800562e:	4630      	mov	r0, r6
 8005630:	f000 f80c 	bl	800564c <__malloc_unlock>
 8005634:	e794      	b.n	8005560 <_malloc_r+0x20>
 8005636:	6005      	str	r5, [r0, #0]
 8005638:	e7d6      	b.n	80055e8 <_malloc_r+0xa8>
 800563a:	bf00      	nop
 800563c:	20005240 	.word	0x20005240

08005640 <__malloc_lock>:
 8005640:	4801      	ldr	r0, [pc, #4]	@ (8005648 <__malloc_lock+0x8>)
 8005642:	f7ff bf0e 	b.w	8005462 <__retarget_lock_acquire_recursive>
 8005646:	bf00      	nop
 8005648:	20005238 	.word	0x20005238

0800564c <__malloc_unlock>:
 800564c:	4801      	ldr	r0, [pc, #4]	@ (8005654 <__malloc_unlock+0x8>)
 800564e:	f7ff bf09 	b.w	8005464 <__retarget_lock_release_recursive>
 8005652:	bf00      	nop
 8005654:	20005238 	.word	0x20005238

08005658 <__sflush_r>:
 8005658:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800565c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005660:	0716      	lsls	r6, r2, #28
 8005662:	4605      	mov	r5, r0
 8005664:	460c      	mov	r4, r1
 8005666:	d454      	bmi.n	8005712 <__sflush_r+0xba>
 8005668:	684b      	ldr	r3, [r1, #4]
 800566a:	2b00      	cmp	r3, #0
 800566c:	dc02      	bgt.n	8005674 <__sflush_r+0x1c>
 800566e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005670:	2b00      	cmp	r3, #0
 8005672:	dd48      	ble.n	8005706 <__sflush_r+0xae>
 8005674:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005676:	2e00      	cmp	r6, #0
 8005678:	d045      	beq.n	8005706 <__sflush_r+0xae>
 800567a:	2300      	movs	r3, #0
 800567c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005680:	682f      	ldr	r7, [r5, #0]
 8005682:	6a21      	ldr	r1, [r4, #32]
 8005684:	602b      	str	r3, [r5, #0]
 8005686:	d030      	beq.n	80056ea <__sflush_r+0x92>
 8005688:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800568a:	89a3      	ldrh	r3, [r4, #12]
 800568c:	0759      	lsls	r1, r3, #29
 800568e:	d505      	bpl.n	800569c <__sflush_r+0x44>
 8005690:	6863      	ldr	r3, [r4, #4]
 8005692:	1ad2      	subs	r2, r2, r3
 8005694:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005696:	b10b      	cbz	r3, 800569c <__sflush_r+0x44>
 8005698:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800569a:	1ad2      	subs	r2, r2, r3
 800569c:	2300      	movs	r3, #0
 800569e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056a0:	6a21      	ldr	r1, [r4, #32]
 80056a2:	4628      	mov	r0, r5
 80056a4:	47b0      	blx	r6
 80056a6:	1c43      	adds	r3, r0, #1
 80056a8:	89a3      	ldrh	r3, [r4, #12]
 80056aa:	d106      	bne.n	80056ba <__sflush_r+0x62>
 80056ac:	6829      	ldr	r1, [r5, #0]
 80056ae:	291d      	cmp	r1, #29
 80056b0:	d82b      	bhi.n	800570a <__sflush_r+0xb2>
 80056b2:	4a2a      	ldr	r2, [pc, #168]	@ (800575c <__sflush_r+0x104>)
 80056b4:	40ca      	lsrs	r2, r1
 80056b6:	07d6      	lsls	r6, r2, #31
 80056b8:	d527      	bpl.n	800570a <__sflush_r+0xb2>
 80056ba:	2200      	movs	r2, #0
 80056bc:	6062      	str	r2, [r4, #4]
 80056be:	04d9      	lsls	r1, r3, #19
 80056c0:	6922      	ldr	r2, [r4, #16]
 80056c2:	6022      	str	r2, [r4, #0]
 80056c4:	d504      	bpl.n	80056d0 <__sflush_r+0x78>
 80056c6:	1c42      	adds	r2, r0, #1
 80056c8:	d101      	bne.n	80056ce <__sflush_r+0x76>
 80056ca:	682b      	ldr	r3, [r5, #0]
 80056cc:	b903      	cbnz	r3, 80056d0 <__sflush_r+0x78>
 80056ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80056d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80056d2:	602f      	str	r7, [r5, #0]
 80056d4:	b1b9      	cbz	r1, 8005706 <__sflush_r+0xae>
 80056d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80056da:	4299      	cmp	r1, r3
 80056dc:	d002      	beq.n	80056e4 <__sflush_r+0x8c>
 80056de:	4628      	mov	r0, r5
 80056e0:	f7ff fec2 	bl	8005468 <_free_r>
 80056e4:	2300      	movs	r3, #0
 80056e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80056e8:	e00d      	b.n	8005706 <__sflush_r+0xae>
 80056ea:	2301      	movs	r3, #1
 80056ec:	4628      	mov	r0, r5
 80056ee:	47b0      	blx	r6
 80056f0:	4602      	mov	r2, r0
 80056f2:	1c50      	adds	r0, r2, #1
 80056f4:	d1c9      	bne.n	800568a <__sflush_r+0x32>
 80056f6:	682b      	ldr	r3, [r5, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d0c6      	beq.n	800568a <__sflush_r+0x32>
 80056fc:	2b1d      	cmp	r3, #29
 80056fe:	d001      	beq.n	8005704 <__sflush_r+0xac>
 8005700:	2b16      	cmp	r3, #22
 8005702:	d11e      	bne.n	8005742 <__sflush_r+0xea>
 8005704:	602f      	str	r7, [r5, #0]
 8005706:	2000      	movs	r0, #0
 8005708:	e022      	b.n	8005750 <__sflush_r+0xf8>
 800570a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800570e:	b21b      	sxth	r3, r3
 8005710:	e01b      	b.n	800574a <__sflush_r+0xf2>
 8005712:	690f      	ldr	r7, [r1, #16]
 8005714:	2f00      	cmp	r7, #0
 8005716:	d0f6      	beq.n	8005706 <__sflush_r+0xae>
 8005718:	0793      	lsls	r3, r2, #30
 800571a:	680e      	ldr	r6, [r1, #0]
 800571c:	bf08      	it	eq
 800571e:	694b      	ldreq	r3, [r1, #20]
 8005720:	600f      	str	r7, [r1, #0]
 8005722:	bf18      	it	ne
 8005724:	2300      	movne	r3, #0
 8005726:	eba6 0807 	sub.w	r8, r6, r7
 800572a:	608b      	str	r3, [r1, #8]
 800572c:	f1b8 0f00 	cmp.w	r8, #0
 8005730:	dde9      	ble.n	8005706 <__sflush_r+0xae>
 8005732:	6a21      	ldr	r1, [r4, #32]
 8005734:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005736:	4643      	mov	r3, r8
 8005738:	463a      	mov	r2, r7
 800573a:	4628      	mov	r0, r5
 800573c:	47b0      	blx	r6
 800573e:	2800      	cmp	r0, #0
 8005740:	dc08      	bgt.n	8005754 <__sflush_r+0xfc>
 8005742:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800574a:	81a3      	strh	r3, [r4, #12]
 800574c:	f04f 30ff 	mov.w	r0, #4294967295
 8005750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005754:	4407      	add	r7, r0
 8005756:	eba8 0800 	sub.w	r8, r8, r0
 800575a:	e7e7      	b.n	800572c <__sflush_r+0xd4>
 800575c:	20400001 	.word	0x20400001

08005760 <_fflush_r>:
 8005760:	b538      	push	{r3, r4, r5, lr}
 8005762:	690b      	ldr	r3, [r1, #16]
 8005764:	4605      	mov	r5, r0
 8005766:	460c      	mov	r4, r1
 8005768:	b913      	cbnz	r3, 8005770 <_fflush_r+0x10>
 800576a:	2500      	movs	r5, #0
 800576c:	4628      	mov	r0, r5
 800576e:	bd38      	pop	{r3, r4, r5, pc}
 8005770:	b118      	cbz	r0, 800577a <_fflush_r+0x1a>
 8005772:	6a03      	ldr	r3, [r0, #32]
 8005774:	b90b      	cbnz	r3, 800577a <_fflush_r+0x1a>
 8005776:	f7ff fc31 	bl	8004fdc <__sinit>
 800577a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d0f3      	beq.n	800576a <_fflush_r+0xa>
 8005782:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005784:	07d0      	lsls	r0, r2, #31
 8005786:	d404      	bmi.n	8005792 <_fflush_r+0x32>
 8005788:	0599      	lsls	r1, r3, #22
 800578a:	d402      	bmi.n	8005792 <_fflush_r+0x32>
 800578c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800578e:	f7ff fe68 	bl	8005462 <__retarget_lock_acquire_recursive>
 8005792:	4628      	mov	r0, r5
 8005794:	4621      	mov	r1, r4
 8005796:	f7ff ff5f 	bl	8005658 <__sflush_r>
 800579a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800579c:	07da      	lsls	r2, r3, #31
 800579e:	4605      	mov	r5, r0
 80057a0:	d4e4      	bmi.n	800576c <_fflush_r+0xc>
 80057a2:	89a3      	ldrh	r3, [r4, #12]
 80057a4:	059b      	lsls	r3, r3, #22
 80057a6:	d4e1      	bmi.n	800576c <_fflush_r+0xc>
 80057a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057aa:	f7ff fe5b 	bl	8005464 <__retarget_lock_release_recursive>
 80057ae:	e7dd      	b.n	800576c <_fflush_r+0xc>

080057b0 <__swhatbuf_r>:
 80057b0:	b570      	push	{r4, r5, r6, lr}
 80057b2:	460c      	mov	r4, r1
 80057b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057b8:	2900      	cmp	r1, #0
 80057ba:	b096      	sub	sp, #88	@ 0x58
 80057bc:	4615      	mov	r5, r2
 80057be:	461e      	mov	r6, r3
 80057c0:	da0d      	bge.n	80057de <__swhatbuf_r+0x2e>
 80057c2:	89a3      	ldrh	r3, [r4, #12]
 80057c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80057c8:	f04f 0100 	mov.w	r1, #0
 80057cc:	bf14      	ite	ne
 80057ce:	2340      	movne	r3, #64	@ 0x40
 80057d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80057d4:	2000      	movs	r0, #0
 80057d6:	6031      	str	r1, [r6, #0]
 80057d8:	602b      	str	r3, [r5, #0]
 80057da:	b016      	add	sp, #88	@ 0x58
 80057dc:	bd70      	pop	{r4, r5, r6, pc}
 80057de:	466a      	mov	r2, sp
 80057e0:	f000 f848 	bl	8005874 <_fstat_r>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	dbec      	blt.n	80057c2 <__swhatbuf_r+0x12>
 80057e8:	9901      	ldr	r1, [sp, #4]
 80057ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80057ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80057f2:	4259      	negs	r1, r3
 80057f4:	4159      	adcs	r1, r3
 80057f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80057fa:	e7eb      	b.n	80057d4 <__swhatbuf_r+0x24>

080057fc <__smakebuf_r>:
 80057fc:	898b      	ldrh	r3, [r1, #12]
 80057fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005800:	079d      	lsls	r5, r3, #30
 8005802:	4606      	mov	r6, r0
 8005804:	460c      	mov	r4, r1
 8005806:	d507      	bpl.n	8005818 <__smakebuf_r+0x1c>
 8005808:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800580c:	6023      	str	r3, [r4, #0]
 800580e:	6123      	str	r3, [r4, #16]
 8005810:	2301      	movs	r3, #1
 8005812:	6163      	str	r3, [r4, #20]
 8005814:	b003      	add	sp, #12
 8005816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005818:	ab01      	add	r3, sp, #4
 800581a:	466a      	mov	r2, sp
 800581c:	f7ff ffc8 	bl	80057b0 <__swhatbuf_r>
 8005820:	9f00      	ldr	r7, [sp, #0]
 8005822:	4605      	mov	r5, r0
 8005824:	4639      	mov	r1, r7
 8005826:	4630      	mov	r0, r6
 8005828:	f7ff fe8a 	bl	8005540 <_malloc_r>
 800582c:	b948      	cbnz	r0, 8005842 <__smakebuf_r+0x46>
 800582e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005832:	059a      	lsls	r2, r3, #22
 8005834:	d4ee      	bmi.n	8005814 <__smakebuf_r+0x18>
 8005836:	f023 0303 	bic.w	r3, r3, #3
 800583a:	f043 0302 	orr.w	r3, r3, #2
 800583e:	81a3      	strh	r3, [r4, #12]
 8005840:	e7e2      	b.n	8005808 <__smakebuf_r+0xc>
 8005842:	89a3      	ldrh	r3, [r4, #12]
 8005844:	6020      	str	r0, [r4, #0]
 8005846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800584a:	81a3      	strh	r3, [r4, #12]
 800584c:	9b01      	ldr	r3, [sp, #4]
 800584e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005852:	b15b      	cbz	r3, 800586c <__smakebuf_r+0x70>
 8005854:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005858:	4630      	mov	r0, r6
 800585a:	f000 f81d 	bl	8005898 <_isatty_r>
 800585e:	b128      	cbz	r0, 800586c <__smakebuf_r+0x70>
 8005860:	89a3      	ldrh	r3, [r4, #12]
 8005862:	f023 0303 	bic.w	r3, r3, #3
 8005866:	f043 0301 	orr.w	r3, r3, #1
 800586a:	81a3      	strh	r3, [r4, #12]
 800586c:	89a3      	ldrh	r3, [r4, #12]
 800586e:	431d      	orrs	r5, r3
 8005870:	81a5      	strh	r5, [r4, #12]
 8005872:	e7cf      	b.n	8005814 <__smakebuf_r+0x18>

08005874 <_fstat_r>:
 8005874:	b538      	push	{r3, r4, r5, lr}
 8005876:	4d07      	ldr	r5, [pc, #28]	@ (8005894 <_fstat_r+0x20>)
 8005878:	2300      	movs	r3, #0
 800587a:	4604      	mov	r4, r0
 800587c:	4608      	mov	r0, r1
 800587e:	4611      	mov	r1, r2
 8005880:	602b      	str	r3, [r5, #0]
 8005882:	f7fb f922 	bl	8000aca <_fstat>
 8005886:	1c43      	adds	r3, r0, #1
 8005888:	d102      	bne.n	8005890 <_fstat_r+0x1c>
 800588a:	682b      	ldr	r3, [r5, #0]
 800588c:	b103      	cbz	r3, 8005890 <_fstat_r+0x1c>
 800588e:	6023      	str	r3, [r4, #0]
 8005890:	bd38      	pop	{r3, r4, r5, pc}
 8005892:	bf00      	nop
 8005894:	20005234 	.word	0x20005234

08005898 <_isatty_r>:
 8005898:	b538      	push	{r3, r4, r5, lr}
 800589a:	4d06      	ldr	r5, [pc, #24]	@ (80058b4 <_isatty_r+0x1c>)
 800589c:	2300      	movs	r3, #0
 800589e:	4604      	mov	r4, r0
 80058a0:	4608      	mov	r0, r1
 80058a2:	602b      	str	r3, [r5, #0]
 80058a4:	f7fb f921 	bl	8000aea <_isatty>
 80058a8:	1c43      	adds	r3, r0, #1
 80058aa:	d102      	bne.n	80058b2 <_isatty_r+0x1a>
 80058ac:	682b      	ldr	r3, [r5, #0]
 80058ae:	b103      	cbz	r3, 80058b2 <_isatty_r+0x1a>
 80058b0:	6023      	str	r3, [r4, #0]
 80058b2:	bd38      	pop	{r3, r4, r5, pc}
 80058b4:	20005234 	.word	0x20005234

080058b8 <_sbrk_r>:
 80058b8:	b538      	push	{r3, r4, r5, lr}
 80058ba:	4d06      	ldr	r5, [pc, #24]	@ (80058d4 <_sbrk_r+0x1c>)
 80058bc:	2300      	movs	r3, #0
 80058be:	4604      	mov	r4, r0
 80058c0:	4608      	mov	r0, r1
 80058c2:	602b      	str	r3, [r5, #0]
 80058c4:	f7fb f92a 	bl	8000b1c <_sbrk>
 80058c8:	1c43      	adds	r3, r0, #1
 80058ca:	d102      	bne.n	80058d2 <_sbrk_r+0x1a>
 80058cc:	682b      	ldr	r3, [r5, #0]
 80058ce:	b103      	cbz	r3, 80058d2 <_sbrk_r+0x1a>
 80058d0:	6023      	str	r3, [r4, #0]
 80058d2:	bd38      	pop	{r3, r4, r5, pc}
 80058d4:	20005234 	.word	0x20005234

080058d8 <_init>:
 80058d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058da:	bf00      	nop
 80058dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058de:	bc08      	pop	{r3}
 80058e0:	469e      	mov	lr, r3
 80058e2:	4770      	bx	lr

080058e4 <_fini>:
 80058e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058e6:	bf00      	nop
 80058e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058ea:	bc08      	pop	{r3}
 80058ec:	469e      	mov	lr, r3
 80058ee:	4770      	bx	lr
