INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_driver.sv" into library xil_defaultlib
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_transaction.sv:33]
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_transaction.sv:34]
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_transaction.sv:35]
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_transaction.sv:36]
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_driver.sv:23]
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_driver.sv:50]
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_driver.sv:76]
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_driver.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_monitor.sv:45]
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_monitor.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_baseSequence.sv" into library xil_defaultlib
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_baseSequence.sv:21]
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_baseSequence.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sources_1/new/axigpio_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sources_1/new/axigpio_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axigpio_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_writeSequence.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/scoreboard.sv" into library xil_defaultlib
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/scoreboard.sv:47]
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/scoreboard.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/environment.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/testbench.sv:97]
WARNING: [VRFC 10-3824] variable 'clkLimit' must explicitly be declared as automatic or static [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/testbench.sv:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.gen/sources_1/ip/axi_gpio_0/sim/axi_gpio_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_gpio_0'
