Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 30 11:59:34 2025
| Host         : AuraLios_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MIPS_timing_summary_routed.rpt -pb MIPS_timing_summary_routed.pb -rpx MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPS
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: mclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.031        0.000                      0                   18        0.259        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.031        0.000                      0                   18        0.259        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 Display_init/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/which_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.589ns (30.365%)  route 1.351ns (69.635%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 8.796 - 5.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.429     4.130    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.509 r  Display_init/count_reg[1]/Q
                         net (fo=3, routed)           0.676     5.185    Display_init/count_reg[1]
    SLICE_X0Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.290 r  Display_init/which[2]_i_3/O
                         net (fo=2, routed)           0.674     5.965    Display_init/which[2]_i_3_n_0
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.105     6.070 r  Display_init/which[1]_i_1/O
                         net (fo=1, routed)           0.000     6.070    Display_init/which[1]_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  Display_init/which_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772     5.772 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.477 f  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.319     8.796    Display_init/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  Display_init/which_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.306     9.102    
                         clock uncertainty           -0.035     9.066    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.034     9.100    Display_init/which_reg[1]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 Display_init/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/which_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.589ns (32.191%)  route 1.241ns (67.809%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 8.798 - 5.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.429     4.130    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.509 r  Display_init/count_reg[1]/Q
                         net (fo=3, routed)           0.676     5.185    Display_init/count_reg[1]
    SLICE_X0Y120         LUT3 (Prop_lut3_I1_O)        0.105     5.290 r  Display_init/which[2]_i_3/O
                         net (fo=2, routed)           0.564     5.855    Display_init/which[2]_i_3_n_0
    SLICE_X0Y120         LUT6 (Prop_lut6_I3_O)        0.105     5.960 r  Display_init/which[2]_i_1/O
                         net (fo=1, routed)           0.000     5.960    Display_init/which[2]_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  Display_init/which_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772     5.772 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.477 f  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.321     8.798    Display_init/clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  Display_init/which_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.306     9.104    
                         clock uncertainty           -0.035     9.068    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.034     9.102    Display_init/which_reg[2]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 Display_init/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/which_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.589ns (33.442%)  route 1.172ns (66.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 8.798 - 5.000 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.425     4.126    Display_init/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.379     4.505 r  Display_init/count_reg[13]/Q
                         net (fo=2, routed)           0.700     5.205    Display_init/count_reg[13]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.105     5.310 r  Display_init/which[2]_i_2/O
                         net (fo=3, routed)           0.472     5.782    Display_init/which[2]_i_2_n_0
    SLICE_X0Y120         LUT6 (Prop_lut6_I4_O)        0.105     5.887 r  Display_init/which[0]_i_1/O
                         net (fo=1, routed)           0.000     5.887    Display_init/which[0]_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  Display_init/which_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772     5.772 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.477 f  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.321     8.798    Display_init/clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  Display_init/which_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.306     9.104    
                         clock uncertainty           -0.035     9.068    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.036     9.104    Display_init/which_reg[0]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 Display_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 1.385ns (77.287%)  route 0.407ns (22.713%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.429     4.130    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.509 f  Display_init/count_reg[0]/Q
                         net (fo=3, routed)           0.407     4.916    Display_init/count_reg[0]
    SLICE_X1Y119         LUT1 (Prop_lut1_I0_O)        0.105     5.021 r  Display_init/count[0]_i_2/O
                         net (fo=1, routed)           0.000     5.021    Display_init/count[0]_i_2_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.461 r  Display_init/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.461    Display_init/count_reg[0]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.559 r  Display_init/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.559    Display_init/count_reg[4]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.657 r  Display_init/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.657    Display_init/count_reg[8]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.922 r  Display_init/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.922    Display_init/count_reg[12]_i_1_n_6
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.319    13.796    Display_init/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[13]/C
                         clock pessimism              0.306    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X1Y122         FDRE (Setup_fdre_C_D)        0.059    14.125    Display_init/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 Display_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 1.320ns (76.432%)  route 0.407ns (23.568%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.429     4.130    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.509 f  Display_init/count_reg[0]/Q
                         net (fo=3, routed)           0.407     4.916    Display_init/count_reg[0]
    SLICE_X1Y119         LUT1 (Prop_lut1_I0_O)        0.105     5.021 r  Display_init/count[0]_i_2/O
                         net (fo=1, routed)           0.000     5.021    Display_init/count[0]_i_2_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.461 r  Display_init/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.461    Display_init/count_reg[0]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.559 r  Display_init/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.559    Display_init/count_reg[4]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.657 r  Display_init/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.657    Display_init/count_reg[8]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.857 r  Display_init/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.857    Display_init/count_reg[12]_i_1_n_5
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.319    13.796    Display_init/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[14]/C
                         clock pessimism              0.306    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X1Y122         FDRE (Setup_fdre_C_D)        0.059    14.125    Display_init/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.288ns  (required time - arrival time)
  Source:                 Display_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 1.301ns (76.170%)  route 0.407ns (23.830%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.429     4.130    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.509 f  Display_init/count_reg[0]/Q
                         net (fo=3, routed)           0.407     4.916    Display_init/count_reg[0]
    SLICE_X1Y119         LUT1 (Prop_lut1_I0_O)        0.105     5.021 r  Display_init/count[0]_i_2/O
                         net (fo=1, routed)           0.000     5.021    Display_init/count[0]_i_2_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.461 r  Display_init/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.461    Display_init/count_reg[0]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.559 r  Display_init/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.559    Display_init/count_reg[4]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.657 r  Display_init/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.657    Display_init/count_reg[8]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.838 r  Display_init/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.838    Display_init/count_reg[12]_i_1_n_7
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.319    13.796    Display_init/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[12]/C
                         clock pessimism              0.306    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X1Y122         FDRE (Setup_fdre_C_D)        0.059    14.125    Display_init/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  8.288    

Slack (MET) :             8.302ns  (required time - arrival time)
  Source:                 Display_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 1.287ns (75.973%)  route 0.407ns (24.027%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.429     4.130    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.509 f  Display_init/count_reg[0]/Q
                         net (fo=3, routed)           0.407     4.916    Display_init/count_reg[0]
    SLICE_X1Y119         LUT1 (Prop_lut1_I0_O)        0.105     5.021 r  Display_init/count[0]_i_2/O
                         net (fo=1, routed)           0.000     5.021    Display_init/count[0]_i_2_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.461 r  Display_init/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.461    Display_init/count_reg[0]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.559 r  Display_init/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.559    Display_init/count_reg[4]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.824 r  Display_init/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.824    Display_init/count_reg[8]_i_1_n_6
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.319    13.796    Display_init/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[9]/C
                         clock pessimism              0.306    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.059    14.125    Display_init/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  8.302    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 Display_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 1.282ns (75.902%)  route 0.407ns (24.098%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.429     4.130    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.509 f  Display_init/count_reg[0]/Q
                         net (fo=3, routed)           0.407     4.916    Display_init/count_reg[0]
    SLICE_X1Y119         LUT1 (Prop_lut1_I0_O)        0.105     5.021 r  Display_init/count[0]_i_2/O
                         net (fo=1, routed)           0.000     5.021    Display_init/count[0]_i_2_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.461 r  Display_init/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.461    Display_init/count_reg[0]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.559 r  Display_init/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.559    Display_init/count_reg[4]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.819 r  Display_init/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.819    Display_init/count_reg[8]_i_1_n_4
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.319    13.796    Display_init/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[11]/C
                         clock pessimism              0.306    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.059    14.125    Display_init/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 Display_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 1.222ns (75.014%)  route 0.407ns (24.986%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.429     4.130    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.509 f  Display_init/count_reg[0]/Q
                         net (fo=3, routed)           0.407     4.916    Display_init/count_reg[0]
    SLICE_X1Y119         LUT1 (Prop_lut1_I0_O)        0.105     5.021 r  Display_init/count[0]_i_2/O
                         net (fo=1, routed)           0.000     5.021    Display_init/count[0]_i_2_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.461 r  Display_init/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.461    Display_init/count_reg[0]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.559 r  Display_init/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.559    Display_init/count_reg[4]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.759 r  Display_init/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.759    Display_init/count_reg[8]_i_1_n_5
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.319    13.796    Display_init/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[10]/C
                         clock pessimism              0.306    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.059    14.125    Display_init/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.386ns  (required time - arrival time)
  Source:                 Display_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 1.203ns (74.719%)  route 0.407ns (25.281%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.429     4.130    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.509 f  Display_init/count_reg[0]/Q
                         net (fo=3, routed)           0.407     4.916    Display_init/count_reg[0]
    SLICE_X1Y119         LUT1 (Prop_lut1_I0_O)        0.105     5.021 r  Display_init/count[0]_i_2/O
                         net (fo=1, routed)           0.000     5.021    Display_init/count[0]_i_2_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.461 r  Display_init/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.461    Display_init/count_reg[0]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.559 r  Display_init/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.559    Display_init/count_reg[4]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.740 r  Display_init/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.740    Display_init/count_reg[8]_i_1_n_7
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.319    13.796    Display_init/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[8]/C
                         clock pessimism              0.306    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.059    14.125    Display_init/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                  8.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Display_init/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.457    Display_init/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  Display_init/count_reg[11]/Q
                         net (fo=2, routed)           0.115     1.713    Display_init/count_reg[11]
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  Display_init/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    Display_init/count_reg[8]_i_1_n_4
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.975    Display_init/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[11]/C
                         clock pessimism             -0.517     1.457    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.105     1.562    Display_init/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Display_init/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.458    Display_init/clk_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Display_init/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Display_init/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.716    Display_init/count_reg[7]
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  Display_init/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    Display_init/count_reg[4]_i_1_n_4
    SLICE_X1Y120         FDRE                                         r  Display_init/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.976    Display_init/clk_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Display_init/count_reg[7]/C
                         clock pessimism             -0.517     1.458    
    SLICE_X1Y120         FDRE (Hold_fdre_C_D)         0.105     1.563    Display_init/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Display_init/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.459    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  Display_init/count_reg[3]/Q
                         net (fo=2, routed)           0.118     1.718    Display_init/count_reg[3]
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  Display_init/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    Display_init/count_reg[0]_i_1_n_4
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.977    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[3]/C
                         clock pessimism             -0.517     1.459    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.105     1.564    Display_init/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Display_init/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.650%)  route 0.112ns (30.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.458    Display_init/clk_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Display_init/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Display_init/count_reg[4]/Q
                         net (fo=2, routed)           0.112     1.711    Display_init/count_reg[4]
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  Display_init/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    Display_init/count_reg[4]_i_1_n_7
    SLICE_X1Y120         FDRE                                         r  Display_init/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.976    Display_init/clk_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Display_init/count_reg[4]/C
                         clock pessimism             -0.517     1.458    
    SLICE_X1Y120         FDRE (Hold_fdre_C_D)         0.105     1.563    Display_init/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Display_init/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.457    Display_init/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  Display_init/count_reg[10]/Q
                         net (fo=2, routed)           0.117     1.715    Display_init/count_reg[10]
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  Display_init/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    Display_init/count_reg[8]_i_1_n_5
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.975    Display_init/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[10]/C
                         clock pessimism             -0.517     1.457    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.105     1.562    Display_init/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Display_init/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.458    Display_init/clk_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Display_init/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Display_init/count_reg[6]/Q
                         net (fo=2, routed)           0.118     1.717    Display_init/count_reg[6]
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  Display_init/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    Display_init/count_reg[4]_i_1_n_5
    SLICE_X1Y120         FDRE                                         r  Display_init/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.976    Display_init/clk_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Display_init/count_reg[6]/C
                         clock pessimism             -0.517     1.458    
    SLICE_X1Y120         FDRE (Hold_fdre_C_D)         0.105     1.563    Display_init/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Display_init/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.457    Display_init/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  Display_init/count_reg[14]/Q
                         net (fo=2, routed)           0.119     1.717    Display_init/count_reg[14]
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  Display_init/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    Display_init/count_reg[12]_i_1_n_5
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.974    Display_init/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[14]/C
                         clock pessimism             -0.516     1.457    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.105     1.562    Display_init/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Display_init/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.459    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  Display_init/count_reg[2]/Q
                         net (fo=3, routed)           0.119     1.719    Display_init/count_reg[2]
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  Display_init/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    Display_init/count_reg[0]_i_1_n_5
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.977    Display_init/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Display_init/count_reg[2]/C
                         clock pessimism             -0.517     1.459    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.105     1.564    Display_init/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Display_init/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.975%)  route 0.115ns (31.025%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.457    Display_init/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  Display_init/count_reg[12]/Q
                         net (fo=2, routed)           0.115     1.713    Display_init/count_reg[12]
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  Display_init/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    Display_init/count_reg[12]_i_1_n_7
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.974    Display_init/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  Display_init/count_reg[12]/C
                         clock pessimism             -0.516     1.457    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.105     1.562    Display_init/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Display_init/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.975%)  route 0.115ns (31.025%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.457    Display_init/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  Display_init/count_reg[8]/Q
                         net (fo=2, routed)           0.115     1.713    Display_init/count_reg[8]
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  Display_init/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    Display_init/count_reg[8]_i_1_n_7
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.975    Display_init/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Display_init/count_reg[8]/C
                         clock pessimism             -0.517     1.457    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.105     1.562    Display_init/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119    Display_init/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y121    Display_init/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y121    Display_init/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122    Display_init/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122    Display_init/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122    Display_init/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119    Display_init/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119    Display_init/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119    Display_init/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119    Display_init/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119    Display_init/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119    Display_init/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119    Display_init/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    Display_init/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    Display_init/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    Display_init/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    Display_init/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    Display_init/which_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    Display_init/which_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119    Display_init/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    Display_init/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    Display_init/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122    Display_init/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122    Display_init/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y122    Display_init/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119    Display_init/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119    Display_init/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119    Display_init/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    Display_init/count_reg[4]/C



