<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Information about the xAPIC for the local APIC."><title>x86::apic::xapic - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-fbd14db5c88ed452.css" id="mainThemeStyle"><div id="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="x86" data-themes="" data-resource-suffix="" data-rustdoc-version="1.70.0-nightly (700938c07 2023-04-04)" data-search-js="search-bc5a112813b5d712.js" data-settings-js="settings-f0c5c39777a9a2f6.js" data-settings-css="settings-0bcba95ff279c1db.css" data-theme-light-css="light-db279b6232be9c13.css" data-theme-dark-css="dark-cf923f49f397b216.css" data-theme-ayu-css="ayu-be46fdc453a55015.css" ></div><script src="../../../static.files/storage-d4a1a279bad1a0c0.js"></script><script defer src="../../../static.files/main-8e6affb8c73a5ff1.js"></script><noscript><link rel="stylesheet" media="(prefers-color-scheme:light)" href="../../../static.files/light-db279b6232be9c13.css"><link rel="stylesheet" media="(prefers-color-scheme:dark)" href="../../../static.files/dark-cf923f49f397b216.css"><link rel="stylesheet" href="../../../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../../../x86/index.html"><img class="rust-logo" src="../../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2></h2></nav><nav class="sidebar"><a class="logo-container" href="../../../x86/index.html"><img class="rust-logo" src="../../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2 class="location"><a href="#">Module xapic</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#structs">Structs</a></li><li><a href="#constants">Constants</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">x86</a>::<wbr><a href="../index.html">apic</a>::<wbr><a class="mod" href="#">xapic</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../../../src/x86/apic/xapic.rs.html#1-427">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Information about the xAPIC for the local APIC.</p>
<p>Table 10-1 Local APIC Register Address Map
the MMIO base values are found in this file.</p>
</div></details><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.XAPIC.html" title="struct x86::apic::xapic::XAPIC">XAPIC</a></div><div class="desc docblock-short">State for the XAPIC driver.</div></li></ul><h2 id="constants" class="small-section-header"><a href="#constants">Constants</a></h2><ul class="item-table"><li><div class="item-name"><a class="constant" href="constant.XAPIC_EOI.html" title="constant x86::apic::xapic::XAPIC_EOI">XAPIC_EOI</a></div><div class="desc docblock-short">EOI register. Write-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_ESR.html" title="constant x86::apic::xapic::XAPIC_ESR">XAPIC_ESR</a></div><div class="desc docblock-short">Error Status Register (ESR). Read/write. See Section 10.5.3.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_ICR0.html" title="constant x86::apic::xapic::XAPIC_ICR0">XAPIC_ICR0</a></div><div class="desc docblock-short">Interrupt Command Register (ICR). Read/write. See Figure 10-28 for reserved bits</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_ICR1.html" title="constant x86::apic::xapic::XAPIC_ICR1">XAPIC_ICR1</a></div><div class="desc docblock-short">Interrupt Command Register (ICR). Read/write. See Figure 10-28 for reserved bits</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_ID.html" title="constant x86::apic::xapic::XAPIC_ID">XAPIC_ID</a></div><div class="desc docblock-short">Local APIC ID register. Read-only. See Section 10.12.5.1 for initial values.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_IRR0.html" title="constant x86::apic::xapic::XAPIC_IRR0">XAPIC_IRR0</a></div><div class="desc docblock-short">Interrupt Request Register (IRR); bits 31:0. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_IRR1.html" title="constant x86::apic::xapic::XAPIC_IRR1">XAPIC_IRR1</a></div><div class="desc docblock-short">IRR bits 63:32. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_IRR2.html" title="constant x86::apic::xapic::XAPIC_IRR2">XAPIC_IRR2</a></div><div class="desc docblock-short">IRR bits 95:64. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_IRR3.html" title="constant x86::apic::xapic::XAPIC_IRR3">XAPIC_IRR3</a></div><div class="desc docblock-short">IRR bits 127:96. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_IRR4.html" title="constant x86::apic::xapic::XAPIC_IRR4">XAPIC_IRR4</a></div><div class="desc docblock-short">IRR bits 159:128. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_IRR5.html" title="constant x86::apic::xapic::XAPIC_IRR5">XAPIC_IRR5</a></div><div class="desc docblock-short">IRR bits 191:160. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_IRR6.html" title="constant x86::apic::xapic::XAPIC_IRR6">XAPIC_IRR6</a></div><div class="desc docblock-short">IRR bits 223:192. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_IRR7.html" title="constant x86::apic::xapic::XAPIC_IRR7">XAPIC_IRR7</a></div><div class="desc docblock-short">IRR bits 255:224. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_ISR0.html" title="constant x86::apic::xapic::XAPIC_ISR0">XAPIC_ISR0</a></div><div class="desc docblock-short">In-Service Register (ISR); bits 31:0. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_ISR1.html" title="constant x86::apic::xapic::XAPIC_ISR1">XAPIC_ISR1</a></div><div class="desc docblock-short">ISR bits 63:32. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_ISR2.html" title="constant x86::apic::xapic::XAPIC_ISR2">XAPIC_ISR2</a></div><div class="desc docblock-short">ISR bits 95:64. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_ISR3.html" title="constant x86::apic::xapic::XAPIC_ISR3">XAPIC_ISR3</a></div><div class="desc docblock-short">ISR bits 127:96. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_ISR4.html" title="constant x86::apic::xapic::XAPIC_ISR4">XAPIC_ISR4</a></div><div class="desc docblock-short">ISR bits 159:128. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_ISR5.html" title="constant x86::apic::xapic::XAPIC_ISR5">XAPIC_ISR5</a></div><div class="desc docblock-short">ISR bits 191:160. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_ISR6.html" title="constant x86::apic::xapic::XAPIC_ISR6">XAPIC_ISR6</a></div><div class="desc docblock-short">ISR bits 223:192. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_ISR7.html" title="constant x86::apic::xapic::XAPIC_ISR7">XAPIC_ISR7</a></div><div class="desc docblock-short">ISR bits 255:224. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_LDR.html" title="constant x86::apic::xapic::XAPIC_LDR">XAPIC_LDR</a></div><div class="desc docblock-short">Logical Destination Register (LDR). Read/write in xAPIC mode.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_LVT_CMCI.html" title="constant x86::apic::xapic::XAPIC_LVT_CMCI">XAPIC_LVT_CMCI</a></div><div class="desc docblock-short">LVT CMCI register. Read/write. See Figure 10-8 for reserved bits.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_LVT_ERROR.html" title="constant x86::apic::xapic::XAPIC_LVT_ERROR">XAPIC_LVT_ERROR</a></div><div class="desc docblock-short">LVT Error register. Read/write. See Figure 10-8 for reserved bits.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_LVT_LINT0.html" title="constant x86::apic::xapic::XAPIC_LVT_LINT0">XAPIC_LVT_LINT0</a></div><div class="desc docblock-short">LVT LINT0 register. Read/write. See Figure 10-8 for reserved bits.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_LVT_LINT1.html" title="constant x86::apic::xapic::XAPIC_LVT_LINT1">XAPIC_LVT_LINT1</a></div><div class="desc docblock-short">LVT LINT1 register. Read/write. See Figure 10-8 for reserved bits.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_LVT_PMI.html" title="constant x86::apic::xapic::XAPIC_LVT_PMI">XAPIC_LVT_PMI</a></div><div class="desc docblock-short">LVT Performance Monitoring register. Read/write. See Figure 10-8 for reserved bits.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_LVT_THERMAL.html" title="constant x86::apic::xapic::XAPIC_LVT_THERMAL">XAPIC_LVT_THERMAL</a></div><div class="desc docblock-short">LVT Thermal Sensor register. Read/write. See Figure 10-8 for reserved bits.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_LVT_TIMER.html" title="constant x86::apic::xapic::XAPIC_LVT_TIMER">XAPIC_LVT_TIMER</a></div><div class="desc docblock-short">LVT Timer register. Read/write. See Figure 10-8 for reserved bits.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_PPR.html" title="constant x86::apic::xapic::XAPIC_PPR">XAPIC_PPR</a></div><div class="desc docblock-short">Processor Priority Register (PPR). Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_SVR.html" title="constant x86::apic::xapic::XAPIC_SVR">XAPIC_SVR</a></div><div class="desc docblock-short">Spurious Interrupt Vector Register (SVR). Read/write. See Section 10.9 for reserved bits.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_TIMER_CURRENT_COUNT.html" title="constant x86::apic::xapic::XAPIC_TIMER_CURRENT_COUNT">XAPIC_TIMER_CURRENT_COUNT</a></div><div class="desc docblock-short">Current Count register (for Timer). Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_TIMER_DIV_CONF.html" title="constant x86::apic::xapic::XAPIC_TIMER_DIV_CONF">XAPIC_TIMER_DIV_CONF</a></div><div class="desc docblock-short">Divide Configuration Register (DCR; for Timer). Read/write. See Figure 10-10 for reserved bits.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_TIMER_INIT_COUNT.html" title="constant x86::apic::xapic::XAPIC_TIMER_INIT_COUNT">XAPIC_TIMER_INIT_COUNT</a></div><div class="desc docblock-short">Initial Count register (for Timer). Read/write.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_TMR0.html" title="constant x86::apic::xapic::XAPIC_TMR0">XAPIC_TMR0</a></div><div class="desc docblock-short">Trigger Mode Register (TMR); bits 31:0. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_TMR1.html" title="constant x86::apic::xapic::XAPIC_TMR1">XAPIC_TMR1</a></div><div class="desc docblock-short">TMR bits 63:32. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_TMR2.html" title="constant x86::apic::xapic::XAPIC_TMR2">XAPIC_TMR2</a></div><div class="desc docblock-short">TMR bits 95:64. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_TMR3.html" title="constant x86::apic::xapic::XAPIC_TMR3">XAPIC_TMR3</a></div><div class="desc docblock-short">TMR bits 127:96. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_TMR4.html" title="constant x86::apic::xapic::XAPIC_TMR4">XAPIC_TMR4</a></div><div class="desc docblock-short">TMR bits 159:128. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_TMR5.html" title="constant x86::apic::xapic::XAPIC_TMR5">XAPIC_TMR5</a></div><div class="desc docblock-short">TMR bits 191:160. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_TMR6.html" title="constant x86::apic::xapic::XAPIC_TMR6">XAPIC_TMR6</a></div><div class="desc docblock-short">TMR bits 223:192. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_TMR7.html" title="constant x86::apic::xapic::XAPIC_TMR7">XAPIC_TMR7</a></div><div class="desc docblock-short">TMR bits 255:224. Read-only.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_TPR.html" title="constant x86::apic::xapic::XAPIC_TPR">XAPIC_TPR</a></div><div class="desc docblock-short">Task Priority Register (TPR). Read/write. Bits 31:8 are reserved.</div></li><li><div class="item-name"><a class="constant" href="constant.XAPIC_VERSION.html" title="constant x86::apic::xapic::XAPIC_VERSION">XAPIC_VERSION</a></div><div class="desc docblock-short">Local APIC Version register. Read-only. Same version used in xAPIC mode and x2APIC mode.</div></li></ul></section></div></main></body></html>