#Timing report of worst 2 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: S.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : out:A.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
S.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.S.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.S.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
Z_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                            4.751    15.709
Z_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                             1.593    17.302
A_LUT3_O.t_frag.XA2[0] (T_FRAG)                                             2.996    20.298
A_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.605    21.903
$iopadmap$helloworldfpga.A.O_DAT[0] (BIDIR_CELL)                            5.718    27.622
$iopadmap$helloworldfpga.A.O_PAD_$out[0] (BIDIR_CELL)                       9.809    37.431
out:A.outpad[0] (.output)                                                   0.000    37.431
data arrival time                                                                    37.431

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -37.431
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -37.431


#Path 2
Startpoint: R.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : out:B.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
R.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.R.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.R.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
B_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             3.872    14.830
B_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.462    16.292
$iopadmap$helloworldfpga.B.O_DAT[0] (BIDIR_CELL)                            5.478    21.771
$iopadmap$helloworldfpga.B.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.580
out:B.outpad[0] (.output)                                                   0.000    31.580
data arrival time                                                                    31.580

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -31.580
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -31.580


#End of timing report
