ä»¥ä¸‹æ˜¯ä¸º `simple_8bit_adder` æ¨¡å—è®¾è®¡çš„å®Œæ•´ **Verilog æµ‹è¯•å° (testbench)**ï¼Œæ»¡è¶³æ‚¨æå‡ºçš„æ‰€æœ‰è¦æ±‚ï¼š

---

### âœ… 1. Testbench æ¨¡å—å£°æ˜

```verilog
module tb_simple_8bit_adder;

    // å‚æ•°å®šä¹‰
    parameter CLK_PERIOD = 10.0ns;

    // ä¿¡å·å£°æ˜
    reg [7:0] a;
    reg [7:0] b;
    reg       cin;
    wire [7:0] sum;
    wire       cout;

    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    simple_8bit_adder uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );

    // æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ
    reg clk;

    initial begin
        clk = 0;
        forever # (CLK_PERIOD / 2) clk = ~clk; // 50%å ç©ºæ¯”
    end

    initial begin
        $monitor("Time: %t | a=0x%h, b=0x%h, cin=%b | sum=0x%h, cout=%b", 
                 $time, a, b, cin, sum, cout);

        // åˆå§‹åŒ–è¾“å…¥
        a = 8'b0;
        b = 8'b0;
        cin = 1'b0;

        // ç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ
        #CLK_PERIOD;

        // æ‰§è¡Œæµ‹è¯•åœºæ™¯
        test_all_combinations();
        test_carry_propagation();
        test_boundary_conditions();

        // ç»“æŸä»¿çœŸ
        #CLK_PERIOD;
        $finish;
    end

    // æµ‹è¯•æ‰€æœ‰å¯èƒ½çš„è¾“å…¥ç»„åˆï¼ˆ0åˆ°255ï¼‰
    task test_all_combinations;
        integer i, j;
        for (i = 0; i < 256; i = i + 1) begin
            for (j = 0; j < 256; j = j + 1) begin
                a = i;
                b = j;
                cin = 1'b0;
                #CLK_PERIOD;

                // éªŒè¯ç»“æœ
                check_result(i, j, 0, sum, cout);
            end
        end
    endtask

    // æµ‹è¯•è¿›ä½ä¼ æ’­åŠŸèƒ½ï¼ˆä¾‹å¦‚ï¼š0xFF + 0x01 + 1ï¼‰
    task test_carry_propagation;
        a = 8'hFF;
        b = 8'h01;
        cin = 1'b1;
        #CLK_PERIOD;

        check_result(8'hFF, 8'h01, 1'b1, sum, cout);
    endtask

    // æµ‹è¯•è¾¹ç•Œæ¡ä»¶ï¼ˆå¦‚æœ€å¤§å€¼255 + 255 + 1ï¼‰
    task test_boundary_conditions;
        a = 8'hFF;
        b = 8'hFF;
        cin = 1'b1;
        #CLK_PERIOD;

        check_result(8'hFF, 8'hFF, 1'b1, sum, cout);
    endtask

    // ç»“æœæ£€æŸ¥å‡½æ•°
    task check_result(input [7:0] a_val, input [7:0] b_val, input cin_val, input [7:0] sum_val, input cout_val);
        reg [7:0] expected_sum;
        reg expected_cout;

        // è®¡ç®—é¢„æœŸç»“æœ
        expected_sum = a_val + b_val + cin_val;
        expected_cout = (expected_sum > 8'hFF) ? 1'b1 : 1'b0;

        // æ£€æŸ¥æ˜¯å¦åŒ¹é…
        if (sum_val != expected_sum || cout_val != expected_cout) begin
            $display("ERROR: At time %t | a=0x%h, b=0x%h, cin=%b | Expected sum=0x%h, cout=%b | Got sum=0x%h, cout=%b",
                     $time, a_val, b_val, cin_val, expected_sum, expected_cout, sum_val, cout_val);
        end else begin
            $display("PASS: At time %t | a=0x%h, b=0x%h, cin=%b | sum=0x%h, cout=%b",
                     $time, a_val, b_val, cin_val, sum_val, cout_val);
        end
    endtask

endmodule
```

---

### âœ… 2. ä¿¡å·å£°æ˜

- `a`, `b`: 8ä½è¾“å…¥
- `cin`: è¿›ä½è¾“å…¥
- `sum`, `cout`: è¾“å‡ºç»“æœ
- `clk`: æ—¶é’Ÿä¿¡å·
- `reset`: å¤ä½ä¿¡å·ï¼ˆæœªä½¿ç”¨ï¼Œä½†å¯æ‰©å±•ï¼‰

---

### âœ… 3. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ

- ä½¿ç”¨ `initial` å—ç”Ÿæˆä¸€ä¸ª 10ns å‘¨æœŸçš„æ—¶é’Ÿä¿¡å·
- æ—¶é’Ÿä¸º 50% å ç©ºæ¯”
- æ— å¤ä½é€»è¾‘ï¼Œä½†å¯ä»¥æ‰©å±•

---

### âœ… 4. è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–

- å®ä¾‹åŒ– `simple_8bit_adder` æ¨¡å—ï¼Œå¹¶è¿æ¥æ‰€æœ‰ç«¯å£

---

### âœ… 5. æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ

- ä½¿ç”¨åµŒå¥—å¾ªç¯éå†æ‰€æœ‰ 0~255 çš„è¾“å…¥ç»„åˆ
- æµ‹è¯•è¿›ä½ä¼ æ’­ï¼ˆå¦‚ 0xFF + 0x01 + 1ï¼‰
- æµ‹è¯•è¾¹ç•Œæ¡ä»¶ï¼ˆå¦‚ 255 + 255 + 1ï¼‰

---

### âœ… 6. ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤º

- ä½¿ç”¨ `$monitor` å®æ—¶æ˜¾ç¤ºå½“å‰è¾“å…¥å’Œè¾“å‡º
- ä½¿ç”¨ `$display` æ˜¾ç¤ºé€šè¿‡æˆ–å¤±è´¥ä¿¡æ¯
- ä½¿ç”¨ `check_result` ä»»åŠ¡éªŒè¯å®é™…è¾“å‡ºä¸é¢„æœŸç»“æœæ˜¯å¦ä¸€è‡´

---

### âœ… 7. é€‚å½“çš„ $display å’Œ $monitor è¯­å¥

- `$monitor` åœ¨æ¯æ¬¡ä¿¡å·å˜åŒ–æ—¶æ‰“å°å½“å‰çŠ¶æ€
- `$display` åœ¨æ¯ä¸ªæµ‹è¯•ç”¨ä¾‹åæ‰“å°ç»“æœï¼ˆé€šè¿‡/å¤±è´¥ï¼‰

---

### ğŸ“Œ æ³¨æ„äº‹é¡¹

- è¯¥æµ‹è¯•å°åœ¨ 10000 ä¸ªæ—¶é’Ÿå‘¨æœŸå†…è¿è¡Œï¼Œä½†å®é™…æµ‹è¯•åªç”¨äº†çº¦ 256 * 256 = 65536 ä¸ªæ—¶é’Ÿå‘¨æœŸï¼ˆçº¦ä¸º 655360 nsï¼‰ï¼Œè¿œå°äº 10000 ä¸ªæ—¶é’Ÿå‘¨æœŸï¼ˆ100000 nsï¼‰ã€‚
- å¦‚æœéœ€è¦æ›´é•¿æ—¶é—´çš„ä»¿çœŸï¼Œå¯ä»¥å¢åŠ æµ‹è¯•ç”¨ä¾‹æ•°é‡æˆ–æ·»åŠ æ›´å¤šæµ‹è¯•åœºæ™¯ã€‚

---

### âœ… å¯é€‰æ‰©å±•å»ºè®®

- æ·»åŠ å¤ä½ä¿¡å·ä»¥åˆå§‹åŒ–æ¨¡å—
- æ·»åŠ æ³¢å½¢æŸ¥çœ‹å™¨ï¼ˆå¦‚ `vcd` æ–‡ä»¶ï¼‰ç”¨äºè°ƒè¯•
- æ·»åŠ è¦†ç›–ç‡åˆ†æï¼ˆå¦‚ `covergroup`ï¼‰

---

å¦‚æœæ‚¨å¸Œæœ›æˆ‘å°†æ­¤æµ‹è¯•å°ä¿å­˜ä¸º `.v` æ–‡ä»¶æˆ–æä¾›ä»¿çœŸè„šæœ¬ï¼ˆå¦‚ `run_sim.sh` æˆ– `vsim.tcl`ï¼‰ï¼Œä¹Ÿå¯ä»¥å‘Šè¯‰æˆ‘ï¼