// Seed: 1597472872
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_4 = !1, id_5, id_6, id_7 = 1'h0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  logic id_4[-1 : 1];
endmodule
module module_2 #(
    parameter id_6 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  output wire id_7;
  output wire _id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  generate
    wire id_8;
    ;
  endgenerate
  wire id_9;
  logic [id_6 : -1] id_10;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10
  );
endmodule
