0.7
2020.2
May 22 2024
19:03:11
C:/Users/minde/Ambiente de Trabalho/Proj SD/LAB/2/lab_2/lab_2.sim/sim_1/synth/timing/xsim/circuito_tb_time_synth.v,1728656762,verilog,,,,MemIN;circuito;control;datapath;glbl;memOUT;unimacro_BRAM_SINGLE_MACRO;unimacro_BRAM_SINGLE_MACRO__parameterized0;unimacro_BRAM_SINGLE_MACRO__parameterized1;unimacro_BRAM_SINGLE_MACRO__parameterized2,,,,,,,,
C:/Users/minde/Ambiente de Trabalho/Proj SD/LAB/2/lab_2/lab_2.srcs/sim_1/imports/lab0Files2024/circuito_tb.vhd,1728655670,vhdl,,,,circuito_tb,,,,,,,,
