<profile>

<section name = "Vivado HLS Report for 'zhan_suen'" level="0">
<item name = "Date">Fri Jul  7 13:36:03 2017
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">bram_interface</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">6.08</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">901, 901, 902, 902, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">900, 900, 9, -, -, 100, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 10</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 4, 74, 104</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 15</column>
<column name="Register">-, -, 127, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="zhan_suen_CRTL_BUS_s_axi_U">zhan_suen_CRTL_BUS_s_axi, 0, 0, 74, 104</column>
<column name="zhan_suen_mul_32s_32s_32_6_U1">zhan_suen_mul_32s_32s_32_6, 0, 4, 0, 0</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_85_p2">+, 0, 0, 7, 7, 1</column>
<column name="exitcond_fu_79_p2">icmp, 0, 0, 3, 7, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">4, 11, 1, 11</column>
<column name="i_reg_68">7, 2, 7, 14</column>
<column name="result_WEN_A">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="i_1_reg_108">7, 0, 7, 0</column>
<column name="i_reg_68">7, 0, 7, 0</column>
<column name="input_load_reg_123">32, 0, 32, 0</column>
<column name="tmp_1_reg_128">32, 0, 32, 0</column>
<column name="tmp_reg_113">7, 0, 64, 57</column>
<column name="y_read_reg_100">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 5, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 5, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, zhan_suen, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, zhan_suen, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, zhan_suen, return value</column>
<column name="input_r_Addr_A">out, 32, bram, input_r, array</column>
<column name="input_r_EN_A">out, 1, bram, input_r, array</column>
<column name="input_r_WEN_A">out, 4, bram, input_r, array</column>
<column name="input_r_Din_A">out, 32, bram, input_r, array</column>
<column name="input_r_Dout_A">in, 32, bram, input_r, array</column>
<column name="input_r_Clk_A">out, 1, bram, input_r, array</column>
<column name="input_r_Rst_A">out, 1, bram, input_r, array</column>
<column name="result_Addr_A">out, 32, bram, result, array</column>
<column name="result_EN_A">out, 1, bram, result, array</column>
<column name="result_WEN_A">out, 4, bram, result, array</column>
<column name="result_Din_A">out, 32, bram, result, array</column>
<column name="result_Dout_A">in, 32, bram, result, array</column>
<column name="result_Clk_A">out, 1, bram, result, array</column>
<column name="result_Rst_A">out, 1, bram, result, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.08</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_1', bram_interface/core.cpp:10">mul, 6.08, 6.08, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
