/*
 * MIT License
 *
 * Copyright (c) 2024 Sebastian Baginski
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 *
 */

/*
 * enc28j60.h
 *
 * Interface for the ENC28J60 Ethernet module driver.
 * */

#ifndef __ENC28J60_H_
#define __ENC28J60_H_

#include <assert.h>
#include <stdint.h>
#include <stddef.h>

#define ENC28_SPI_ARG_BITS 		(5)
#define ENC28_SPI_OPCODE_MASK 	(uint8_t)(0xFF << (ENC28_SPI_ARG_BITS))
#define ENC28_SPI_ARG_MASK 		(0x1F)
#define ENC28_MAKE_RCR_CMD(reg_addr) 	(reg_addr & ENC28_SPI_ARG_MASK)

#define ENC28_OP_RCR	(0x0)	/* Read control register */
#define ENC28_OP_RBM 	(0x1)	/* Read buffer memory */
#define ENC28_OP_WCR	(0x2)	/* Write control register */
#define ENC28_OP_WBM	(0x3)	/* Write buffer memory */
#define ENC28_OP_BFS	(0x4)	/* Bit field set */
#define ENC28_OP_BFC	(0x5)	/* Bit field clear */
#define ENC28_OP_SRC	(0x7)	/* Soft reset */

#define ENC28_CR_EPKTCNT	(0x19)

#define ENC28_CR_EIE		(0x1B)	/* Ethernet Interrupt Enable register */
#define ENC28_EIE_RXERIE	(0)		/* Receive Error Interrupt Enable bit */
#define ENC28_EIE_TXERIE 	(1)		/* Transmit Error Interrupt Enable bit */
#define ENC28_EIE_TXIE		(3)		/* Transmit Enable bit */
#define ENC28_EIE_LINKIE	(4)		/* Link Status Change Interrupt Enable bit */
#define ENC28_EIE_DMAIE		(5)		/* DMA Interrupt Enable bit */
#define ENC28_EIE_PKTIE		(6)		/* Receive Packet Pending Interrupt Enable bit */
#define ENC28_EIE_INTIE		(7)		/* Global Interrupt Enable bit */

#define ENC28_CR_EIR		(0x1C)	/* Ethernet Interrupt Request register */
#define ENC28_EIR_RXERIF	(0)		/* Receive Error bit */
#define ENC28_EIR_TXERIF	(1)		/* Transmit Error bit */
#define ENC28_EIR_TXIF		(3)		/* Transmit Interrupt Flag (transmission completed) */
#define ENC28_EIR_LINKIF	(4)		/* Link Change flag */
#define ENC28_EIR_DMAIF		(5)		/* DMA transaction completed */
#define ENC28_EIR_PKTIF		(6)		/* Receive Packet Pending flag */

#define ENC28_CR_ECON2		(0x1E)	/* Ethernet control register 2 */
#define ENC28_ECON2_VRPS	(3)		/* Voltage Regulator Power Save bit */
#define ENC28_ECON2_PWRSV	(5)		/* Power Save Enable bit */
#define ENC28_ECON2_PKTDEC	(6)		/* Packet Decrement bit */
#define ENC28_ECON2_AUTOINC	(7)		/* Automatic Buffer Pointer Increment enable bit */

#define ENC28_CR_ECON1				(0x1F)	/* Ethernet control register 1 */
#define ENC28_ECON1_BANK_SEL(n)		(n)		/* Bank select value */
#define ENC28_ECON1_BSEL			(0x3)	/* Bank select register bit mask */
#define ENC28_ECON1_RXEN			(2)		/* Receive enable bit */
#define ENC28_ECON1_TXRTS			(3)		/* Transmit request to send */
#define ENC28_ECON1_CSUM_EN			(4)		/* DMA checksum enable */
#define ENC28_ECON1_DMA_BUSY		(5)		/* DMA busy bit */
#define ENC28_ECON1_RX_RST			(6)		/* Receive logic reset bit */
#define ENC28_ECON1_TX_RST			(7)		/* Transmit logic reset bit */

#define ENC28_CR_MACON1		(0x0)	/* MAC control register 1 */
#define ENC28_MACON1_RXEN	(0)		/* MAC receive enable bit */
#define ENC28_MACON1_RXPAUS	(2)		/* Pause Control Frame receive bit */
#define ENC28_MACON1_TXPAUS	(3)		/* Pause Control Frame transmit bit */

#define ENC28_CR_MACON3			(0x2)	/* MAC control register 3 */
#define ENC28_MACON3_TXCRCEN	(0x4)	/* Transmit CRC Enable bit */
#define ENC28_MACON3_FULLDPX	(0x0)	/* Full-Duplex Enable bit */
#define ENC28_MACON3_FRMLNEN	(0x1)	/* Frame Length Checking Enable bit */

#define ENC28_CR_MACON4		(0x3)	/* MAC control register 4 */
#define ENC28_MACON4_DEFER	(0x4)	/* Defer Transmission Enable bit */

#define ENC28_CR_MABBIPG	(0x4)	/* Back-to-Back Inter Packet Gap register */
#define ENC28_CR_MAIPGL		(0x6)	/* Non-Back-to-Back Inter Packet Gap register, low byte */
#define ENC28_CR_MAIPGH		(0x7)	/* Non-Back-to-Back Inter Packet Gap register, high byte */
#define ENC28_CR_MACLCON1	(0x8)
#define ENC28_CR_MACLCON2	(0x9)

#define ENC28_CR_MAMXFLL	(0x0A)	/* Maximum Frame Length, low byte */
#define ENC28_CR_MAMXFLH	(0x0B)	/* Maximum Frame Length, high byte */

#define ENC28_CR_MIWRL		(0x16)
#define ENC28_CR_MIWRH		(0x17)

#define ENC28_CR_MIRDL		(0x18)	/* MII register value, low byte */
#define ENC28_CR_MIRDH		(0x19)	/* MII register value, high byte */

#define ENC28_CR_MICMD		(0x12)	/* MII command register */
#define ENC28_MICMD_MIIRD	(0)		/* MII address read bit */

#define ENC28_CR_MIREGADR	(0x14)	/* MII register address */
#define ENC28_CR_MIWRL		(0x16)	/*  */
#define ENC28_CR_MIWRH		(0x17)	/*  */

#define ENC28_CR_MISTAT		(0x0A)	/* MII status register */
#define ENC28_MISTAT_BUSY	(0)		/* MII busy bit */

#define ENC28_CR_MAC_ADD1	(0x04)		/* MAC address byte 0 */
#define ENC28_CR_MAC_ADD2	(0x05)		/* MAC address byte 1 */
#define ENC28_CR_MAC_ADD3	(0x02)		/* MAC address byte 2 */
#define ENC28_CR_MAC_ADD4	(0x03)		/* MAC address byte 3 */
#define ENC28_CR_MAC_ADD5	(0x00)		/* MAC address byte 4 */
#define ENC28_CR_MAC_ADD6	(0x01)		/* MAC address byte 5 */

#define ENC28_CR_ERDPTL		(0x00)		/* Receive read pointer address, low byte */
#define ENC28_CR_ERDPTH		(0x01)		/* Receive read pointer address, high byte */
#define ENC28_CR_EWRPTL		(0x02)		/* Write pointer address, low byte */
#define ENC28_CR_EWRPTH		(0x03)		/* Write pointer address, high byte */
#define ENC28_CR_ETXSTL		(0x04)		/* Transmit read pointer start address, low byte */
#define ENC28_CR_ETXSTH		(0x05)		/* Transmit read pointer start address, high byte */
#define ENC28_CR_ETXNDL		(0x06)		/* Transmit read pointer end address, low byte */
#define ENC28_CR_ETXNDH		(0x07)		/* Transmit read pointer end address, high byte */
#define ENC28_CR_ERXSTL		(0x08)		/* Receive buffer address start, low byte */
#define ENC28_CR_ERXSTH		(0x09)		/* Receive buffer address start, high byte */
#define ENC28_CR_ERXNDL		(0x0A)		/* Receive buffer address end, low byte */
#define ENC28_CR_ERXNDH		(0x0B)		/* Receive buffer address end, high byte */
#define ENC28_CR_ERXRDPTL	(0x0C)
#define ENC28_CR_ERXRDPTH	(0x0D)

#define ENC28_CR_EREVID		(0x12)		/* Ethernet Revision ID */

#define ENC28_CR_ESTAT		(0x1D)		/* Status register */
#define ENC28_ESTAT_CLKRDY	(0)			/* ESTAT clock ready bit */
#define ENC28_ESTAT_TXABRT	(1)			/* ESTAT transmission aborted bit */
#define ENC28_ESTAT_LATECOL	(4)			/* ESTAT Late Collision Error bit*/

#define ENC28_CR_ERXFCON	(0x18)		/* Packet filter register */
#define ENC28_ERXFCON_UNI	(1 << 7)	/* Unicast packet filter bit */
#define ENC28_ERXFCON_ANDOR	(1 << 6)	/* AND/OR filter selection bit */
#define ENC28_ERXFCON_CRC	(1 << 5)	/* Post-filter CRC check bit */
#define ENC28_ERXFCON_MULTI	(1 << 1)	/* Multicast packet filter bit */
#define ENC28_ERXFCON_BCAST	(1 << 0)	/* Broadcast packet filter bit */

#define ENC28_PHYR_PHCON1	(0x0)		/* PHY register PHCON1 */
#define ENC28_PHCON1_PDPXMD	(8)			/* PHCON1 Duplex Mode bit */

#define ENC28_PHYR_PHID1	(0x2)		/* PHY register, partnum1 */
#define ENC28_PHYR_PHID2	(0x3)		/* PHY register, partnum2 */
#define ENC28_PHYR_PHLCON	(0x14)		/*  */

/* Customization constants */
#ifndef ENC28_CONF_RX_ADDRESS_START
#define ENC28_CONF_RX_ADDRESS_START	(0x7D0)	/* Default start address of the packet receive buffer */
#endif

#ifndef ENC28_CONF_RX_ADDRESS_END
#define ENC28_CONF_RX_ADDRESS_END	(0x1eff)	/* Default end address of the packet receive buffer */
#endif

#ifndef ENC28_CONF_TX_ADDRESS_START
#define ENC28_CONF_TX_ADDRESS_START (0x1D)
#endif

#ifndef ENC28_CONF_PACKET_FILTER_MASK
#define ENC28_CONF_PACKET_FILTER_MASK (ENC28_ERXFCON_UNI | ENC28_ERXFCON_MULTI | ENC28_ERXFCON_BCAST)
#endif

#ifndef ENC28_CONF_MACON3_FRAME_PAD_MASK
#define ENC28_CONF_MACON3_FRAME_PAD_MASK	(0xE0)
#endif

#ifndef ENC28_CONF_MAX_FRAME_LEN
#define ENC28_CONF_MAX_FRAME_LEN (1536)
#endif

#ifndef ENC28_CONF_MABBIPG_BITS
#define ENC28_CONF_MABBIPG_BITS (0x12)
#endif

#ifndef ENC28_CONF_MAIPGL_BITS_FULLDUP
#define ENC28_CONF_MAIPGL_BITS_FULLDUP (0x15)
#endif

#ifndef ENC28_CONF_MAIPGL_BITS_HALFDUP
#define ENC28_CONF_MAIPGL_BITS_HALFDUP (0x12)
#endif

#ifndef ENC28_CONF_MAIPGH_BITS
#define ENC28_CONF_MAIPGH_BITS (0x0C)
#endif

typedef enum
{
	ENC28_OK,
	ENC28_INVALID_REGISTER,
	ENC28_INVALID_PARAM,
	ENC28_NO_DATA,
	ENC28_READ_PTR_OUT_OF_RANGE,
	ENC28_BUFFER_TOO_SMALL,
	ENC28_PACKET_RCV_ERR,
	ENC28_PACKET_TX_IN_PROGRESS,
	ENC28_PACKET_TX_ABORTED
} ENC28_CommandStatus;

typedef struct
{
	void (*nss_pin_op)(uint8_t);
	void (*spi_out_op)(const uint8_t *buff, size_t len);
	void (*spi_in_op)(uint8_t *buff, size_t len);
	void (*spi_in_out_op)(const uint8_t *tx, uint8_t *rx, size_t len);
	void (*wait_nano)(uint32_t);
} ENC28_SPI_Context;

typedef struct
{
	uint8_t addr[6];
} ENC28_MAC_Address;

typedef struct
{
	uint16_t phid1;
	uint16_t phid2;
	uint8_t revid;
} ENC28_HW_Rev;

typedef struct
{
	uint8_t long_drop_event: 1;
	uint8_t reserved2: 1;
	uint8_t carr_event_seen: 1;
	uint8_t reserved1: 1;
	uint8_t crc_err: 1;
	uint8_t len_check_err: 1;
	uint8_t len_out_of_range: 1;
	uint8_t received_ok: 1;
} ENC28_Receive_Status_Vec_Bits_16_23;

static_assert(sizeof(ENC28_Receive_Status_Vec_Bits_16_23) == 1);

typedef struct
{
	uint8_t multicast: 1;
	uint8_t broadcast: 1;
	uint8_t dribble_nibble: 1;
	uint8_t ctrl_frame: 1;
	uint8_t pause_ctrl_frame: 1;
	uint8_t unknown_opcode: 1;
	uint8_t vlan_type: 1;
	uint8_t zero: 1;
} ENC28_Receive_Status_Vec_Bits_24_31;

static_assert(sizeof(ENC28_Receive_Status_Vec_Bits_24_31) == 1);

typedef struct
{
	uint8_t packet_len_lo;
	uint8_t packet_len_hi;
	ENC28_Receive_Status_Vec_Bits_16_23 status_bits_lo;
	ENC28_Receive_Status_Vec_Bits_24_31 status_bits_hi;
} ENC28_Receive_Status_Vector;

static_assert(sizeof(ENC28_Receive_Status_Vector) == 4);

/**
 * @brief Performs the initialisation sequence.
 * @param mac_add The MAC address to initialize the interface with
 * @param ctx The SPI communication context
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_do_init(const ENC28_MAC_Address mac_add, ENC28_SPI_Context *ctx);

/**
 * @brief Sends the reset command
 * @param ctx The SPI communication context
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_do_soft_reset(ENC28_SPI_Context *ctx);

/**
 * @brief Reads the PHY hardware ID registers
 * @param ctx The SPI communication context
 * @param hw_rev Pointer to the HW revision struct which is filled with the contents of the PHY registers
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_do_read_hw_rev(ENC28_SPI_Context *ctx, ENC28_HW_Rev *hw_rev);

/**
 * @brief Reads the internal MAC address registers
 * @param ctx The SPI communication context
 * @param mac The output mac address
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_do_read_mac(ENC28_SPI_Context *ctx, ENC28_MAC_Address *mac);

/**
 *  @brief Prepares the "register read" command for the specified control register.
 *  @param out Output buffer for the command data
 *  @param reg_id Register ID to write
 *  @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_prepare_read_ctl_reg(uint8_t *out, uint8_t reg_id);

/**
 * @brief Reads the value of control register
 * @param ctx The SPI communication context
 * @param reg_id The ID of the register to read
 * @param reg_value The value of the register
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_do_read_ctl_reg(ENC28_SPI_Context *ctx, uint8_t reg_id, uint8_t *reg_value);

/**
 * @brief Prepares the "register write" command for the specified control register
 * @param out Buffer for the output command
 * @param reg_id The register ID
 * @param in The input data
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_prepare_write_ctl_reg(uint16_t *out, uint8_t reg_id, uint8_t in);

/**
 * @brief Writes the value of the control register
 * @param ctx The SPI communication context
 * @param reg_id The register ID
 * @param reg_value The value to write
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_do_write_ctl_reg(ENC28_SPI_Context *ctx, uint8_t reg_id, uint8_t reg_value);

/**
 * @brief Prepares the "Set Bits" command for the specified register
 * @param out The output buffer
 * @param reg_id The register ID
 * @param mask The bits to set in @p reg_id
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_prepare_set_bits_ctl_reg(uint16_t *out, uint8_t reg_id, uint8_t mask);

/**
 * @brief Prepares the "Clear Bits" command for the specified register
 * @param out The output buffer
 * @param reg_id The register ID
 * @param mask The bits to clear in @p reg_id
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_prepare_clear_bits_ctl_reg(uint16_t *out, uint8_t reg_id, uint8_t mask);

/**
 * @brief Sets the bits of the specified register
 * @param ctx The SPI communication context
 * @param reg_id The register ID
 * @param mask The bits to set
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_do_set_bits_ctl_reg(ENC28_SPI_Context *ctx, uint8_t reg_id, uint8_t mask);

/**
 * @brief Clears the bits of the specified register
 * @param ctx The SPI communication context
 * @param reg_id The register ID
 * @param mask The bits to clear
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_do_clear_bits_ctl_reg(ENC28_SPI_Context *ctx, uint8_t reg_id, uint8_t mask);

/**
 * @brief Selects the specified register bank
 * @param ctx The SPI communication context
 * @param bank_id The register bank ID to activate [0:3]
 * */
extern ENC28_CommandStatus enc28_select_register_bank(ENC28_SPI_Context *ctx, const uint8_t bank_id);

/**
 * @brief Reads the content of the specified PHY register
 * @param ctx The communication context
 * @param reg_id The PHY register ID
 * @param reg_value The output value
 * @return The status of the operation
 * */
extern ENC28_CommandStatus enc28_do_read_phy_register(ENC28_SPI_Context *ctx, uint8_t reg_id, uint16_t *reg_value);

/**
 * @brief Initializes the ETH packet transfer
 * @param ctx The SPI communication context
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_begin_packet_transfer(ENC28_SPI_Context *ctx);

/**
 * @brief Attempts to read one incoming ETH packet
 * @param ctx The SPI communication context
 * @param packet_buf The output buffer
 * @param buf_size The output buffer size
 * @param opt_status_vec The status vector, can be NULL
 * */
extern ENC28_CommandStatus enc28_read_packet(ENC28_SPI_Context *ctx, uint8_t *packet_buf, uint16_t buf_size, ENC28_Receive_Status_Vector *opt_status_vec);

/**
 * @brief Sends the data packet
 * @param ctx The SPI communication context
 * @param packet_buf The Ethernet packet to send (Destination MAC | Source MAC | Type/Length | Payload)
 * @param buf_size The size of @p packet_buf
 * @note This is a non-blocking call. @see enc28_check_outgoing_packet_status
 * */
extern ENC28_CommandStatus enc28_write_packet(ENC28_SPI_Context *ctx, const uint8_t *packet_buf, uint16_t buf_size);

/**
 * @brief Query the output packet status
 * @note This function should be used after the application receives the interrupt on the INT pin of ENC28 device
 * */
extern ENC28_CommandStatus enc28_check_outgoing_packet_status(ENC28_SPI_Context *ctx);

/**
 * @brief Stops the ETH packet transfer
 * @param ctx The SPI communication context
 * @return Status of the operation
 * */
extern ENC28_CommandStatus enc28_end_packet_transfer(ENC28_SPI_Context *ctx);

#endif /* INC_ENC28J60_H_ */
