![image](https://github.com/user-attachments/assets/89295640-0fba-4c76-8402-6ffc86d63d5d)# Parallel Multiplier
<br>

**Author:** Soham Kapur
<br>

**Description:** Implementation of a generalized Parallel Multiplier using Carry Save Adder in SystemVerilog and Xilinx Vivado. 
<br>

**Tools Used:** Verilog HDL, Xilinx Vivado
<br>

**Concepts used:** Parameterization, Parallel Multiplier, Carry Save Adder
<br>

**Multiplier Schematic:**
<br>
![image](https://github.com/user-attachments/assets/e9cedbfd-2ccf-4be9-9c0e-f3dfd6f583a7)
<br>

**Adder Row Schematic:**
<br>
![image](https://github.com/user-attachments/assets/71dfe993-168c-44d8-8bf0-0bca8460cf78)
