{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742649224949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742649224952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 22 21:13:33 2025 " "Processing started: Sat Mar 22 21:13:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742649224952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742649224952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742649224952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1742649226419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 part6.v(6) " "Verilog HDL Declaration information at part6.v(6): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1742649226676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 part6.v(6) " "Verilog HDL Declaration information at part6.v(6): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1742649226676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 part6.v(6) " "Verilog HDL Declaration information at part6.v(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1742649226676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 part6.v(6) " "Verilog HDL Declaration information at part6.v(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1742649226676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 2 2 " "Found 2 design units, including 2 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226679 ""} { "Info" "ISGN_ENTITY_NAME" "2 HEX " "Found entity 2: HEX" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742649226679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sub " "Found entity 1: mult_sub" {  } { { "mult_sub.v" "" { Text "D:/FPGA/lab3/mult_sub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742649226697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_altbarrel_shift_ltd " "Found entity 1: add_sub_altbarrel_shift_ltd" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_sub_altbarrel_shift_s0g " "Found entity 2: add_sub_altbarrel_shift_s0g" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_sub_altpriority_encoder_3e8 " "Found entity 3: add_sub_altpriority_encoder_3e8" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_sub_altpriority_encoder_6e8 " "Found entity 4: add_sub_altpriority_encoder_6e8" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "5 add_sub_altpriority_encoder_be8 " "Found entity 5: add_sub_altpriority_encoder_be8" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "6 add_sub_altpriority_encoder_3v7 " "Found entity 6: add_sub_altpriority_encoder_3v7" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "7 add_sub_altpriority_encoder_6v7 " "Found entity 7: add_sub_altpriority_encoder_6v7" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "8 add_sub_altpriority_encoder_bv7 " "Found entity 8: add_sub_altpriority_encoder_bv7" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "9 add_sub_altpriority_encoder_uv8 " "Found entity 9: add_sub_altpriority_encoder_uv8" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "10 add_sub_altpriority_encoder_ue9 " "Found entity 10: add_sub_altpriority_encoder_ue9" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "11 add_sub_altpriority_encoder_ou8 " "Found entity 11: add_sub_altpriority_encoder_ou8" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "12 add_sub_altpriority_encoder_nh8 " "Found entity 12: add_sub_altpriority_encoder_nh8" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "13 add_sub_altpriority_encoder_qh8 " "Found entity 13: add_sub_altpriority_encoder_qh8" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "14 add_sub_altpriority_encoder_2h9 " "Found entity 14: add_sub_altpriority_encoder_2h9" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "15 add_sub_altpriority_encoder_d6b " "Found entity 15: add_sub_altpriority_encoder_d6b" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "16 add_sub_altpriority_encoder_n28 " "Found entity 16: add_sub_altpriority_encoder_n28" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "17 add_sub_altpriority_encoder_q28 " "Found entity 17: add_sub_altpriority_encoder_q28" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "18 add_sub_altpriority_encoder_229 " "Found entity 18: add_sub_altpriority_encoder_229" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 756 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "19 add_sub_altpriority_encoder_ena " "Found entity 19: add_sub_altpriority_encoder_ena" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "20 add_sub_altpriority_encoder_dna " "Found entity 20: add_sub_altpriority_encoder_dna" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "21 add_sub_altfp_add_sub_prj " "Found entity 21: add_sub_altfp_add_sub_prj" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""} { "Info" "ISGN_ENTITY_NAME" "22 add_sub " "Found entity 22: add_sub" {  } { { "add_sub.v" "" { Text "D:/FPGA/lab3/add_sub.v" 3430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742649226809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overflow Overflow part1.v(9) " "Verilog HDL Declaration information at part1.v(9): object \"overflow\" differs only in case from object \"Overflow\" in the same scope" {  } { { "part1.v" "" { Text "D:/FPGA/lab3/part1.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1742649226825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 3 3 " "Found 3 design units, including 3 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "D:/FPGA/lab3/part1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226827 ""} { "Info" "ISGN_ENTITY_NAME" "2 FF " "Found entity 2: FF" {  } { { "part1.v" "" { Text "D:/FPGA/lab3/part1.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226827 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "part1.v" "" { Text "D:/FPGA/lab3/part1.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649226827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742649226827 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rest part1.v(13) " "Verilog HDL Implicit Net warning at part1.v(13): created implicit net for \"rest\"" {  } { { "part1.v" "" { Text "D:/FPGA/lab3/part1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742649226827 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk part1.v(14) " "Verilog HDL Implicit Net warning at part1.v(14): created implicit net for \"clk\"" {  } { { "part1.v" "" { Text "D:/FPGA/lab3/part1.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742649226827 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select part1.v(15) " "Verilog HDL Implicit Net warning at part1.v(15): created implicit net for \"select\"" {  } { { "part1.v" "" { Text "D:/FPGA/lab3/part1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742649226827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742649227235 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..0\] part6.v(5) " "Output port \"LEDR\[8..0\]\" at part6.v(5) has no driver" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1742649227239 "|part6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_sub mult_sub:mult_1 " "Elaborating entity \"mult_sub\" for hierarchy \"mult_sub:mult_1\"" {  } { { "part6.v" "mult_1" { Text "D:/FPGA/lab3/part6.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742649227276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult_sub:mult_1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult_sub:mult_1\|lpm_mult:lpm_mult_component\"" {  } { { "mult_sub.v" "lpm_mult_component" { Text "D:/FPGA/lab3/mult_sub.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742649227568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult_sub:mult_1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult_sub:mult_1\|lpm_mult:lpm_mult_component\"" {  } { { "mult_sub.v" "" { Text "D:/FPGA/lab3/mult_sub.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742649227600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult_sub:mult_1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult_sub:mult_1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742649227601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742649227601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742649227601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742649227601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742649227601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742649227601 ""}  } { { "mult_sub.v" "" { Text "D:/FPGA/lab3/mult_sub.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742649227601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e5n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e5n " "Found entity 1: mult_e5n" {  } { { "db/mult_e5n.v" "" { Text "D:/FPGA/lab3/db/mult_e5n.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742649227697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742649227697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_e5n mult_sub:mult_1\|lpm_mult:lpm_mult_component\|mult_e5n:auto_generated " "Elaborating entity \"mult_e5n\" for hierarchy \"mult_sub:mult_1\|lpm_mult:lpm_mult_component\|mult_e5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742649227700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX HEX:U3 " "Elaborating entity \"HEX\" for hierarchy \"HEX:U3\"" {  } { { "part6.v" "U3" { Text "D:/FPGA/lab3/part6.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742649227732 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742649228803 "|part6|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742649228803 "|part6|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742649228803 "|part6|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742649228803 "|part6|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742649228803 "|part6|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742649228803 "|part6|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742649228803 "|part6|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742649228803 "|part6|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "part6.v" "" { Text "D:/FPGA/lab3/part6.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742649228803 "|part6|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1742649228803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1742649228944 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file D:/FPGA/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1742649229312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742649229731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742649229731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742649230509 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742649230509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742649230509 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1742649230509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742649230509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742649230610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 22 21:13:50 2025 " "Processing ended: Sat Mar 22 21:13:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742649230610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742649230610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742649230610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742649230610 ""}
