<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories=""
   tool="QsysPro" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element Phy_inst
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element Phy_inst_reconfig_avmm_bfm
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element Phy_inst_reconfig_clk_bfm
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element Phy_inst_reconfig_reset_bfm
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element Phy_inst_rx_analogreset_bfm
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element Phy_inst_rx_cal_busy_bfm
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element Phy_inst_rx_cdr_refclk0_bfm
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element Phy_inst_rx_clkout_bfm
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element Phy_inst_rx_control_bfm
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element Phy_inst_rx_coreclkin_bfm
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element Phy_inst_rx_digitalreset_bfm
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element Phy_inst_rx_enh_blk_lock_bfm
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element Phy_inst_rx_enh_data_valid_bfm
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element Phy_inst_rx_enh_fifo_del_bfm
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element Phy_inst_rx_enh_fifo_empty_bfm
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element Phy_inst_rx_enh_fifo_full_bfm
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element Phy_inst_rx_enh_fifo_insert_bfm
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element Phy_inst_rx_enh_highber_bfm
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element Phy_inst_rx_is_lockedtodata_bfm
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element Phy_inst_rx_is_lockedtoref_bfm
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element Phy_inst_rx_parallel_data_bfm
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element Phy_inst_rx_pma_div_clkout_bfm
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
   }
   element Phy_inst_rx_serial_data_bfm
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
   }
   element Phy_inst_tx_analogreset_bfm
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
   }
   element Phy_inst_tx_cal_busy_bfm
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
   }
   element Phy_inst_tx_clkout_bfm
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
   }
   element Phy_inst_tx_control_bfm
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
   }
   element Phy_inst_tx_coreclkin_bfm
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
   }
   element Phy_inst_tx_digitalreset_bfm
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
   }
   element Phy_inst_tx_enh_data_valid_bfm
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
   }
   element Phy_inst_tx_enh_fifo_empty_bfm
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
   }
   element Phy_inst_tx_enh_fifo_full_bfm
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
   }
   element Phy_inst_tx_enh_fifo_pempty_bfm
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
   }
   element Phy_inst_tx_enh_fifo_pfull_bfm
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
   }
   element Phy_inst_tx_err_ins_bfm
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
   }
   element Phy_inst_tx_parallel_data_bfm
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
   }
   element Phy_inst_tx_pma_div_clkout_bfm
   {
      datum _sortIndex
      {
         value = "36";
         type = "int";
      }
   }
   element Phy_inst_tx_serial_clk0_bfm
   {
      datum _sortIndex
      {
         value = "37";
         type = "int";
      }
   }
   element Phy_inst_tx_serial_data_bfm
   {
      datum _sortIndex
      {
         value = "38";
         type = "int";
      }
   }
   element Phy_inst_unused_rx_control_bfm
   {
      datum _sortIndex
      {
         value = "39";
         type = "int";
      }
   }
   element Phy_inst_unused_rx_parallel_data_bfm
   {
      datum _sortIndex
      {
         value = "40";
         type = "int";
      }
   }
   element Phy_inst_unused_tx_control_bfm
   {
      datum _sortIndex
      {
         value = "41";
         type = "int";
      }
   }
   element Phy_inst_unused_tx_parallel_data_bfm
   {
      datum _sortIndex
      {
         value = "42";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10AT115S2F45E2SG" />
 <parameter name="deviceFamily" value="Arria 10" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="systemInfos"><![CDATA[<systemInfosDefinition>
    <connPtSystemInfos/>
</systemInfosDefinition>]]></parameter>
 <parameter name="systemScripts" value="" />
 <parameter name="testBenchDutName" value="Phy" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="true" />
 <instanceScript></instanceScript>
 <module
   name="Phy_inst"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>reconfig_avmm</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reconfig_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>reconfig_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>reconfig_address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>10</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>reconfig_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>reconfig_readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>reconfig_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reconfig_clk</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reconfig_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reconfig_reset</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reconfig_reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_analogreset</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_analogreset</name>
                        <role>rx_analogreset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_cal_busy</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_cal_busy</name>
                        <role>rx_cal_busy</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_cdr_refclk0</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_cdr_refclk0</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_clkout</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_clkout</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_control</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_control</name>
                        <role>rx_control</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_coreclkin</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_coreclkin</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_digitalreset</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_digitalreset</name>
                        <role>rx_digitalreset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_blk_lock</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_blk_lock</name>
                        <role>rx_enh_blk_lock</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_data_valid</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_data_valid</name>
                        <role>rx_enh_data_valid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_fifo_del</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_fifo_del</name>
                        <role>rx_enh_fifo_del</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_fifo_empty</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_fifo_empty</name>
                        <role>rx_enh_fifo_empty</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_fifo_full</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_fifo_full</name>
                        <role>rx_enh_fifo_full</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_fifo_insert</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_fifo_insert</name>
                        <role>rx_enh_fifo_insert</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_highber</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_highber</name>
                        <role>rx_enh_highber</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_is_lockedtodata</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_is_lockedtodata</name>
                        <role>rx_is_lockedtodata</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_is_lockedtoref</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_is_lockedtoref</name>
                        <role>rx_is_lockedtoref</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_parallel_data</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_parallel_data</name>
                        <role>rx_parallel_data</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_pma_div_clkout</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_pma_div_clkout</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_serial_data</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_serial_data</name>
                        <role>rx_serial_data</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_analogreset</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_analogreset</name>
                        <role>tx_analogreset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_cal_busy</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_cal_busy</name>
                        <role>tx_cal_busy</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_clkout</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_clkout</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_control</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_control</name>
                        <role>tx_control</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_coreclkin</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_coreclkin</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_digitalreset</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_digitalreset</name>
                        <role>tx_digitalreset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_enh_data_valid</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_enh_data_valid</name>
                        <role>tx_enh_data_valid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_enh_fifo_empty</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_enh_fifo_empty</name>
                        <role>tx_enh_fifo_empty</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_enh_fifo_full</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_enh_fifo_full</name>
                        <role>tx_enh_fifo_full</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_enh_fifo_pempty</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_enh_fifo_pempty</name>
                        <role>tx_enh_fifo_pempty</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_enh_fifo_pfull</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_enh_fifo_pfull</name>
                        <role>tx_enh_fifo_pfull</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_err_ins</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_err_ins</name>
                        <role>tx_err_ins</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_parallel_data</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_parallel_data</name>
                        <role>tx_parallel_data</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_pma_div_clkout</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_pma_div_clkout</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_serial_clk0</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_serial_clk0</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_serial_data</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_serial_data</name>
                        <role>tx_serial_data</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>unused_rx_control</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>unused_rx_control</name>
                        <role>unused_rx_control</role>
                        <direction>Output</direction>
                        <width>12</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>unused_rx_parallel_data</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>unused_rx_parallel_data</name>
                        <role>unused_rx_parallel_data</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>unused_tx_control</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>unused_tx_control</name>
                        <role>unused_tx_control</role>
                        <direction>Input</direction>
                        <width>9</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>unused_tx_parallel_data</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>unused_tx_parallel_data</name>
                        <role>unused_tx_parallel_data</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst</className>
        <version>1.0</version>
        <displayName>Phy_inst</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_reconfig_avmm_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_address</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>10</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>sig_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>sig_readdata</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>sig_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>sig_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>sig_writedata</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_reconfig_avmm_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_reconfig_avmm_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_reconfig_avmm_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_avmm_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_avmm_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_avmm_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_reconfig_avmm_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_reconfig_clk_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_reconfig_clk_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_reconfig_clk_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_reconfig_clk_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_clk_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_clk_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_clk_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_reconfig_clk_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_reconfig_reset_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_reset</name>
                        <role>reset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_reconfig_reset_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_reconfig_reset_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_reconfig_reset_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_reset_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_reset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_reset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_reconfig_reset_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_analogreset_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_analogreset</name>
                        <role>rx_analogreset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_analogreset_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_analogreset_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_analogreset_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_analogreset_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_analogreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_analogreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_analogreset_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_cal_busy_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_cal_busy</name>
                        <role>rx_cal_busy</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_cal_busy_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_cal_busy_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_cal_busy_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_cal_busy_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_cal_busy_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_cal_busy_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_cal_busy_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_cdr_refclk0_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_cdr_refclk0_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_cdr_refclk0_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_cdr_refclk0_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_cdr_refclk0_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_cdr_refclk0_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_cdr_refclk0_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_cdr_refclk0_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_clkout_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_clkout_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_clkout_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_clkout_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_clkout_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_control_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_control</name>
                        <role>rx_control</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_control_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_control_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_control_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_control_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_coreclkin_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_coreclkin_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_coreclkin_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_coreclkin_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_coreclkin_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_coreclkin_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_coreclkin_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_coreclkin_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_digitalreset_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_digitalreset</name>
                        <role>rx_digitalreset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_digitalreset_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_digitalreset_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_digitalreset_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_digitalreset_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_digitalreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_digitalreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_digitalreset_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_enh_blk_lock_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_blk_lock</name>
                        <role>rx_enh_blk_lock</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_blk_lock_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_blk_lock_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_blk_lock_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_blk_lock_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_blk_lock_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_blk_lock_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_enh_blk_lock_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_enh_data_valid_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_data_valid</name>
                        <role>rx_enh_data_valid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_data_valid_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_data_valid_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_data_valid_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_data_valid_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_data_valid_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_data_valid_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_enh_data_valid_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_enh_fifo_del_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_fifo_del</name>
                        <role>rx_enh_fifo_del</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_fifo_del_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_fifo_del_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_fifo_del_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_del_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_del_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_del_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_enh_fifo_del_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_enh_fifo_empty_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_fifo_empty</name>
                        <role>rx_enh_fifo_empty</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_fifo_empty_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_fifo_empty_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_fifo_empty_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_empty_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_empty_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_empty_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_enh_fifo_empty_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_enh_fifo_full_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_fifo_full</name>
                        <role>rx_enh_fifo_full</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_fifo_full_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_fifo_full_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_fifo_full_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_full_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_full_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_full_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_enh_fifo_full_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_enh_fifo_insert_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_fifo_insert</name>
                        <role>rx_enh_fifo_insert</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_fifo_insert_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_fifo_insert_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_fifo_insert_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_insert_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_insert_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_insert_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_enh_fifo_insert_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_enh_highber_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_highber</name>
                        <role>rx_enh_highber</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_highber_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_highber_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_highber_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_highber_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_highber_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_highber_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_enh_highber_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_is_lockedtodata_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_is_lockedtodata</name>
                        <role>rx_is_lockedtodata</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_is_lockedtodata_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_is_lockedtodata_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_is_lockedtodata_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_is_lockedtodata_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_is_lockedtodata_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_is_lockedtodata_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_is_lockedtodata_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_is_lockedtoref_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_is_lockedtoref</name>
                        <role>rx_is_lockedtoref</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_is_lockedtoref_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_is_lockedtoref_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_is_lockedtoref_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_is_lockedtoref_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_is_lockedtoref_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_is_lockedtoref_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_is_lockedtoref_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_parallel_data_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_parallel_data</name>
                        <role>rx_parallel_data</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_parallel_data_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_parallel_data_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_parallel_data_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_parallel_data_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_pma_div_clkout_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_pma_div_clkout_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_pma_div_clkout_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_pma_div_clkout_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_pma_div_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_pma_div_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_pma_div_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_pma_div_clkout_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_rx_serial_data_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_serial_data</name>
                        <role>rx_serial_data</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_serial_data_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_serial_data_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_serial_data_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_serial_data_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_serial_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_serial_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_rx_serial_data_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_analogreset_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_analogreset</name>
                        <role>tx_analogreset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_analogreset_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_analogreset_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_analogreset_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_analogreset_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_analogreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_analogreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_analogreset_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_cal_busy_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_cal_busy</name>
                        <role>tx_cal_busy</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_cal_busy_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_cal_busy_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_cal_busy_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_cal_busy_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_cal_busy_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_cal_busy_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_cal_busy_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_clkout_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_clkout_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_clkout_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_clkout_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_clkout_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_control_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_control</name>
                        <role>tx_control</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_control_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_control_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_control_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_control_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_coreclkin_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_coreclkin_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_coreclkin_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_coreclkin_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_coreclkin_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_coreclkin_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_coreclkin_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_coreclkin_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_digitalreset_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_digitalreset</name>
                        <role>tx_digitalreset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_digitalreset_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_digitalreset_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_digitalreset_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_digitalreset_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_digitalreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_digitalreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_digitalreset_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_enh_data_valid_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_enh_data_valid</name>
                        <role>tx_enh_data_valid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_enh_data_valid_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_enh_data_valid_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_enh_data_valid_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_data_valid_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_data_valid_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_data_valid_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_enh_data_valid_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_enh_fifo_empty_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_enh_fifo_empty</name>
                        <role>tx_enh_fifo_empty</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_enh_fifo_empty_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_enh_fifo_empty_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_enh_fifo_empty_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_empty_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_empty_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_empty_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_enh_fifo_empty_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_enh_fifo_full_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_enh_fifo_full</name>
                        <role>tx_enh_fifo_full</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_enh_fifo_full_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_enh_fifo_full_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_enh_fifo_full_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_full_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_full_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_full_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_enh_fifo_full_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_enh_fifo_pempty_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_enh_fifo_pempty</name>
                        <role>tx_enh_fifo_pempty</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_enh_fifo_pempty_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_enh_fifo_pempty_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_enh_fifo_pempty_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_pempty_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_pempty_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_pempty_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_enh_fifo_pempty_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_enh_fifo_pfull_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_enh_fifo_pfull</name>
                        <role>tx_enh_fifo_pfull</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_enh_fifo_pfull_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_enh_fifo_pfull_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_enh_fifo_pfull_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_pfull_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_pfull_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_pfull_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_enh_fifo_pfull_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_err_ins_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_err_ins</name>
                        <role>tx_err_ins</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_err_ins_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_err_ins_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_err_ins_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_err_ins_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_err_ins_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_err_ins_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_err_ins_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_parallel_data_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_parallel_data</name>
                        <role>tx_parallel_data</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_parallel_data_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_parallel_data_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_parallel_data_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_parallel_data_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_pma_div_clkout_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_pma_div_clkout_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_pma_div_clkout_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_pma_div_clkout_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_pma_div_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_pma_div_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_pma_div_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_pma_div_clkout_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_serial_clk0_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_serial_clk0_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_serial_clk0_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_serial_clk0_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_serial_clk0_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_serial_clk0_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_serial_clk0_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_serial_clk0_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_tx_serial_data_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_serial_data</name>
                        <role>tx_serial_data</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_serial_data_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_serial_data_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_serial_data_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_serial_data_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_serial_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_serial_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_tx_serial_data_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_unused_rx_control_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_unused_rx_control</name>
                        <role>unused_rx_control</role>
                        <direction>Input</direction>
                        <width>12</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_unused_rx_control_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_unused_rx_control_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_unused_rx_control_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_unused_rx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_unused_rx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_unused_rx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_unused_rx_control_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_unused_rx_parallel_data_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_unused_rx_parallel_data</name>
                        <role>unused_rx_parallel_data</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_unused_rx_parallel_data_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_unused_rx_parallel_data_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_unused_rx_parallel_data_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_unused_rx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_unused_rx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_unused_rx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_unused_rx_parallel_data_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_unused_tx_control_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_unused_tx_control</name>
                        <role>unused_tx_control</role>
                        <direction>Output</direction>
                        <width>9</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_unused_tx_control_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_unused_tx_control_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_unused_tx_control_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_unused_tx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_unused_tx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_unused_tx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_unused_tx_control_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="Phy_inst_unused_tx_parallel_data_bfm"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_unused_tx_parallel_data</name>
                        <role>unused_tx_parallel_data</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_unused_tx_parallel_data_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_unused_tx_parallel_data_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_unused_tx_parallel_data_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_unused_tx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_unused_tx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_unused_tx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/Phy_tb/Phy_inst_unused_tx_parallel_data_bfm_ip.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_reconfig_avmm_bfm.conduit"
   end="Phy_inst.reconfig_avmm" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_reconfig_clk_bfm.conduit"
   end="Phy_inst.reconfig_clk" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_reconfig_reset_bfm.conduit"
   end="Phy_inst.reconfig_reset" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_analogreset_bfm.conduit"
   end="Phy_inst.rx_analogreset" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_cal_busy_bfm.conduit"
   end="Phy_inst.rx_cal_busy" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_cdr_refclk0_bfm.conduit"
   end="Phy_inst.rx_cdr_refclk0" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_clkout_bfm.conduit"
   end="Phy_inst.rx_clkout" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_control_bfm.conduit"
   end="Phy_inst.rx_control" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_coreclkin_bfm.conduit"
   end="Phy_inst.rx_coreclkin" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_digitalreset_bfm.conduit"
   end="Phy_inst.rx_digitalreset" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_enh_blk_lock_bfm.conduit"
   end="Phy_inst.rx_enh_blk_lock" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_enh_data_valid_bfm.conduit"
   end="Phy_inst.rx_enh_data_valid" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_enh_fifo_del_bfm.conduit"
   end="Phy_inst.rx_enh_fifo_del" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_enh_fifo_empty_bfm.conduit"
   end="Phy_inst.rx_enh_fifo_empty" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_enh_fifo_full_bfm.conduit"
   end="Phy_inst.rx_enh_fifo_full" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_enh_fifo_insert_bfm.conduit"
   end="Phy_inst.rx_enh_fifo_insert" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_enh_highber_bfm.conduit"
   end="Phy_inst.rx_enh_highber" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_is_lockedtodata_bfm.conduit"
   end="Phy_inst.rx_is_lockedtodata" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_is_lockedtoref_bfm.conduit"
   end="Phy_inst.rx_is_lockedtoref" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_parallel_data_bfm.conduit"
   end="Phy_inst.rx_parallel_data" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_pma_div_clkout_bfm.conduit"
   end="Phy_inst.rx_pma_div_clkout" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_rx_serial_data_bfm.conduit"
   end="Phy_inst.rx_serial_data" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_analogreset_bfm.conduit"
   end="Phy_inst.tx_analogreset" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_cal_busy_bfm.conduit"
   end="Phy_inst.tx_cal_busy" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_clkout_bfm.conduit"
   end="Phy_inst.tx_clkout" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_control_bfm.conduit"
   end="Phy_inst.tx_control" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_coreclkin_bfm.conduit"
   end="Phy_inst.tx_coreclkin" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_digitalreset_bfm.conduit"
   end="Phy_inst.tx_digitalreset" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_enh_data_valid_bfm.conduit"
   end="Phy_inst.tx_enh_data_valid" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_enh_fifo_empty_bfm.conduit"
   end="Phy_inst.tx_enh_fifo_empty" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_enh_fifo_full_bfm.conduit"
   end="Phy_inst.tx_enh_fifo_full" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_enh_fifo_pempty_bfm.conduit"
   end="Phy_inst.tx_enh_fifo_pempty" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_enh_fifo_pfull_bfm.conduit"
   end="Phy_inst.tx_enh_fifo_pfull" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_err_ins_bfm.conduit"
   end="Phy_inst.tx_err_ins" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_parallel_data_bfm.conduit"
   end="Phy_inst.tx_parallel_data" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_pma_div_clkout_bfm.conduit"
   end="Phy_inst.tx_pma_div_clkout" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_serial_clk0_bfm.conduit"
   end="Phy_inst.tx_serial_clk0" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_tx_serial_data_bfm.conduit"
   end="Phy_inst.tx_serial_data" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_unused_rx_control_bfm.conduit"
   end="Phy_inst.unused_rx_control" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_unused_rx_parallel_data_bfm.conduit"
   end="Phy_inst.unused_rx_parallel_data" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_unused_tx_control_bfm.conduit"
   end="Phy_inst.unused_tx_control" />
 <connection
   kind="conduit"
   version="17.1"
   start="Phy_inst_unused_tx_parallel_data_bfm.conduit"
   end="Phy_inst.unused_tx_parallel_data" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
