Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Tue Aug  9 17:37:01 2022
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_utilization -file util.rpt -hierarchical -hierarchical_percentages
| Design       : design_1_wrapper
| Device       : 7z020clg400-1
| Design State : Routed
---------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------+---------------+-----------+--------------+---------------+------------+-----------+--------------+
|                                        Instance                                       |                                              Module                                              |   Total LUTs  |   Logic LUTs  |  LUTRAMs  |     SRLs     |      FFs      |   RAMB36   |   RAMB18  | DSP48 Blocks |
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------+---------------+-----------+--------------+---------------+------------+-----------+--------------+
| design_1_wrapper                                                                      |                                                                                            (top) | 20386(38.32%) | 16058(30.18%) | 22(0.13%) | 4306(24.75%) | 30289(28.47%) | 24(17.14%) | 11(3.93%) |     1(0.45%) |
|   design_1_i                                                                          |                                                                                         design_1 | 20386(38.32%) | 16058(30.18%) | 22(0.13%) | 4306(24.75%) | 30289(28.47%) | 24(17.14%) | 11(3.93%) |     1(0.45%) |
|     (design_1_i)                                                                      |                                                                                         design_1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_mem_intercon                                                                  |                                                                      design_1_axi_mem_intercon_0 |    998(1.88%) |    937(1.76%) | 10(0.06%) |    51(0.29%) |   1124(1.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|       m00_couplers                                                                    |                                                                         m00_couplers_imp_1R706YB |    344(0.65%) |    334(0.63%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|         auto_pc                                                                       |                                                                               design_1_auto_pc_1 |    344(0.65%) |    334(0.63%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           inst                                                                        |                         design_1_auto_pc_1_axi_protocol_converter_v2_1_20_axi_protocol_converter |    344(0.65%) |    334(0.63%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (inst)                                                                    |                         design_1_auto_pc_1_axi_protocol_converter_v2_1_20_axi_protocol_converter |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_axi4_axi3.axi3_conv_inst                                              |                                      design_1_auto_pc_1_axi_protocol_converter_v2_1_20_axi3_conv |    344(0.65%) |    334(0.63%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                     |                    design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0 |    136(0.26%) |    134(0.25%) |  2(0.01%) |     0(0.00%) |    154(0.14%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                                 |                    design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0 |     88(0.17%) |     88(0.17%) |  0(0.00%) |     0(0.00%) |    116(0.11%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 USE_R_CHANNEL.cmd_queue                                               |                               design_1_auto_pc_1_axi_data_fifo_v2_1_19_axic_fifo__parameterized0 |     50(0.09%) |     48(0.09%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst                                                                |                                design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__parameterized0 |     50(0.09%) |     48(0.09%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     (inst)                                                            |                                design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__parameterized0 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                     |                                        design_1_auto_pc_1_fifo_generator_v13_2_5__parameterized0 |     31(0.06%) |     29(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                   |                                  design_1_auto_pc_1_fifo_generator_v13_2_5_synth__parameterized0 |     31(0.06%) |     29(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                  |                                            design_1_auto_pc_1_fifo_generator_top__parameterized0 |     31(0.06%) |     29(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grf.rf                                                      |                                        design_1_auto_pc_1_fifo_generator_ramfifo__parameterized0 |     31(0.06%) |     29(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                  |                                                                    design_1_auto_pc_1_rd_logic_9 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                       |                                                                    design_1_auto_pc_1_rd_fwft_13 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               grss.rsts                                               |                                                         design_1_auto_pc_1_rd_status_flags_ss_14 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               rpntr                                                   |                                                                design_1_auto_pc_1_rd_bin_cntr_15 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                  |                                                                   design_1_auto_pc_1_wr_logic_10 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                               |                                                         design_1_auto_pc_1_wr_status_flags_ss_11 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               wpntr                                                   |                                                                design_1_auto_pc_1_wr_bin_cntr_12 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                     |                                                        design_1_auto_pc_1_memory__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                 |                                                        design_1_auto_pc_1_memory__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                           |                                                          design_1_auto_pc_1_dmem__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             rstblk                                                    |                                                             design_1_auto_pc_1_reset_blk_ramfifo |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                |                                                             design_1_auto_pc_1_reset_blk_ramfifo |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst     |                                                             design_1_auto_pc_1_xpm_cdc_async_rst |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                   |                                    design_1_auto_pc_1_axi_protocol_converter_v2_1_20_b_downsizer |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_addr_inst                                               |                                    design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv |    185(0.35%) |    177(0.33%) |  8(0.05%) |     0(0.00%) |    219(0.21%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                           |                                    design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv |     84(0.16%) |     84(0.16%) |  0(0.00%) |     0(0.00%) |    127(0.12%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 USE_BURSTS.cmd_queue                                                  |                                    design_1_auto_pc_1_axi_data_fifo_v2_1_19_axic_fifo__xdcDup__1 |     50(0.09%) |     46(0.09%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst                                                                |                                     design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__xdcDup__1 |     50(0.09%) |     46(0.09%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     (inst)                                                            |                                     design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__xdcDup__1 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                     |                                             design_1_auto_pc_1_fifo_generator_v13_2_5__xdcDup__1 |     33(0.06%) |     29(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                   |                                       design_1_auto_pc_1_fifo_generator_v13_2_5_synth__xdcDup__1 |     33(0.06%) |     29(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                  |                                                 design_1_auto_pc_1_fifo_generator_top__xdcDup__1 |     33(0.06%) |     29(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grf.rf                                                      |                                             design_1_auto_pc_1_fifo_generator_ramfifo__xdcDup__1 |     33(0.06%) |     29(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                  |                                                                    design_1_auto_pc_1_rd_logic_0 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                       |                                                                     design_1_auto_pc_1_rd_fwft_6 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               grss.rsts                                               |                                                          design_1_auto_pc_1_rd_status_flags_ss_7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               rpntr                                                   |                                                                 design_1_auto_pc_1_rd_bin_cntr_8 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                  |                                                                    design_1_auto_pc_1_wr_logic_1 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                               |                                                          design_1_auto_pc_1_wr_status_flags_ss_4 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               wpntr                                                   |                                                                 design_1_auto_pc_1_wr_bin_cntr_5 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                     |                                                                      design_1_auto_pc_1_memory_2 |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                 |                                                                      design_1_auto_pc_1_memory_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                           |                                                                        design_1_auto_pc_1_dmem_3 |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             rstblk                                                    |                                                  design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                |                                                  design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst     |                                                          design_1_auto_pc_1_xpm_cdc_async_rst__3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 USE_B_CHANNEL.cmd_b_queue                                             |                                               design_1_auto_pc_1_axi_data_fifo_v2_1_19_axic_fifo |     52(0.10%) |     48(0.09%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst                                                                |                                                design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen |     52(0.10%) |     48(0.09%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     (inst)                                                            |                                                design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                     |                                                        design_1_auto_pc_1_fifo_generator_v13_2_5 |     33(0.06%) |     29(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                   |                                                  design_1_auto_pc_1_fifo_generator_v13_2_5_synth |     33(0.06%) |     29(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                  |                                                            design_1_auto_pc_1_fifo_generator_top |     33(0.06%) |     29(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grf.rf                                                      |                                                        design_1_auto_pc_1_fifo_generator_ramfifo |     33(0.06%) |     29(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                  |                                                                      design_1_auto_pc_1_rd_logic |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                       |                                                                       design_1_auto_pc_1_rd_fwft |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               grss.rsts                                               |                                                            design_1_auto_pc_1_rd_status_flags_ss |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               rpntr                                                   |                                                                   design_1_auto_pc_1_rd_bin_cntr |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                  |                                                                      design_1_auto_pc_1_wr_logic |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                               |                                                            design_1_auto_pc_1_wr_status_flags_ss |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               wpntr                                                   |                                                                   design_1_auto_pc_1_wr_bin_cntr |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                     |                                                                        design_1_auto_pc_1_memory |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                 |                                                                        design_1_auto_pc_1_memory |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                           |                                                                          design_1_auto_pc_1_dmem |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             rstblk                                                    |                                                  design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                |                                                  design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst     |                                                          design_1_auto_pc_1_xpm_cdc_async_rst__4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_data_inst                                               |                                    design_1_auto_pc_1_axi_protocol_converter_v2_1_20_w_axi3_conv |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|       s00_couplers                                                                    |                                                                          s00_couplers_imp_7HNO1D |    177(0.33%) |    153(0.29%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|         auto_us                                                                       |                                                                               design_1_auto_us_0 |    177(0.33%) |    153(0.29%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           inst                                                                        |                                              design_1_auto_us_0_axi_dwidth_converter_v2_1_20_top |    177(0.33%) |    153(0.29%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                             |                                      design_1_auto_us_0_axi_dwidth_converter_v2_1_20_axi_upsizer |    177(0.33%) |    153(0.29%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                  |                                 design_1_auto_us_0_axi_register_slice_v2_1_20_axi_register_slice |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |    136(0.13%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 r.r_pipe                                                              |                design_1_auto_us_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |    136(0.13%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                          |                                        design_1_auto_us_0_axi_dwidth_converter_v2_1_20_r_upsizer |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               USE_READ.read_addr_inst                                                 |                                        design_1_auto_us_0_axi_dwidth_converter_v2_1_20_a_upsizer |     51(0.10%) |     27(0.05%) |  0(0.00%) |    24(0.14%) |     33(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (USE_READ.read_addr_inst)                                             |                                        design_1_auto_us_0_axi_dwidth_converter_v2_1_20_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                               |                                        design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo |     51(0.10%) |     27(0.05%) |  0(0.00%) |    24(0.14%) |     32(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               si_register_slice_inst                                                  |                 design_1_auto_us_0_axi_register_slice_v2_1_20_axi_register_slice__parameterized0 |     38(0.07%) |     38(0.07%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 ar.ar_pipe                                                            |                                design_1_auto_us_0_axi_register_slice_v2_1_20_axic_register_slice |     38(0.07%) |     38(0.07%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|       s01_couplers                                                                    |                                                                         s01_couplers_imp_1W60HW0 |    196(0.37%) |    172(0.32%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|         auto_us                                                                       |                                                                               design_1_auto_us_1 |    196(0.37%) |    172(0.32%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           inst                                                                        |                                              design_1_auto_us_1_axi_dwidth_converter_v2_1_20_top |    196(0.37%) |    172(0.32%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                             |                                      design_1_auto_us_1_axi_dwidth_converter_v2_1_20_axi_upsizer |    196(0.37%) |    172(0.32%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                        |                                        design_1_auto_us_1_axi_dwidth_converter_v2_1_20_w_upsizer |    103(0.19%) |    103(0.19%) |  0(0.00%) |     0(0.00%) |     90(0.08%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_addr_inst                                               |                                        design_1_auto_us_1_axi_dwidth_converter_v2_1_20_a_upsizer |     60(0.11%) |     36(0.07%) |  0(0.00%) |    24(0.14%) |     33(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                           |                                        design_1_auto_us_1_axi_dwidth_converter_v2_1_20_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                               |                                        design_1_auto_us_1_generic_baseblocks_v2_1_0_command_fifo |     60(0.11%) |     36(0.07%) |  0(0.00%) |    24(0.14%) |     32(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               si_register_slice_inst                                                  |                                 design_1_auto_us_1_axi_register_slice_v2_1_20_axi_register_slice |     38(0.07%) |     38(0.07%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 aw.aw_pipe                                                            |                                design_1_auto_us_1_axi_register_slice_v2_1_20_axic_register_slice |     38(0.07%) |     38(0.07%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|       xbar                                                                            |                                                                                  design_1_xbar_0 |    283(0.53%) |    280(0.53%) |  0(0.00%) |     3(0.02%) |    329(0.31%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|         inst                                                                          |                                                design_1_xbar_0_axi_crossbar_v2_1_21_axi_crossbar |    283(0.53%) |    280(0.53%) |  0(0.00%) |     3(0.02%) |    329(0.31%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           gen_samd.crossbar_samd                                                      |                                                    design_1_xbar_0_axi_crossbar_v2_1_21_crossbar |    283(0.53%) |    280(0.53%) |  0(0.00%) |     3(0.02%) |    329(0.31%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (gen_samd.crossbar_samd)                                                  |                                                    design_1_xbar_0_axi_crossbar_v2_1_21_crossbar |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             addr_arbiter_ar                                                           |                                                design_1_xbar_0_axi_crossbar_v2_1_21_addr_arbiter |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     54(0.05%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             addr_arbiter_aw                                                           |                                              design_1_xbar_0_axi_crossbar_v2_1_21_addr_arbiter_0 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     55(0.05%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_decerr_slave.decerr_slave_inst                                        |                                                design_1_xbar_0_axi_crossbar_v2_1_21_decerr_slave |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                              |                                                   design_1_xbar_0_axi_crossbar_v2_1_21_wdata_mux |     50(0.09%) |     49(0.09%) |  0(0.00%) |     1(0.01%) |      8(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                   |                          design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0 |     50(0.09%) |     49(0.09%) |  0(0.00%) |     1(0.01%) |      8(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                               |                          design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0 |     46(0.09%) |     46(0.09%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                        |                                design_1_xbar_0_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0_5 |      4(0.01%) |      3(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_master_slots[0].reg_slice_mi                                          |                                    design_1_xbar_0_axi_register_slice_v2_1_20_axi_register_slice |     64(0.12%) |     64(0.12%) |  0(0.00%) |     0(0.00%) |    142(0.13%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               b.b_pipe                                                                |                 design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1_3 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               r.r_pipe                                                                |                 design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2_4 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |    136(0.13%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                              |                                   design_1_xbar_0_axi_crossbar_v2_1_21_wdata_mux__parameterized0 |     12(0.02%) |     11(0.02%) |  0(0.00%) |     1(0.01%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                   |                          design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1 |     12(0.02%) |     11(0.02%) |  0(0.00%) |     1(0.01%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                               |                          design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                        |                                  design_1_xbar_0_axi_data_fifo_v2_1_19_ndeep_srl__parameterized1 |      3(0.01%) |      2(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_master_slots[1].reg_slice_mi                                          |                                  design_1_xbar_0_axi_register_slice_v2_1_20_axi_register_slice_1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               b.b_pipe                                                                |                   design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               r.r_pipe                                                                |                   design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                           |                                               design_1_xbar_0_axi_crossbar_v2_1_21_si_transactor |     25(0.05%) |     25(0.05%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                          |                               design_1_xbar_0_axi_crossbar_v2_1_21_si_transactor__parameterized0 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                            |                                                    design_1_xbar_0_axi_crossbar_v2_1_21_splitter |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                            |                                                design_1_xbar_0_axi_crossbar_v2_1_21_wdata_router |     18(0.03%) |     17(0.03%) |  0(0.00%) |     1(0.01%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               wrouter_aw_fifo                                                         |                                          design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo |     18(0.03%) |     17(0.03%) |  0(0.00%) |     1(0.01%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (wrouter_aw_fifo)                                                     |                                          design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                        |                                  design_1_xbar_0_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0 |      5(0.01%) |      4(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             splitter_aw_mi                                                            |                                                  design_1_xbar_0_axi_crossbar_v2_1_21_splitter_2 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|     hier_0                                                                            |                                                                                hier_0_imp_MHUNTD | 19009(35.73%) | 14802(27.82%) | 12(0.07%) | 4195(24.11%) | 28684(26.96%) | 24(17.14%) | 11(3.93%) |     1(0.45%) |
|       axi_dma_0                                                                       |                                                                             design_1_axi_dma_0_0 |   1416(2.66%) |   1297(2.44%) | 12(0.07%) |   107(0.61%) |   2094(1.97%) |   4(2.86%) |  2(0.71%) |     0(0.00%) |
|         U0                                                                            |                                                                     design_1_axi_dma_0_0_axi_dma |   1416(2.66%) |   1297(2.44%) | 12(0.07%) |   107(0.61%) |   2094(1.97%) |   4(2.86%) |  2(0.71%) |     0(0.00%) |
|           (U0)                                                                        |                                                                     design_1_axi_dma_0_0_axi_dma |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                              |                                                           design_1_axi_dma_0_0_axi_dma_mm2s_mngr |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     76(0.07%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)                          |                                                           design_1_axi_dma_0_0_axi_dma_mm2s_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                   |                                                         design_1_axi_dma_0_0_axi_dma_smple_sm_31 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                        |                                                      design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                      |                                                       design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                              |                                                           design_1_axi_dma_0_0_axi_dma_s2mm_mngr |     29(0.05%) |     29(0.05%) |  0(0.00%) |     0(0.00%) |    104(0.10%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)                          |                                                           design_1_axi_dma_0_0_axi_dma_s2mm_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                   |                                                            design_1_axi_dma_0_0_axi_dma_smple_sm |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                        |                                                      design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     35(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                      |                                                       design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           I_AXI_DMA_REG_MODULE                                                        |                                                          design_1_axi_dma_0_0_axi_dma_reg_module |    152(0.29%) |    152(0.29%) |  0(0.00%) |     0(0.00%) |    265(0.25%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                             |                                                             design_1_axi_dma_0_0_axi_dma_lite_if |    121(0.23%) |    121(0.23%) |  0(0.00%) |     0(0.00%) |     85(0.08%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                    |                                                            design_1_axi_dma_0_0_axi_dma_register |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |     90(0.08%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                    |                                                       design_1_axi_dma_0_0_axi_dma_register_s2mm |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     90(0.08%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           I_PRMRY_DATAMOVER                                                           |                                                               design_1_axi_dma_0_0_axi_datamover |   1205(2.27%) |   1086(2.04%) | 12(0.07%) |   107(0.61%) |   1611(1.51%) |   4(2.86%) |  2(0.71%) |     0(0.00%) |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                         |                                                design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap |    403(0.76%) |    368(0.69%) |  0(0.00%) |    35(0.20%) |    505(0.47%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                        |                                                   design_1_axi_dma_0_0_axi_datamover_skid_buf_13 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     72(0.07%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                             |                                                         design_1_axi_dma_0_0_axi_datamover_rd_sf |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     75(0.07%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                 (GEN_INCLUDE_MM2S_SF.I_RD_SF)                                         |                                                         design_1_axi_dma_0_0_axi_datamover_rd_sf |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 I_DATA_FIFO                                                           |                                                  design_1_axi_dma_0_0_axi_datamover_sfifo_autord |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                         |                                                                design_1_axi_dma_0_0_sync_fifo_fg |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                     |                                                                design_1_axi_dma_0_0_sync_fifo_fg |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                              |                                                               design_1_axi_dma_0_0_xpm_fifo_sync |     41(0.08%) |     41(0.08%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                              |                                                               design_1_axi_dma_0_0_xpm_fifo_base |     41(0.08%) |     41(0.08%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                          |                                                               design_1_axi_dma_0_0_xpm_fifo_base |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gen_fwft.rdpp1_inst                                           |                                         design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_23 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                               |                                                             design_1_axi_dma_0_0_xpm_memory_base |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                         rdp_inst                                                      |                                         design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_24 |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                    |                                         design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_25 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                   |                                                         design_1_axi_dma_0_0_xpm_fifo_reg_bit_26 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                      |                                         design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_27 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                    |                                         design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_28 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                             |                                                             design_1_axi_dma_0_0_xpm_fifo_rst_30 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                         |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                                     |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                            |                                                  design_1_axi_dma_0_0_srl_fifo_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                  |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                              |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                         |                                                    design_1_axi_dma_0_0_cntr_incr_decr_addn_f_22 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               I_ADDR_CNTL                                                             |                                                     design_1_axi_dma_0_0_axi_datamover_addr_cntl |     33(0.06%) |     10(0.02%) |  0(0.00%) |    23(0.13%) |     55(0.05%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (I_ADDR_CNTL)                                                         |                                                     design_1_axi_dma_0_0_axi_datamover_addr_cntl |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                        |                                       design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |     32(0.06%) |      9(0.02%) |  0(0.00%) |    23(0.13%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                    |                                       design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                            |                                                               design_1_axi_dma_0_0_srl_fifo_f_18 |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                  |                                                           design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                              |                                                           design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                         |                                                    design_1_axi_dma_0_0_cntr_incr_decr_addn_f_20 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                    |                                                               design_1_axi_dma_0_0_dynshreg_f_21 |     25(0.05%) |      2(0.01%) |  0(0.00%) |    23(0.13%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               I_CMD_STATUS                                                            |                                                    design_1_axi_dma_0_0_axi_datamover_cmd_status |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                    |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 I_CMD_FIFO                                                            |                                                       design_1_axi_dma_0_0_axi_datamover_fifo_16 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               I_MSTR_PCC                                                              |                                                           design_1_axi_dma_0_0_axi_datamover_pcc |    200(0.38%) |    200(0.38%) |  0(0.00%) |     0(0.00%) |    183(0.17%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (I_MSTR_PCC)                                                          |                                                           design_1_axi_dma_0_0_axi_datamover_pcc |    199(0.37%) |    199(0.37%) |  0(0.00%) |     0(0.00%) |    183(0.17%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 I_STRT_STRB_GEN                                                       |                                                     design_1_axi_dma_0_0_axi_datamover_strb_gen2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               I_RD_DATA_CNTL                                                          |                                                   design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     60(0.11%) |     48(0.09%) |  0(0.00%) |    12(0.07%) |     43(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (I_RD_DATA_CNTL)                                                      |                                                   design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     23(0.04%) |     23(0.04%) |  0(0.00%) |     0(0.00%) |     37(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                   |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |     38(0.07%) |     26(0.05%) |  0(0.00%) |    12(0.07%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                               |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                            |                                                  design_1_axi_dma_0_0_srl_fifo_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |    12(0.07%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                  |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |    12(0.07%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                              |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                         |                                                    design_1_axi_dma_0_0_cntr_incr_decr_addn_f_15 |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                    |                                                  design_1_axi_dma_0_0_dynshreg_f__parameterized0 |     19(0.04%) |      7(0.01%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               I_RD_STATUS_CNTLR                                                       |                                                design_1_axi_dma_0_0_axi_datamover_rd_status_cntl |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               I_RESET                                                                 |                                                      design_1_axi_dma_0_0_axi_datamover_reset_14 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                         |                                                design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap |    802(1.51%) |    718(1.35%) | 12(0.07%) |    72(0.41%) |   1106(1.04%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                   |                                                      design_1_axi_dma_0_0_axi_datamover_skid_buf |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     80(0.08%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                     |                                                     design_1_axi_dma_0_0_axi_datamover_indet_btt |    163(0.31%) |    151(0.28%) | 12(0.07%) |     0(0.00%) |    227(0.21%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                 (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                                 |                                                     design_1_axi_dma_0_0_axi_datamover_indet_btt |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                 |                                      design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     86(0.08%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 I_DATA_FIFO                                                           |                                  design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                         |                                                design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                     |                                                design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                              |                                               design_1_axi_dma_0_0_xpm_fifo_sync__parameterized3 |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                              |                                               design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                          |                                               design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                               |                                             design_1_axi_dma_0_0_xpm_memory_base__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                         rdp_inst                                                      |                                            design_1_axi_dma_0_0_xpm_counter_updn__parameterized2 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                    |                                            design_1_axi_dma_0_0_xpm_counter_updn__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                   |                                                          design_1_axi_dma_0_0_xpm_fifo_reg_bit_9 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                      |                                         design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_10 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                    |                                         design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_11 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                             |                                                             design_1_axi_dma_0_0_xpm_fifo_rst_12 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 I_XD_FIFO                                                             |                                  design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 |     66(0.12%) |     54(0.10%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                     |                                                design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     66(0.12%) |     54(0.10%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                 |                                                design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                              |                                               design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1 |     50(0.09%) |     38(0.07%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                              |                                               design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |     50(0.09%) |     38(0.07%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                          |                                               design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gen_fwft.rdpp1_inst                                           |                                            design_1_axi_dma_0_0_xpm_counter_updn__parameterized1 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                               |                                             design_1_axi_dma_0_0_xpm_memory_base__parameterized0 |     12(0.02%) |      0(0.00%) | 12(0.07%) |     0(0.00%) |     26(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rdp_inst                                                      |                                            design_1_axi_dma_0_0_xpm_counter_updn__parameterized6 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                    |                                            design_1_axi_dma_0_0_xpm_counter_updn__parameterized7 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                   |                                                            design_1_axi_dma_0_0_xpm_fifo_reg_bit |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                      |                                          design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_6 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                    |                                          design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_7 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                             |                                                                design_1_axi_dma_0_0_xpm_fifo_rst |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                   |                                                        design_1_axi_dma_0_0_axi_datamover_ibttcc |    167(0.31%) |    167(0.31%) |  0(0.00%) |     0(0.00%) |    254(0.24%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                  |                                                  design_1_axi_dma_0_0_axi_datamover_s2mm_realign |    213(0.40%) |    191(0.36%) |  0(0.00%) |    22(0.13%) |    190(0.18%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                              |                                                  design_1_axi_dma_0_0_axi_datamover_s2mm_realign |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                    |                                                  design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |    181(0.34%) |    176(0.33%) |  0(0.00%) |     5(0.03%) |    176(0.17%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                                |                                                  design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |     83(0.16%) |     83(0.16%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   I_MSSAI_SKID_BUF                                                    |                                                design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf |     61(0.11%) |     61(0.11%) |  0(0.00%) |     0(0.00%) |     83(0.08%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   I_TSTRB_FIFO                                                        |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |     20(0.04%) |     15(0.03%) |  0(0.00%) |     5(0.03%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     (I_TSTRB_FIFO)                                                    |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                          |                                                  design_1_axi_dma_0_0_srl_fifo_f__parameterized5 |     18(0.03%) |     13(0.02%) |  0(0.00%) |     5(0.03%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       I_SRL_FIFO_RBU_F                                                |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |     18(0.03%) |     13(0.02%) |  0(0.00%) |     5(0.03%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         (I_SRL_FIFO_RBU_F)                                            |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         CNTR_INCR_DECR_ADDN_F_I                                       |                                       design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         DYNSHREG_F_I                                                  |                                                  design_1_axi_dma_0_0_dynshreg_f__parameterized5 |      9(0.02%) |      4(0.01%) |  0(0.00%) |     5(0.03%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   SLICE_INSERTION                                                     |                                                         design_1_axi_dma_0_0_axi_datamover_slice |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 I_DRE_CNTL_FIFO                                                       |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |     31(0.06%) |     14(0.03%) |  0(0.00%) |    17(0.10%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (I_DRE_CNTL_FIFO)                                                   |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                            |                                                  design_1_axi_dma_0_0_srl_fifo_f__parameterized4 |     29(0.05%) |     12(0.02%) |  0(0.00%) |    17(0.10%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                  |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |     29(0.05%) |     12(0.02%) |  0(0.00%) |    17(0.10%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                              |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                         |                                                     design_1_axi_dma_0_0_cntr_incr_decr_addn_f_5 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                    |                                                  design_1_axi_dma_0_0_dynshreg_f__parameterized4 |     25(0.05%) |      8(0.02%) |  0(0.00%) |    17(0.10%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               I_ADDR_CNTL                                                             |                                     design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |     32(0.06%) |      9(0.02%) |  0(0.00%) |    23(0.13%) |     53(0.05%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (I_ADDR_CNTL)                                                         |                                     design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     47(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                        |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |     31(0.06%) |      8(0.02%) |  0(0.00%) |    23(0.13%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                    |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                            |                                                                  design_1_axi_dma_0_0_srl_fifo_f |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                  |                                                              design_1_axi_dma_0_0_srl_fifo_rbu_f |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                              |                                                              design_1_axi_dma_0_0_srl_fifo_rbu_f |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                         |                                                     design_1_axi_dma_0_0_cntr_incr_decr_addn_f_4 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                    |                                                                  design_1_axi_dma_0_0_dynshreg_f |     25(0.05%) |      2(0.01%) |  0(0.00%) |    23(0.13%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               I_CMD_STATUS                                                            |                                    design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     97(0.09%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                    |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     34(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 I_CMD_FIFO                                                            |                                                          design_1_axi_dma_0_0_axi_datamover_fifo |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               I_RESET                                                                 |                                                         design_1_axi_dma_0_0_axi_datamover_reset |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               I_S2MM_MMAP_SKID_BUF                                                    |                                                   design_1_axi_dma_0_0_axi_datamover_skid2mm_buf |     40(0.08%) |     40(0.08%) |  0(0.00%) |     0(0.00%) |     78(0.07%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               I_WR_DATA_CNTL                                                          |                                                   design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     83(0.16%) |     74(0.14%) |  0(0.00%) |     9(0.05%) |     66(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (I_WR_DATA_CNTL)                                                      |                                                   design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                   |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |     35(0.07%) |     26(0.05%) |  0(0.00%) |     9(0.05%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                               |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                            |                                                  design_1_axi_dma_0_0_srl_fifo_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |     9(0.05%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                  |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |     9(0.05%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                              |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                         |                                                       design_1_axi_dma_0_0_cntr_incr_decr_addn_f |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                    |                                                  design_1_axi_dma_0_0_dynshreg_f__parameterized6 |     17(0.03%) |      8(0.02%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               I_WR_STATUS_CNTLR                                                       |                                                design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |     54(0.10%) |     36(0.07%) |  0(0.00%) |    18(0.10%) |     58(0.05%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (I_WR_STATUS_CNTLR)                                                   |                                                design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     43(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                       |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |     30(0.06%) |     14(0.03%) |  0(0.00%) |    16(0.09%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)                   |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                            |                                                  design_1_axi_dma_0_0_srl_fifo_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |    16(0.09%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                  |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |    16(0.09%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                              |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                         |                                     design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                    |                                                  design_1_axi_dma_0_0_dynshreg_f__parameterized3 |     23(0.04%) |      7(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 I_WRESP_STATUS_FIFO                                                   |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |     19(0.04%) |     17(0.03%) |  0(0.00%) |     2(0.01%) |      8(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (I_WRESP_STATUS_FIFO)                                               |                                          design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                            |                                                  design_1_axi_dma_0_0_srl_fifo_f__parameterized2 |     15(0.03%) |     13(0.02%) |  0(0.00%) |     2(0.01%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                  |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |     15(0.03%) |     13(0.02%) |  0(0.00%) |     2(0.01%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                              |                                              design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                         |                                       design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                    |                                                  design_1_axi_dma_0_0_dynshreg_f__parameterized2 |      4(0.01%) |      2(0.01%) |  0(0.00%) |     2(0.01%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           I_RST_MODULE                                                                |                                                          design_1_axi_dma_0_0_axi_dma_rst_module |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (I_RST_MODULE)                                                            |                                                          design_1_axi_dma_0_0_axi_dma_rst_module |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             GEN_RESET_FOR_MM2S.RESET_I                                                |                                                               design_1_axi_dma_0_0_axi_dma_reset |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     15(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             GEN_RESET_FOR_S2MM.RESET_I                                                |                                                             design_1_axi_dma_0_0_axi_dma_reset_1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     13(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             REG_HRD_RST                                                               |                                                                    design_1_axi_dma_0_0_cdc_sync |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             REG_HRD_RST_OUT                                                           |                                                                  design_1_axi_dma_0_0_cdc_sync_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|       myproject_axi_0                                                                 |                                                                       design_1_myproject_axi_0_0 | 17593(33.07%) | 13505(25.39%) |  0(0.00%) | 4088(23.49%) | 26590(24.99%) | 20(14.29%) |  9(3.21%) |     1(0.45%) |
|         inst                                                                          |                                                         design_1_myproject_axi_0_0_myproject_axi | 17593(33.07%) | 13505(25.39%) |  0(0.00%) | 4088(23.49%) | 26590(24.99%) | 20(14.29%) |  9(3.21%) |     1(0.45%) |
|           (inst)                                                                      |                                                         design_1_myproject_axi_0_0_myproject_axi |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           Block_myproject_axi_exit52_proc_U0                                          |                                       design_1_myproject_axi_0_0_Block_myproject_axi_exit52_proc |     41(0.08%) |     41(0.08%) |  0(0.00%) |     0(0.00%) |     81(0.08%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           Loop_1_proc225_U0                                                           |                                                        design_1_myproject_axi_0_0_Loop_1_proc225 |    280(0.53%) |    280(0.53%) |  0(0.00%) |     0(0.00%) |    260(0.24%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (Loop_1_proc225_U0)                                                       |                                                        design_1_myproject_axi_0_0_Loop_1_proc225 |    104(0.20%) |    104(0.20%) |  0(0.00%) |     0(0.00%) |    122(0.11%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             myproject_axi_fpext_32ns_64_2_1_U1                                        |                                       design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_2_1 |    146(0.27%) |    146(0.27%) |  0(0.00%) |     0(0.00%) |     68(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (myproject_axi_fpext_32ns_64_2_1_U1)                                    |                                       design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_2_1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     68(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               myproject_axi_ap_fpext_0_no_dsp_32_u                                    |                                    design_1_myproject_axi_0_0_myproject_axi_ap_fpext_0_no_dsp_32 |    146(0.27%) |    146(0.27%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (myproject_axi_ap_fpext_0_no_dsp_32_u)                                |                                    design_1_myproject_axi_0_0_myproject_axi_ap_fpext_0_no_dsp_32 |    108(0.20%) |    108(0.20%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 U0                                                                    |                                                 design_1_myproject_axi_0_0_floating_point_v7_1_9 |     38(0.07%) |     38(0.07%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   i_synth                                                             |                                             design_1_myproject_axi_0_0_floating_point_v7_1_9_viv |     38(0.07%) |     38(0.07%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     (i_synth)                                                         |                                             design_1_myproject_axi_0_0_floating_point_v7_1_9_viv |     32(0.06%) |     32(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     FLT_TO_FLT_OP.SPD.OP                                              |                                                       design_1_myproject_axi_0_0_flt_to_flt_conv |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       EXP                                                             |                                                   design_1_myproject_axi_0_0_flt_to_flt_conv_exp |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         COND_DET                                                      |                                                        design_1_myproject_axi_0_0_special_detect |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                |                                                         design_1_myproject_axi_0_0_compare_eq_im |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             CARRY_ZERO_DET                                            |                                                           design_1_myproject_axi_0_0_carry_chain |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regslice_both_in_data_U                                                   |                                     design_1_myproject_axi_0_0_regslice_both__parameterized0_624 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                               |                                              design_1_myproject_axi_0_0_ibuf__parameterized0_628 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               obuf_inst                                                               |                                              design_1_myproject_axi_0_0_obuf__parameterized0_629 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regslice_both_in_last_V_U                                                 |                                                     design_1_myproject_axi_0_0_regslice_both_625 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                               |                                                              design_1_myproject_axi_0_0_ibuf_626 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               obuf_inst                                                               |                                                              design_1_myproject_axi_0_0_obuf_627 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           Loop_2_proc_U0                                                              |                                                           design_1_myproject_axi_0_0_Loop_2_proc |    151(0.28%) |    151(0.28%) |  0(0.00%) |     0(0.00%) |    134(0.13%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (Loop_2_proc_U0)                                                          |                                                           design_1_myproject_axi_0_0_Loop_2_proc |    104(0.20%) |    104(0.20%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regslice_both_out_data_U                                                  |                                         design_1_myproject_axi_0_0_regslice_both__parameterized0 |     42(0.08%) |     42(0.08%) |  0(0.00%) |     0(0.00%) |     64(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (regslice_both_out_data_U)                                              |                                         design_1_myproject_axi_0_0_regslice_both__parameterized0 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                               |                                                  design_1_myproject_axi_0_0_ibuf__parameterized0 |     35(0.07%) |     35(0.07%) |  0(0.00%) |     0(0.00%) |     31(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               obuf_inst                                                               |                                                  design_1_myproject_axi_0_0_obuf__parameterized0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     31(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regslice_both_out_last_V_U                                                |                                                         design_1_myproject_axi_0_0_regslice_both |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                               |                                                                  design_1_myproject_axi_0_0_ibuf |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               obuf_inst                                                               |                                                                  design_1_myproject_axi_0_0_obuf |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           in_local_V_data_0_V_U                                                       |                                                       design_1_myproject_axi_0_0_fifo_w8_d3072_A |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     56(0.05%) |   1(0.71%) |  0(0.00%) |     0(0.00%) |
|           in_local_V_data_1_V_U                                                       |                                                     design_1_myproject_axi_0_0_fifo_w8_d3072_A_0 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     56(0.05%) |   1(0.71%) |  0(0.00%) |     0(0.00%) |
|           in_local_V_data_2_V_U                                                       |                                                     design_1_myproject_axi_0_0_fifo_w8_d3072_A_1 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     56(0.05%) |   1(0.71%) |  0(0.00%) |     0(0.00%) |
|           is_last_0_i_loc_channel_U                                                   |                                                          design_1_myproject_axi_0_0_fifo_w1_d2_A |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (is_last_0_i_loc_channel_U)                                               |                                                          design_1_myproject_axi_0_0_fifo_w1_d2_A |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w1_d2_A_ram                                                        |                                                 design_1_myproject_axi_0_0_fifo_w1_d2_A_shiftReg |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           myproject_U0                                                                |                                                             design_1_myproject_axi_0_0_myproject | 16641(31.28%) | 12593(23.67%) |  0(0.00%) | 4048(23.26%) | 25653(24.11%) | 17(12.14%) |  9(3.21%) |     1(0.45%) |
|             (myproject_U0)                                                            |                                                             design_1_myproject_axi_0_0_myproject |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             conv_2d_cl_array_array_ap_fixed_32u_config10_U0                           |                        design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config10_s |   1989(3.74%) |   1733(3.26%) |  0(0.00%) |   256(1.47%) |   3429(3.22%) |   4(2.86%) |  2(0.71%) |     0(0.00%) |
|               (conv_2d_cl_array_array_ap_fixed_32u_config10_U0)                       |                        design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config10_s |   1028(1.93%) |   1028(1.93%) |  0(0.00%) |     0(0.00%) |   3423(3.22%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               call_ret_shift_line_buffer_array_ap_fixed_32u_config10_s_fu_4916        |                       design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config10_s |    257(0.48%) |      1(0.01%) |  0(0.00%) |   256(1.47%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_0_U                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_496 |      5(0.01%) |      1(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_623 |      5(0.01%) |      1(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_10_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_497 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_622 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_11_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_498 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_621 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_12_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_499 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_620 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_13_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_500 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_619 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_14_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_501 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_618 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_15_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_502 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_617 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_16_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_503 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_616 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_17_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_504 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_615 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_18_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_505 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_614 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_19_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_506 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_613 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_1_U                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_507 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_612 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_20_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_508 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_611 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_21_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_509 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_610 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_22_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_510 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_609 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_23_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_511 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_608 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_24_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_512 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_607 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_25_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_513 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_606 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_26_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_514 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_605 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_27_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_515 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_604 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_28_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_516 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_603 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_29_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_517 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_602 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_2_U                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_518 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_601 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_30_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_519 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_600 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_31_U                                            |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_520 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_599 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_3_U                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_521 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_598 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_4_U                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_522 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_597 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_5_U                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_523 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_596 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_6_U                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_524 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_595 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_7_U                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_525 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_594 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_8_U                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_526 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_593 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_0_9_U                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_527 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_592 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_0_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_528 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_591 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_10_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_529 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_590 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_11_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_530 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_589 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_12_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_531 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_588 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_13_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_532 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_587 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_14_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_533 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_586 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_15_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_534 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_585 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_16_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_535 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_584 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_17_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_536 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_583 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_18_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_537 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_582 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_19_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_538 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_581 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_1_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_539 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_580 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_20_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_540 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_579 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_21_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_541 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_578 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_22_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_542 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_577 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_23_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_543 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_576 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_24_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_544 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_575 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_25_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_545 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_574 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_26_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_546 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_573 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_27_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_547 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_572 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_28_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_548 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_571 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_29_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_549 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_570 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_2_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_550 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_569 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_30_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_551 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_568 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_31_U                                         |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_552 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_567 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_3_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_553 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_566 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_4_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_554 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_565 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_5_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_555 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_564 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_6_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_556 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_563 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_7_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_557 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_562 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_8_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_558 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_561 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1181_9_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_559 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_560 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_325_14_1_1_U723                                       |                                      design_1_myproject_axi_0_0_myproject_axi_mux_325_14_1_1_493 |    126(0.24%) |    126(0.24%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               outidx_U                                                                |             design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_494 |    516(0.97%) |    516(0.97%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                 conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U           |         design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_495 |    516(0.97%) |    516(0.97%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|               w8_V_U                                                                  |                   design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V |     65(0.12%) |     65(0.12%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                 conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V_rom_U             |               design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config10_s_w8_V_rom |     65(0.12%) |     65(0.12%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|             conv_2d_cl_array_array_ap_fixed_32u_config4_U0                            |                         design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config4_s |   1209(2.27%) |   1161(2.18%) |  0(0.00%) |    48(0.28%) |   1325(1.25%) |   0(0.00%) |  2(0.71%) |     1(0.45%) |
|               (conv_2d_cl_array_array_ap_fixed_32u_config4_U0)                        |                         design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config4_s |    523(0.98%) |    523(0.98%) |  0(0.00%) |     0(0.00%) |   1325(1.25%) |   0(0.00%) |  0(0.00%) |     1(0.45%) |
|               call_ret_shift_line_buffer_array_ap_ufixed_3u_config4_s_fu_4221         |                        design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s |     48(0.09%) |      0(0.00%) |  0(0.00%) |    48(0.28%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_2_0_0_U                                           |          design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core_492 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_2_0_1_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_483 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core_491 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_2_0_2_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_484 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core_490 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_2_1_0_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_485 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core_489 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_2_1_1_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_486 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core_488 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_2_1_2_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_487 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core_U |     design_1_myproject_axi_0_0_shift_line_buffer_array_ap_ufixed_3u_config4_s_line_buffebkb_core |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_325_14_1_1_U37                                        |                                      design_1_myproject_axi_0_0_myproject_axi_mux_325_14_1_1_482 |    126(0.24%) |    126(0.24%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               outidx4_U                                                               |                 design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4 |    508(0.95%) |    508(0.95%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  1(0.36%) |     0(0.00%) |
|                 conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom_U           |             design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config4_s_outidx4_rom |    508(0.95%) |    508(0.95%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  1(0.36%) |     0(0.00%) |
|               w2_V_U                                                                  |                    design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  1(0.36%) |     0(0.00%) |
|                 conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V_rom_U              |                design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config4_s_w2_V_rom |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  1(0.36%) |     0(0.00%) |
|             conv_2d_cl_array_array_ap_fixed_32u_config7_U0                            |                         design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config7_s |   1967(3.70%) |   1711(3.22%) |  0(0.00%) |   256(1.47%) |   3427(3.22%) |   4(2.86%) |  2(0.71%) |     0(0.00%) |
|               (conv_2d_cl_array_array_ap_fixed_32u_config7_U0)                        |                         design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config7_s |   1007(1.89%) |   1007(1.89%) |  0(0.00%) |     0(0.00%) |   3423(3.22%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               call_ret_shift_line_buffer_array_ap_fixed_32u_config7_s_fu_4922         |                        design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s |    257(0.48%) |      1(0.01%) |  0(0.00%) |   256(1.47%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_0_U                                           |          design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi |      5(0.01%) |      1(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_481 |      5(0.01%) |      1(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_10_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_356 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_480 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_11_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_357 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_479 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_12_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_358 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_478 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_13_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_359 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_477 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_14_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_360 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_476 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_15_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_361 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_475 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_16_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_362 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_474 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_17_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_363 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_473 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_18_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_364 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_472 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_19_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_365 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_471 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_1_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_366 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_470 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_20_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_367 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_469 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_21_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_368 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_468 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_22_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_369 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_467 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_23_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_370 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_466 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_24_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_371 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_465 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_25_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_372 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_464 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_26_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_373 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_463 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_27_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_374 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_462 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_28_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_375 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_461 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_29_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_376 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_460 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_2_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_377 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_459 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_30_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_378 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_458 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_31_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_379 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_457 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_3_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_380 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_456 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_4_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_381 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_455 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_5_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_382 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_454 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_6_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_383 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_453 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_7_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_384 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_452 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_8_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_385 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_451 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_0_9_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_386 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_450 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_0_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_387 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_449 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_10_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_388 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_448 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_11_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_389 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_447 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_12_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_390 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_446 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_13_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_391 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_445 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_14_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_392 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_444 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_15_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_393 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_443 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_16_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_394 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_442 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_17_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_395 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_441 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_18_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_396 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_440 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_19_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_397 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_439 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_1_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_398 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_438 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_20_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_399 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_437 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_21_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_400 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_436 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_22_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_401 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_435 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_23_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_402 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_434 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_24_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_403 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_433 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_25_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_404 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_432 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_26_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_405 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_431 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_27_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_406 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_430 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_28_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_407 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_429 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_29_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_408 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_428 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_2_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_409 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_427 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_30_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_410 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_426 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_31_U                                          |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_411 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_425 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_3_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_412 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_424 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_4_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_413 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_423 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_5_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_414 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_422 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_6_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_415 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_421 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_7_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_416 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_420 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_8_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_417 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_419 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 line_buffer_Array_V_1_1_9_U                                           |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_418 |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core_U |     design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_32u_config7_s_line_buffehbi_core |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_325_14_1_1_U366                                       |                                          design_1_myproject_axi_0_0_myproject_axi_mux_325_14_1_1 |    126(0.24%) |    126(0.24%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               outidx2_U                                                               |                 design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2 |    529(0.99%) |    529(0.99%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                 conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom_U           |             design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config7_s_outidx2_rom |    529(0.99%) |    529(0.99%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|               w5_V_U                                                                  |                    design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|                 conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V_rom_U              |                design_1_myproject_axi_0_0_conv_2d_cl_array_array_ap_fixed_32u_config7_s_w5_V_rom |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   2(1.43%) |  1(0.36%) |     0(0.00%) |
|             dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0                      |                   design_1_myproject_axi_0_0_dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s |   4797(9.02%) |   4797(9.02%) |  0(0.00%) |     0(0.00%) | 15719(14.77%) |   9(6.43%) |  0(0.00%) |     0(0.00%) |
|               (dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_U0)                  |                   design_1_myproject_axi_0_0_dense_array_array_ap_fixed_8_6_5_3_0_10u_config12_s |     91(0.17%) |     91(0.17%) |  0(0.00%) |     0(0.00%) | 15380(14.45%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565        |                  design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s |   4706(8.85%) |   4706(8.85%) |  0(0.00%) |     0(0.00%) |    339(0.32%) |   9(6.43%) |  0(0.00%) |     0(0.00%) |
|                 (grp_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_fu_8565)    |                  design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s |    233(0.44%) |    233(0.44%) |  0(0.00%) |     0(0.00%) |    339(0.32%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 myproject_axi_mux_204811_8_1_1_U789                                   |                                        design_1_myproject_axi_0_0_myproject_axi_mux_204811_8_1_1 |   4112(7.73%) |   4112(7.73%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 outidx_1_U                                                            |          design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv |    330(0.62%) |    330(0.62%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   4(2.86%) |  0(0.00%) |     0(0.00%) |
|                   dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram_U  |      design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_outiclv_ram |    330(0.62%) |    330(0.62%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   4(2.86%) |  0(0.00%) |     0(0.00%) |
|                 w12_V_U                                                               |            design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V |     39(0.07%) |     39(0.07%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   5(3.57%) |  0(0.00%) |     0(0.00%) |
|                   dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom_U    |        design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_ap_fixed_8_6_5_3_0_config12_s_w12_V_rom |     39(0.07%) |     39(0.07%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   5(3.57%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_0_V_U                                                  |                                                         design_1_myproject_axi_0_0_fifo_w8_d64_A |     31(0.06%) |     15(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_0_V_U)                                              |                                                         design_1_myproject_axi_0_0_fifo_w8_d64_A |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_355 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_10_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_38 |     32(0.06%) |     16(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_10_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_38 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_354 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_11_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_39 |     31(0.06%) |     15(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_11_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_39 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_353 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_12_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_40 |     32(0.06%) |     16(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_12_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_40 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_352 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_13_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_41 |     32(0.06%) |     16(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_13_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_41 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_351 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_14_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_42 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_14_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_42 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_350 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_15_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_43 |     32(0.06%) |     16(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_15_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_43 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_349 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_16_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_44 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_16_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_44 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_348 |     18(0.03%) |      4(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_17_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_45 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_17_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_45 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_347 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_18_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_46 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_18_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_46 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_346 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_19_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_47 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_19_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_47 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_345 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_1_V_U                                                  |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_48 |     31(0.06%) |     15(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_1_V_U)                                              |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_48 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_344 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_20_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_49 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_20_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_49 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_343 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_21_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_50 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_21_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_50 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_342 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_22_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_51 |     33(0.06%) |     19(0.04%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_22_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_51 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_341 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_23_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_52 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_23_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_52 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_340 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_24_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_53 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_24_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_53 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_339 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_25_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_54 |     34(0.06%) |     20(0.04%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_25_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_54 |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_338 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_26_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_55 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_26_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_55 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_337 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_27_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_56 |     32(0.06%) |     18(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_27_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_56 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_336 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_28_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_57 |     33(0.06%) |     19(0.04%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_28_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_57 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_335 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_29_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_58 |     32(0.06%) |     18(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_29_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_58 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_334 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_2_V_U                                                  |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_59 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_2_V_U)                                              |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_59 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_333 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_30_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_60 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_30_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_60 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_332 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_31_V_U                                                 |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_61 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_31_V_U)                                             |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_61 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_331 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_3_V_U                                                  |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_62 |     33(0.06%) |     17(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_3_V_U)                                              |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_62 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_330 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_4_V_U                                                  |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_63 |     36(0.07%) |     20(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_4_V_U)                                              |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_63 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_329 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_5_V_U                                                  |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_64 |     32(0.06%) |     16(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_5_V_U)                                              |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_64 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_328 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_6_V_U                                                  |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_65 |     31(0.06%) |     15(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_6_V_U)                                              |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_65 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_327 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_7_V_U                                                  |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_66 |     32(0.06%) |     16(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_7_V_U)                                              |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_66 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_326 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_8_V_U                                                  |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_67 |     32(0.06%) |     16(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_8_V_U)                                              |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_67 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_325 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer10_out_V_data_9_V_U                                                  |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_68 |     34(0.06%) |     18(0.03%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer10_out_V_data_9_V_U)                                              |                                                      design_1_myproject_axi_0_0_fifo_w8_d64_A_68 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_324 |     20(0.04%) |      4(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer14_out_V_data_0_V_U                                                  |                                                       design_1_myproject_axi_0_0_fifo_w8_d1024_A |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     50(0.05%) |   0(0.00%) |  1(0.36%) |     0(0.00%) |
|             layer14_out_V_data_1_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d1024_A_69 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     50(0.05%) |   0(0.00%) |  1(0.36%) |     0(0.00%) |
|             layer14_out_V_data_2_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d1024_A_70 |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     50(0.05%) |   0(0.00%) |  1(0.36%) |     0(0.00%) |
|             layer15_out_V_data_0_V_U                                                  |                                                        design_1_myproject_axi_0_0_fifo_w8_d100_A |     49(0.09%) |     17(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_0_V_U)                                              |                                                        design_1_myproject_axi_0_0_fifo_w8_d100_A |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_323 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_10_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_71 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_10_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_71 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_322 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_11_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_72 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_11_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_72 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_321 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_12_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_73 |     49(0.09%) |     17(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_12_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_73 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_320 |     37(0.07%) |      5(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_13_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_74 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_13_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_74 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_319 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_14_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_75 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_14_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_75 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_318 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_15_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_76 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_15_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_76 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_317 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_16_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_77 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_16_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_77 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_316 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_17_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_78 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_17_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_78 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_315 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_18_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_79 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_18_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_79 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_314 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_19_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_80 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_19_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_80 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_313 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_1_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_81 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_1_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_81 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_312 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_20_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_82 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_20_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_82 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_311 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_21_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_83 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_21_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_83 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_310 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_22_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_84 |     49(0.09%) |     17(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_22_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_84 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_309 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_23_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_85 |     50(0.09%) |     18(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_23_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_85 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_308 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_24_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_86 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_24_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_86 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_307 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_25_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_87 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_25_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_87 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_306 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_26_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_88 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_26_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_88 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_305 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_27_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_89 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_27_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_89 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_304 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_28_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_90 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_28_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_90 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_303 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_29_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_91 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_29_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_91 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_302 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_2_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_92 |     49(0.09%) |     17(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_2_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_92 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_301 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_30_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_93 |     49(0.09%) |     17(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_30_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_93 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_300 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_31_V_U                                                 |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_94 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_31_V_U)                                             |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_94 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_299 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_3_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_95 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_3_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_95 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_298 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_4_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_96 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_4_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_96 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_297 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_5_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_97 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_5_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_97 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_296 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_6_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_98 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_6_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_98 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_295 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_7_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_99 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_7_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d100_A_99 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_294 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_8_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_100 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_8_V_U)                                              |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_100 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_293 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer15_out_V_data_9_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_101 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer15_out_V_data_9_V_U)                                              |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_101 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_292 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_0_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_102 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_0_V_U)                                              |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_102 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_291 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_10_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_103 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_10_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_103 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_290 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_11_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_104 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_11_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_104 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_289 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_12_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_105 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_12_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_105 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_288 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_13_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_106 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_13_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_106 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_287 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_14_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_107 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_14_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_107 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_286 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_15_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_108 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_15_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_108 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_285 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_16_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_109 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_16_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_109 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_284 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_17_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_110 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_17_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_110 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_283 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_18_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_111 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_18_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_111 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_282 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_19_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_112 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_19_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_112 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_281 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_1_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_113 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_1_V_U)                                              |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_113 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_280 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_20_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_114 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_20_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_114 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_279 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_21_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_115 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_21_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_115 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_278 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_22_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_116 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_22_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_116 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_277 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_23_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_117 |     49(0.09%) |     17(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_23_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_117 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_276 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_24_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_118 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_24_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_118 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_275 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_25_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_119 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_25_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_119 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_274 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_26_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_120 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_26_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_120 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_273 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_27_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_121 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_27_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_121 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_272 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_28_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_122 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_28_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_122 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_271 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_29_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_123 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_29_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_123 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_270 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_2_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_124 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_2_V_U)                                              |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_124 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_269 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_30_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_125 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_30_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_125 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_268 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_31_V_U                                                 |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_126 |     50(0.09%) |     18(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_31_V_U)                                             |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_126 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_267 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_3_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_127 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_3_V_U)                                              |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_127 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_266 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_4_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_128 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_4_V_U)                                              |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_128 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_265 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_5_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_129 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_5_V_U)                                              |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_129 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_264 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_6_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_130 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_6_V_U)                                              |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_130 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_263 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_7_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_131 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_7_V_U)                                              |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_131 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_262 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_8_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_132 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_8_V_U)                                              |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_132 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                           design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg_261 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_9_V_U                                                  |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_133 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_9_V_U)                                              |                                                    design_1_myproject_axi_0_0_fifo_w8_d100_A_133 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d100_A_ram                                                    |                                               design_1_myproject_axi_0_0_fifo_w8_d100_A_shiftReg |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_0_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_134 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_0_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_134 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_260 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_10_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_135 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_10_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_135 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_259 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_11_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_136 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_11_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_136 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_258 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_12_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_137 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_12_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_137 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_257 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_13_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_138 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_13_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_138 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_256 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_14_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_139 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_14_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_139 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_255 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_15_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_140 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_15_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_140 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_254 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_16_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_141 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_16_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_141 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_253 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_17_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_142 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_17_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_142 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_252 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_18_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_143 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_18_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_143 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_251 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_19_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_144 |     32(0.06%) |     18(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_19_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_144 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_250 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_1_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_145 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_1_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_145 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_249 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_20_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_146 |     33(0.06%) |     19(0.04%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_20_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_146 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_248 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_21_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_147 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_21_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_147 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_247 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_22_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_148 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_22_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_148 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_246 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_23_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_149 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_23_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_149 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_245 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_24_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_150 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_24_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_150 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_244 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_25_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_151 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_25_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_151 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_243 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_26_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_152 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_26_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_152 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_242 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_27_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_153 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_27_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_153 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_241 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_28_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_154 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_28_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_154 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_240 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_29_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_155 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_29_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_155 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_239 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_2_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_156 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_2_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_156 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_238 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_30_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_157 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_30_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_157 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_237 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_31_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_158 |     31(0.06%) |     17(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_31_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_158 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_236 |     18(0.03%) |      4(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_3_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_159 |     33(0.06%) |     19(0.04%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_3_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_159 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_235 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_4_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_160 |     32(0.06%) |     18(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_4_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_160 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_234 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_5_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_161 |     32(0.06%) |     18(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_5_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_161 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_233 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_6_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_162 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_6_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_162 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_232 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_7_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_163 |     32(0.06%) |     18(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_7_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_163 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_231 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_8_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_164 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_8_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_164 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_230 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer4_out_V_data_9_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_165 |     30(0.06%) |     16(0.03%) |  0(0.00%) |    14(0.08%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer4_out_V_data_9_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_165 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_229 |     17(0.03%) |      3(0.01%) |  0(0.00%) |    14(0.08%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_0_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_166 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_0_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_166 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_228 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_10_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_167 |     36(0.07%) |     20(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_10_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_167 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_227 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_11_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_168 |     36(0.07%) |     20(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_11_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_168 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_226 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_12_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_169 |     37(0.07%) |     21(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_12_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_169 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_225 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_13_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_170 |     36(0.07%) |     20(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_13_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_170 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_224 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_14_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_171 |     37(0.07%) |     21(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_14_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_171 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_223 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_15_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_172 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_15_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_172 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_222 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_16_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_173 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_16_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_173 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_221 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_17_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_174 |     36(0.07%) |     20(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_17_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_174 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_220 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_18_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_175 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_18_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_175 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_219 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_19_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_176 |     36(0.07%) |     20(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_19_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_176 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_218 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_1_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_177 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_1_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_177 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_217 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_20_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_178 |     36(0.07%) |     20(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_20_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_178 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_216 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_21_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_179 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_21_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_179 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_215 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_22_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_180 |     38(0.07%) |     22(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_22_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_180 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_214 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_23_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_181 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_23_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_181 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_213 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_24_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_182 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_24_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_182 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_212 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_25_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_183 |     37(0.07%) |     21(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_25_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_183 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_211 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_26_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_184 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_26_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_184 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_210 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_27_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_185 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_27_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_185 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_209 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_28_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_186 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_28_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_186 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_208 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_29_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_187 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_29_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_187 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_207 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_2_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_188 |     37(0.07%) |     21(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_2_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_188 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_206 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_30_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_189 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_30_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_189 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_205 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_31_V_U                                                  |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_190 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_31_V_U)                                              |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_190 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_204 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_3_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_191 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_3_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_191 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_203 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_4_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_192 |     36(0.07%) |     20(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_4_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_192 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_202 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_5_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_193 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_5_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_193 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_201 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_6_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_194 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_6_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_194 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_200 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_7_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_195 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_7_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_195 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_199 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_8_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_196 |     35(0.07%) |     19(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_8_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_196 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                            design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg_198 |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             layer7_out_V_data_9_V_U                                                   |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_197 |     36(0.07%) |     20(0.04%) |  0(0.00%) |    16(0.09%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (layer7_out_V_data_9_V_U)                                               |                                                     design_1_myproject_axi_0_0_fifo_w8_d64_A_197 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               U_fifo_w8_d64_A_ram                                                     |                                                design_1_myproject_axi_0_0_fifo_w8_d64_A_shiftReg |     24(0.05%) |      8(0.02%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             start_for_conv_2d_cl_array_array_ap_fixed_32u_config10_U0_U               |             design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_array_ap_fixed_32u_config10_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             start_for_conv_2d_cl_array_array_ap_fixed_32u_config4_U0_U                |              design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_array_ap_fixed_32u_config4_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             start_for_conv_2d_cl_array_array_ap_fixed_32u_config7_U0_U                |              design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_array_ap_fixed_32u_config7_U0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_configcmv_U            |          design_1_myproject_axi_0_0_start_for_dense_array_array_ap_fixed_8_6_5_3_0_10u_configcmv |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             start_for_zeropad2d_cl_array_array_ap_fixed_32u_config15_U0_U             |           design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_array_ap_fixed_32u_config15_U0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             start_for_zeropad2d_cl_array_array_ap_fixed_32u_config16_U0_U             |           design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_array_ap_fixed_32u_config16_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             zeropad2d_cl_array_array_ap_fixed_32u_config15_U0                         |                      design_1_myproject_axi_0_0_zeropad2d_cl_array_array_ap_fixed_32u_config15_s |    316(0.59%) |    316(0.59%) |  0(0.00%) |     0(0.00%) |     26(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             zeropad2d_cl_array_array_ap_fixed_32u_config16_U0                         |                      design_1_myproject_axi_0_0_zeropad2d_cl_array_array_ap_fixed_32u_config16_s |     93(0.17%) |     93(0.17%) |  0(0.00%) |     0(0.00%) |     26(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             zeropad2d_cl_array_array_ap_ufixed_3u_config14_U0                         |                      design_1_myproject_axi_0_0_zeropad2d_cl_array_array_ap_ufixed_3u_config14_s |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           out_local_V_data_0_V_U                                                      |                                                         design_1_myproject_axi_0_0_fifo_w8_d10_A |     14(0.03%) |     10(0.02%) |  0(0.00%) |     4(0.02%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (out_local_V_data_0_V_U)                                                  |                                                         design_1_myproject_axi_0_0_fifo_w8_d10_A |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d10_A_ram                                                       |                                             design_1_myproject_axi_0_0_fifo_w8_d10_A_shiftReg_37 |      7(0.01%) |      3(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           out_local_V_data_1_V_U                                                      |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_2 |     14(0.03%) |     10(0.02%) |  0(0.00%) |     4(0.02%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (out_local_V_data_1_V_U)                                                  |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_2 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d10_A_ram                                                       |                                             design_1_myproject_axi_0_0_fifo_w8_d10_A_shiftReg_36 |      6(0.01%) |      2(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           out_local_V_data_2_V_U                                                      |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_3 |     33(0.06%) |     29(0.05%) |  0(0.00%) |     4(0.02%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (out_local_V_data_2_V_U)                                                  |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_3 |     23(0.04%) |     23(0.04%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d10_A_ram                                                       |                                             design_1_myproject_axi_0_0_fifo_w8_d10_A_shiftReg_35 |     10(0.02%) |      6(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           out_local_V_data_3_V_U                                                      |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_4 |     13(0.02%) |      9(0.02%) |  0(0.00%) |     4(0.02%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (out_local_V_data_3_V_U)                                                  |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_4 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d10_A_ram                                                       |                                             design_1_myproject_axi_0_0_fifo_w8_d10_A_shiftReg_34 |      6(0.01%) |      2(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           out_local_V_data_4_V_U                                                      |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_5 |     13(0.02%) |      9(0.02%) |  0(0.00%) |     4(0.02%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (out_local_V_data_4_V_U)                                                  |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_5 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d10_A_ram                                                       |                                             design_1_myproject_axi_0_0_fifo_w8_d10_A_shiftReg_33 |      6(0.01%) |      2(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           out_local_V_data_5_V_U                                                      |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_6 |     14(0.03%) |     10(0.02%) |  0(0.00%) |     4(0.02%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (out_local_V_data_5_V_U)                                                  |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_6 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d10_A_ram                                                       |                                             design_1_myproject_axi_0_0_fifo_w8_d10_A_shiftReg_32 |      6(0.01%) |      2(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           out_local_V_data_6_V_U                                                      |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_7 |     13(0.02%) |      9(0.02%) |  0(0.00%) |     4(0.02%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (out_local_V_data_6_V_U)                                                  |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_7 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d10_A_ram                                                       |                                             design_1_myproject_axi_0_0_fifo_w8_d10_A_shiftReg_31 |      6(0.01%) |      2(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           out_local_V_data_7_V_U                                                      |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_8 |     13(0.02%) |      9(0.02%) |  0(0.00%) |     4(0.02%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (out_local_V_data_7_V_U)                                                  |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_8 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d10_A_ram                                                       |                                             design_1_myproject_axi_0_0_fifo_w8_d10_A_shiftReg_30 |      6(0.01%) |      2(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           out_local_V_data_8_V_U                                                      |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_9 |     13(0.02%) |      9(0.02%) |  0(0.00%) |     4(0.02%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (out_local_V_data_8_V_U)                                                  |                                                       design_1_myproject_axi_0_0_fifo_w8_d10_A_9 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d10_A_ram                                                       |                                             design_1_myproject_axi_0_0_fifo_w8_d10_A_shiftReg_29 |      6(0.01%) |      2(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           out_local_V_data_9_V_U                                                      |                                                      design_1_myproject_axi_0_0_fifo_w8_d10_A_10 |     13(0.02%) |      9(0.02%) |  0(0.00%) |     4(0.02%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (out_local_V_data_9_V_U)                                                  |                                                      design_1_myproject_axi_0_0_fifo_w8_d10_A_10 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d10_A_ram                                                       |                                                design_1_myproject_axi_0_0_fifo_w8_d10_A_shiftReg |      6(0.01%) |      2(0.01%) |  0(0.00%) |     4(0.02%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           start_for_Block_myproject_axi_exit52_proc_U0_U                              |                          design_1_myproject_axi_0_0_start_for_Block_myproject_axi_exit52_proc_U0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           start_for_myproject_U0_U                                                    |                                                design_1_myproject_axi_0_0_start_for_myproject_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           tmp_data_V_0_U                                                              |                                                          design_1_myproject_axi_0_0_fifo_w8_d2_A |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (tmp_data_V_0_U)                                                          |                                                          design_1_myproject_axi_0_0_fifo_w8_d2_A |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d2_A_ram                                                        |                                              design_1_myproject_axi_0_0_fifo_w8_d2_A_shiftReg_28 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           tmp_data_V_1_U                                                              |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_11 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (tmp_data_V_1_U)                                                          |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_11 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d2_A_ram                                                        |                                              design_1_myproject_axi_0_0_fifo_w8_d2_A_shiftReg_27 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           tmp_data_V_2_U                                                              |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_12 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (tmp_data_V_2_U)                                                          |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_12 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d2_A_ram                                                        |                                              design_1_myproject_axi_0_0_fifo_w8_d2_A_shiftReg_26 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           tmp_data_V_3_U                                                              |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_13 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (tmp_data_V_3_U)                                                          |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_13 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d2_A_ram                                                        |                                              design_1_myproject_axi_0_0_fifo_w8_d2_A_shiftReg_25 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           tmp_data_V_4_U                                                              |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_14 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (tmp_data_V_4_U)                                                          |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_14 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d2_A_ram                                                        |                                              design_1_myproject_axi_0_0_fifo_w8_d2_A_shiftReg_24 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           tmp_data_V_5_U                                                              |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_15 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (tmp_data_V_5_U)                                                          |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_15 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d2_A_ram                                                        |                                              design_1_myproject_axi_0_0_fifo_w8_d2_A_shiftReg_23 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           tmp_data_V_6_U                                                              |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_16 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (tmp_data_V_6_U)                                                          |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_16 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d2_A_ram                                                        |                                              design_1_myproject_axi_0_0_fifo_w8_d2_A_shiftReg_22 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           tmp_data_V_7_U                                                              |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_17 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (tmp_data_V_7_U)                                                          |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_17 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d2_A_ram                                                        |                                              design_1_myproject_axi_0_0_fifo_w8_d2_A_shiftReg_21 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           tmp_data_V_8_U                                                              |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_18 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (tmp_data_V_8_U)                                                          |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_18 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d2_A_ram                                                        |                                              design_1_myproject_axi_0_0_fifo_w8_d2_A_shiftReg_20 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           tmp_data_V_9_U                                                              |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_19 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (tmp_data_V_9_U)                                                          |                                                       design_1_myproject_axi_0_0_fifo_w8_d2_A_19 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             U_fifo_w8_d2_A_ram                                                        |                                                 design_1_myproject_axi_0_0_fifo_w8_d2_A_shiftReg |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|     processing_system7_0                                                              |                                                                  design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (processing_system7_0)                                                          |                                                                  design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                            |                       design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|     ps7_0_axi_periph                                                                  |                                                                      design_1_ps7_0_axi_periph_0 |    363(0.68%) |    304(0.57%) |  0(0.00%) |    59(0.34%) |    448(0.42%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|       s00_couplers                                                                    |                                                                          s00_couplers_imp_UYSKKA |    363(0.68%) |    304(0.57%) |  0(0.00%) |    59(0.34%) |    448(0.42%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|         auto_pc                                                                       |                                                                               design_1_auto_pc_0 |    363(0.68%) |    304(0.57%) |  0(0.00%) |    59(0.34%) |    448(0.42%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           inst                                                                        |                         design_1_auto_pc_0_axi_protocol_converter_v2_1_20_axi_protocol_converter |    363(0.68%) |    304(0.57%) |  0(0.00%) |    59(0.34%) |    448(0.42%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                      |                                            design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s |    363(0.68%) |    304(0.57%) |  0(0.00%) |    59(0.34%) |    448(0.42%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                  |                                            design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RD.ar_channel_0                                                         |                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_ar_channel |     77(0.14%) |     77(0.14%) |  0(0.00%) |     0(0.00%) |     83(0.08%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (RD.ar_channel_0)                                                     |                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_ar_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 ar_cmd_fsm_0                                                          |                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                                      |                           design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator_1 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                                  |                           design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator_1 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                          |                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_incr_cmd_2 |     39(0.07%) |     39(0.07%) |  0(0.00%) |     0(0.00%) |     23(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                          |                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wrap_cmd_3 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     43(0.04%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RD.r_channel_0                                                          |                                  design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_r_channel |     60(0.11%) |     15(0.03%) |  0(0.00%) |    45(0.26%) |     24(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (RD.r_channel_0)                                                      |                                  design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_r_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rd_data_fifo_0                                                        |                design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 |     39(0.07%) |      7(0.01%) |  0(0.00%) |    32(0.18%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 transaction_fifo_0                                                    |                design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 |     21(0.04%) |      8(0.02%) |  0(0.00%) |    13(0.07%) |      5(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               SI_REG                                                                  |                                 design_1_auto_pc_0_axi_register_slice_v2_1_20_axi_register_slice |    129(0.24%) |    129(0.24%) |  0(0.00%) |     0(0.00%) |    248(0.23%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 ar.ar_pipe                                                            |                                design_1_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     67(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 aw.aw_pipe                                                            |                              design_1_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice_0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 b.b_pipe                                                              |                design_1_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |     30(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 r.r_pipe                                                              |                design_1_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |     27(0.05%) |     27(0.05%) |  0(0.00%) |     0(0.00%) |     92(0.09%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               WR.aw_channel_0                                                         |                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_aw_channel |     67(0.13%) |     67(0.13%) |  0(0.00%) |     0(0.00%) |     75(0.07%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (WR.aw_channel_0)                                                     |                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_aw_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 aw_cmd_fsm_0                                                          |                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                                      |                             design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                                  |                             design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                          |                                   design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_incr_cmd |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |     19(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                          |                                   design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wrap_cmd |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     35(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|               WR.b_channel_0                                                          |                                  design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_b_channel |     33(0.06%) |     19(0.04%) |  0(0.00%) |    14(0.08%) |     17(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (WR.b_channel_0)                                                      |                                  design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_b_channel |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     13(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 bid_fifo_0                                                            |                                design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo |     19(0.04%) |      7(0.01%) |  0(0.00%) |    12(0.07%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 bresp_fifo_0                                                          |                design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 |      5(0.01%) |      3(0.01%) |  0(0.00%) |     2(0.01%) |      2(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|     rst_ps7_0_100M                                                                    |                                                                        design_1_rst_ps7_0_100M_0 |     16(0.03%) |     15(0.03%) |  0(0.00%) |     1(0.01%) |     33(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|       U0                                                                              |                                                         design_1_rst_ps7_0_100M_0_proc_sys_reset |     16(0.03%) |     15(0.03%) |  0(0.00%) |     1(0.01%) |     33(0.03%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (U0)                                                                          |                                                         design_1_rst_ps7_0_100M_0_proc_sys_reset |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|         EXT_LPF                                                                       |                                                                    design_1_rst_ps7_0_100M_0_lpf |      5(0.01%) |      4(0.01%) |  0(0.00%) |     1(0.01%) |     17(0.02%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (EXT_LPF)                                                                   |                                                                    design_1_rst_ps7_0_100M_0_lpf |      2(0.01%) |      1(0.01%) |  0(0.00%) |     1(0.01%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                   |                                                               design_1_rst_ps7_0_100M_0_cdc_sync |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                   |                                                             design_1_rst_ps7_0_100M_0_cdc_sync_0 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|         SEQ                                                                           |                                                           design_1_rst_ps7_0_100M_0_sequence_psr |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     15(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (SEQ)                                                                       |                                                           design_1_rst_ps7_0_100M_0_sequence_psr |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
|           SEQ_COUNTER                                                                 |                                                                design_1_rst_ps7_0_100M_0_upcnt_n |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |  0(0.00%) |     0(0.00%) |
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------+---------------+-----------+--------------+---------------+------------+-----------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


