\hypertarget{nm__bsp__pic32mz_8c}{}\section{third\+\_\+party/atmel/devices/wilc1000/bsp/source/nm\+\_\+bsp\+\_\+pic32mz.c File Reference}
\label{nm__bsp__pic32mz_8c}\index{third\+\_\+party/atmel/devices/wilc1000/bsp/source/nm\+\_\+bsp\+\_\+pic32mz.\+c@{third\+\_\+party/atmel/devices/wilc1000/bsp/source/nm\+\_\+bsp\+\_\+pic32mz.\+c}}


B\+SP for P\+I\+C32\+MZ microcontrollers.  


{\ttfamily \#include $<$p32xxxx.\+h$>$}\newline
{\ttfamily \#include \char`\"{}bsp/include/nm\+\_\+bsp.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}common/include/nm\+\_\+common.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}core/net.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}drivers/wifi/wilc1000\+\_\+driver.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{nm__bsp__pic32mz_8c_a7df53133a378ae15fbe8f42fbfb9d507}{\+\_\+\+I\+N\+T\+C\+O\+N\+\_\+\+I\+N\+Tx\+E\+P\+\_\+\+M\+A\+SK}~\+\_\+\+I\+N\+T\+C\+O\+N\+\_\+\+I\+N\+T0\+E\+P\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{nm__bsp__pic32mz_8c_ac8292a659a93351a40133250bcce3f4a}{\+\_\+\+I\+F\+S0\+\_\+\+I\+N\+Tx\+I\+F\+\_\+\+M\+A\+SK}~\+\_\+\+I\+F\+S0\+\_\+\+I\+N\+T0\+I\+F\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{nm__bsp__pic32mz_8c_a12a4929e9d91972bb84c11475533c977}{\+\_\+\+I\+E\+C0\+\_\+\+I\+N\+Tx\+I\+E\+\_\+\+M\+A\+SK}~\+\_\+\+I\+E\+C0\+\_\+\+I\+N\+T0\+I\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{nm__bsp__pic32mz_8c_ab78bf9afd3abd7d7338d0b34f31ea242}{I\+P\+Cx\+C\+LR}~I\+P\+C0\+C\+LR
\item 
\#define \hyperlink{nm__bsp__pic32mz_8c_accc6f72c2ad0d4b00b241f291e7db861}{I\+P\+Cx\+S\+ET}~I\+P\+C0\+S\+ET
\item 
\#define \hyperlink{nm__bsp__pic32mz_8c_a56280648522388be3028f1bf4b4c65f5}{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+M\+A\+SK}~\+\_\+\+I\+P\+C0\+\_\+\+I\+N\+T0\+I\+P\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{nm__bsp__pic32mz_8c_a31250062a2278d623f84361a2dfc129b}{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+P\+O\+S\+I\+T\+I\+ON}~\+\_\+\+I\+P\+C0\+\_\+\+I\+N\+T0\+I\+P\+\_\+\+P\+O\+S\+I\+T\+I\+ON
\item 
\#define \hyperlink{nm__bsp__pic32mz_8c_aa74dc1e257bb2ec81ab6489b5e24fef8}{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+M\+A\+SK}~\+\_\+\+I\+P\+C0\+\_\+\+I\+N\+T0\+I\+S\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{nm__bsp__pic32mz_8c_ae95ac6e56bf07d47a11ba692d718c8a4}{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+P\+O\+S\+I\+T\+I\+ON}~\+\_\+\+I\+P\+C0\+\_\+\+I\+N\+T0\+I\+S\+\_\+\+P\+O\+S\+I\+T\+I\+ON
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static void \hyperlink{nm__bsp__pic32mz_8c_a35b8122ba907d2c6c8aaa450e3d13842}{init\+\_\+chip\+\_\+pins} (void)
\begin{DoxyCompactList}\small\item\em G\+P\+IO initialization. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{group__NmBspInitFn_ga91533a50cf3da832110a746b4a57789e}{nm\+\_\+bsp\+\_\+init} (void)
\begin{DoxyCompactList}\small\item\em B\+SP initialization. \end{DoxyCompactList}\item 
void \hyperlink{group__NmBspResetFn_ga3e540428a9246a27c61999ecb7e13d05}{nm\+\_\+bsp\+\_\+reset} (void)
\begin{DoxyCompactList}\small\item\em Reset chip. \end{DoxyCompactList}\item 
void \hyperlink{group__NmBspSleepFn_gadbf38ddf0138d8e0a4e4720909a7b081}{nm\+\_\+bsp\+\_\+sleep} (\hyperlink{group__DataT_ga100e7c691a47d6978527c479a0158245}{uint32} u32\+Time\+Msec)
\begin{DoxyCompactList}\small\item\em Delay routine. \end{DoxyCompactList}\item 
void \hyperlink{group__NmBspRegisterFn_ga1b42af0f91da07772d2d5c871c9c3e62}{nm\+\_\+bsp\+\_\+register\+\_\+isr} (\hyperlink{group__BSPDefine_gab061a1639662a3114b4c8b3b39bd6848}{tpf\+Nm\+Bsp\+Isr} pf\+Isr)
\begin{DoxyCompactList}\small\item\em Register interrupt service routine. \end{DoxyCompactList}\item 
void \hyperlink{group__NmBspInterruptCtrl_gad08e47a941e87d631200f990000323dc}{nm\+\_\+bsp\+\_\+interrupt\+\_\+ctrl} (\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} u8\+Enable)
\begin{DoxyCompactList}\small\item\em Enable/disable interrupts. \end{DoxyCompactList}\item 
void \hyperlink{nm__bsp__pic32mz_8c_acd914ac59e14c3f06ccc1a35ad33c9ef}{C\+O\+N\+F\+\_\+\+W\+I\+L\+C\+\_\+\+I\+R\+Q\+\_\+\+H\+A\+N\+D\+L\+ER} (void)
\begin{DoxyCompactList}\small\item\em I\+RQ handler. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static \hyperlink{group__BSPDefine_gab061a1639662a3114b4c8b3b39bd6848}{tpf\+Nm\+Bsp\+Isr} \hyperlink{nm__bsp__pic32mz_8c_a1fc16160cd8e35ab3f77abb4bc40477e}{gpf\+Isr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
B\+SP for P\+I\+C32\+MZ microcontrollers. 

\hypertarget{pic32mz__ef__curiosity_8h_License}{}\subsection{License}\label{pic32mz__ef__curiosity_8h_License}
S\+P\+D\+X-\/\+License-\/\+Identifier\+: G\+P\+L-\/2.\+0-\/or-\/later

Copyright (C) 2010-\/2019 Oryx Embedded S\+A\+RL. All rights reserved.

This program is free software; you can redistribute it and/or modify it under the terms of the G\+NU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but W\+I\+T\+H\+O\+UT A\+NY W\+A\+R\+R\+A\+N\+TY; without even the implied warranty of M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY or F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE. See the G\+NU General Public License for more details.

You should have received a copy of the G\+NU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-\/1301, U\+SA.

\begin{DoxyAuthor}{Author}
Oryx Embedded S\+A\+RL (www.\+oryx-\/embedded.\+com) 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
1.\+9.\+6 
\end{DoxyVersion}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{nm__bsp__pic32mz_8c_a12a4929e9d91972bb84c11475533c977}\label{nm__bsp__pic32mz_8c_a12a4929e9d91972bb84c11475533c977}} 
\index{nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}!\+\_\+\+I\+E\+C0\+\_\+\+I\+N\+Tx\+I\+E\+\_\+\+M\+A\+SK@{\+\_\+\+I\+E\+C0\+\_\+\+I\+N\+Tx\+I\+E\+\_\+\+M\+A\+SK}}
\index{\+\_\+\+I\+E\+C0\+\_\+\+I\+N\+Tx\+I\+E\+\_\+\+M\+A\+SK@{\+\_\+\+I\+E\+C0\+\_\+\+I\+N\+Tx\+I\+E\+\_\+\+M\+A\+SK}!nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}}
\subsubsection{\texorpdfstring{\+\_\+\+I\+E\+C0\+\_\+\+I\+N\+Tx\+I\+E\+\_\+\+M\+A\+SK}{\_IEC0\_INTxIE\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+I\+E\+C0\+\_\+\+I\+N\+Tx\+I\+E\+\_\+\+M\+A\+SK~\+\_\+\+I\+E\+C0\+\_\+\+I\+N\+T0\+I\+E\+\_\+\+M\+A\+SK}



Definition at line 43 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.

\mbox{\Hypertarget{nm__bsp__pic32mz_8c_ac8292a659a93351a40133250bcce3f4a}\label{nm__bsp__pic32mz_8c_ac8292a659a93351a40133250bcce3f4a}} 
\index{nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}!\+\_\+\+I\+F\+S0\+\_\+\+I\+N\+Tx\+I\+F\+\_\+\+M\+A\+SK@{\+\_\+\+I\+F\+S0\+\_\+\+I\+N\+Tx\+I\+F\+\_\+\+M\+A\+SK}}
\index{\+\_\+\+I\+F\+S0\+\_\+\+I\+N\+Tx\+I\+F\+\_\+\+M\+A\+SK@{\+\_\+\+I\+F\+S0\+\_\+\+I\+N\+Tx\+I\+F\+\_\+\+M\+A\+SK}!nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}}
\subsubsection{\texorpdfstring{\+\_\+\+I\+F\+S0\+\_\+\+I\+N\+Tx\+I\+F\+\_\+\+M\+A\+SK}{\_IFS0\_INTxIF\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+I\+F\+S0\+\_\+\+I\+N\+Tx\+I\+F\+\_\+\+M\+A\+SK~\+\_\+\+I\+F\+S0\+\_\+\+I\+N\+T0\+I\+F\+\_\+\+M\+A\+SK}



Definition at line 42 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.

\mbox{\Hypertarget{nm__bsp__pic32mz_8c_a7df53133a378ae15fbe8f42fbfb9d507}\label{nm__bsp__pic32mz_8c_a7df53133a378ae15fbe8f42fbfb9d507}} 
\index{nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}!\+\_\+\+I\+N\+T\+C\+O\+N\+\_\+\+I\+N\+Tx\+E\+P\+\_\+\+M\+A\+SK@{\+\_\+\+I\+N\+T\+C\+O\+N\+\_\+\+I\+N\+Tx\+E\+P\+\_\+\+M\+A\+SK}}
\index{\+\_\+\+I\+N\+T\+C\+O\+N\+\_\+\+I\+N\+Tx\+E\+P\+\_\+\+M\+A\+SK@{\+\_\+\+I\+N\+T\+C\+O\+N\+\_\+\+I\+N\+Tx\+E\+P\+\_\+\+M\+A\+SK}!nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}}
\subsubsection{\texorpdfstring{\+\_\+\+I\+N\+T\+C\+O\+N\+\_\+\+I\+N\+Tx\+E\+P\+\_\+\+M\+A\+SK}{\_INTCON\_INTxEP\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+I\+N\+T\+C\+O\+N\+\_\+\+I\+N\+Tx\+E\+P\+\_\+\+M\+A\+SK~\+\_\+\+I\+N\+T\+C\+O\+N\+\_\+\+I\+N\+T0\+E\+P\+\_\+\+M\+A\+SK}



Definition at line 41 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.

\mbox{\Hypertarget{nm__bsp__pic32mz_8c_a56280648522388be3028f1bf4b4c65f5}\label{nm__bsp__pic32mz_8c_a56280648522388be3028f1bf4b4c65f5}} 
\index{nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}!\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+M\+A\+SK@{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+M\+A\+SK}}
\index{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+M\+A\+SK@{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+M\+A\+SK}!nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}}
\subsubsection{\texorpdfstring{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+M\+A\+SK}{\_IPCx\_INTxIP\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+M\+A\+SK~\+\_\+\+I\+P\+C0\+\_\+\+I\+N\+T0\+I\+P\+\_\+\+M\+A\+SK}



Definition at line 46 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.

\mbox{\Hypertarget{nm__bsp__pic32mz_8c_a31250062a2278d623f84361a2dfc129b}\label{nm__bsp__pic32mz_8c_a31250062a2278d623f84361a2dfc129b}} 
\index{nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}!\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+P\+O\+S\+I\+T\+I\+ON@{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}
\index{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+P\+O\+S\+I\+T\+I\+ON@{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+P\+O\+S\+I\+T\+I\+ON}!nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}}
\subsubsection{\texorpdfstring{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+P\+O\+S\+I\+T\+I\+ON}{\_IPCx\_INTxIP\_POSITION}}
{\footnotesize\ttfamily \#define \+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+P\+\_\+\+P\+O\+S\+I\+T\+I\+ON~\+\_\+\+I\+P\+C0\+\_\+\+I\+N\+T0\+I\+P\+\_\+\+P\+O\+S\+I\+T\+I\+ON}



Definition at line 47 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.

\mbox{\Hypertarget{nm__bsp__pic32mz_8c_aa74dc1e257bb2ec81ab6489b5e24fef8}\label{nm__bsp__pic32mz_8c_aa74dc1e257bb2ec81ab6489b5e24fef8}} 
\index{nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}!\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+M\+A\+SK@{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+M\+A\+SK}}
\index{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+M\+A\+SK@{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+M\+A\+SK}!nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}}
\subsubsection{\texorpdfstring{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+M\+A\+SK}{\_IPCx\_INTxIS\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+M\+A\+SK~\+\_\+\+I\+P\+C0\+\_\+\+I\+N\+T0\+I\+S\+\_\+\+M\+A\+SK}



Definition at line 48 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.

\mbox{\Hypertarget{nm__bsp__pic32mz_8c_ae95ac6e56bf07d47a11ba692d718c8a4}\label{nm__bsp__pic32mz_8c_ae95ac6e56bf07d47a11ba692d718c8a4}} 
\index{nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}!\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+P\+O\+S\+I\+T\+I\+ON@{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}
\index{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+P\+O\+S\+I\+T\+I\+ON@{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+P\+O\+S\+I\+T\+I\+ON}!nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}}
\subsubsection{\texorpdfstring{\+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+P\+O\+S\+I\+T\+I\+ON}{\_IPCx\_INTxIS\_POSITION}}
{\footnotesize\ttfamily \#define \+\_\+\+I\+P\+Cx\+\_\+\+I\+N\+Tx\+I\+S\+\_\+\+P\+O\+S\+I\+T\+I\+ON~\+\_\+\+I\+P\+C0\+\_\+\+I\+N\+T0\+I\+S\+\_\+\+P\+O\+S\+I\+T\+I\+ON}



Definition at line 49 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.

\mbox{\Hypertarget{nm__bsp__pic32mz_8c_ab78bf9afd3abd7d7338d0b34f31ea242}\label{nm__bsp__pic32mz_8c_ab78bf9afd3abd7d7338d0b34f31ea242}} 
\index{nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}!I\+P\+Cx\+C\+LR@{I\+P\+Cx\+C\+LR}}
\index{I\+P\+Cx\+C\+LR@{I\+P\+Cx\+C\+LR}!nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}}
\subsubsection{\texorpdfstring{I\+P\+Cx\+C\+LR}{IPCxCLR}}
{\footnotesize\ttfamily \#define I\+P\+Cx\+C\+LR~I\+P\+C0\+C\+LR}



Definition at line 44 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.

\mbox{\Hypertarget{nm__bsp__pic32mz_8c_accc6f72c2ad0d4b00b241f291e7db861}\label{nm__bsp__pic32mz_8c_accc6f72c2ad0d4b00b241f291e7db861}} 
\index{nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}!I\+P\+Cx\+S\+ET@{I\+P\+Cx\+S\+ET}}
\index{I\+P\+Cx\+S\+ET@{I\+P\+Cx\+S\+ET}!nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}}
\subsubsection{\texorpdfstring{I\+P\+Cx\+S\+ET}{IPCxSET}}
{\footnotesize\ttfamily \#define I\+P\+Cx\+S\+ET~I\+P\+C0\+S\+ET}



Definition at line 45 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.



\subsection{Function Documentation}
\mbox{\Hypertarget{nm__bsp__pic32mz_8c_acd914ac59e14c3f06ccc1a35ad33c9ef}\label{nm__bsp__pic32mz_8c_acd914ac59e14c3f06ccc1a35ad33c9ef}} 
\index{nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}!C\+O\+N\+F\+\_\+\+W\+I\+L\+C\+\_\+\+I\+R\+Q\+\_\+\+H\+A\+N\+D\+L\+ER@{C\+O\+N\+F\+\_\+\+W\+I\+L\+C\+\_\+\+I\+R\+Q\+\_\+\+H\+A\+N\+D\+L\+ER}}
\index{C\+O\+N\+F\+\_\+\+W\+I\+L\+C\+\_\+\+I\+R\+Q\+\_\+\+H\+A\+N\+D\+L\+ER@{C\+O\+N\+F\+\_\+\+W\+I\+L\+C\+\_\+\+I\+R\+Q\+\_\+\+H\+A\+N\+D\+L\+ER}!nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}}
\subsubsection{\texorpdfstring{C\+O\+N\+F\+\_\+\+W\+I\+L\+C\+\_\+\+I\+R\+Q\+\_\+\+H\+A\+N\+D\+L\+E\+R()}{CONF\_WILC\_IRQ\_HANDLER()}}
{\footnotesize\ttfamily void C\+O\+N\+F\+\_\+\+W\+I\+L\+C\+\_\+\+I\+R\+Q\+\_\+\+H\+A\+N\+D\+L\+ER (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



I\+RQ handler. 



Definition at line 230 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.


\begin{DoxyCode}
231 \{
232    \hyperlink{compiler__port_8h_a812d16e5494522586b3784e55d479912}{bool\_t} flag;
233 
234    \textcolor{comment}{//Enter interrupt service routine}
235    \hyperlink{os__port__chibios_8h_a34b7be462185f422f4212661248fc23f}{osEnterIsr}();
236 
237    \textcolor{comment}{//This flag will be set if a higher priority task must be woken}
238    flag = \hyperlink{os__port_8h_aa93f0eb578d23995850d61f7d61c55c1}{FALSE};
239 
240    \textcolor{comment}{//Check interrupt status}
241    \textcolor{keywordflow}{if}(IFS0 & \hyperlink{nm__bsp__pic32mz_8c_ac8292a659a93351a40133250bcce3f4a}{\_IFS0\_INTxIF\_MASK})
242    \{
243       \textcolor{comment}{//Clear interrupt flag}
244       IFS0CLR = \hyperlink{nm__bsp__pic32mz_8c_ac8292a659a93351a40133250bcce3f4a}{\_IFS0\_INTxIF\_MASK};
245 
246       \textcolor{comment}{//WILC1000 special processing}
247       \textcolor{keywordflow}{if}(\hyperlink{nm__bsp__pic32mz_8c_a1fc16160cd8e35ab3f77abb4bc40477e}{gpfIsr} != \hyperlink{group__BSPDefine_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL})
248          \hyperlink{nm__bsp__pic32mz_8c_a1fc16160cd8e35ab3f77abb4bc40477e}{gpfIsr}();
249 
250       \textcolor{comment}{//Call interrupt handler}
251       flag = \hyperlink{wilc1000__driver_8c_a8251d104fd175561eb8cdce98fd66421}{wilc1000IrqHandler}();
252    \}
253 
254    \textcolor{comment}{//Leave interrupt service routine}
255    \hyperlink{os__port__chibios_8h_ab01a088ed8a5d0a466772d825ef05cec}{osExitIsr}(flag);
256 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bsp__pic32mz_8c_a35b8122ba907d2c6c8aaa450e3d13842}\label{nm__bsp__pic32mz_8c_a35b8122ba907d2c6c8aaa450e3d13842}} 
\index{nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}!init\+\_\+chip\+\_\+pins@{init\+\_\+chip\+\_\+pins}}
\index{init\+\_\+chip\+\_\+pins@{init\+\_\+chip\+\_\+pins}!nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}}
\subsubsection{\texorpdfstring{init\+\_\+chip\+\_\+pins()}{init\_chip\_pins()}}
{\footnotesize\ttfamily static void init\+\_\+chip\+\_\+pins (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



G\+P\+IO initialization. 



Definition at line 97 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.


\begin{DoxyCode}
98 \{
99    \textcolor{comment}{//Configure RST pin}
100    \hyperlink{wilc1000__config_8h_a43b3d56461db8cfe22b14ac538468fa8}{CONF\_WILC\_RST\_INIT}();
101    \hyperlink{wilc1000__config_8h_a3f7b23697dd49e31cf71def127f47f59}{CONF\_WILC\_RST\_CLR}();
102 
103    \textcolor{comment}{//Configure WAKE pin}
104    \hyperlink{wilc1000__config_8h_ad37ac096af6c42ba000449da9cd0a016}{CONF\_WILC\_WAKE\_INIT}();
105    \hyperlink{wilc1000__config_8h_a1d637a1434b3b2fa4c9affb455f329e8}{CONF\_WILC\_WAKE\_CLR}();
106 
107    \textcolor{comment}{//Configure CE pin}
108    \hyperlink{wilc1000__config_8h_a9430563938048131d114151d43f14d32}{CONF\_WILC\_CE\_INIT}();
109    \hyperlink{wilc1000__config_8h_a2c7452c304b06d0a3de20581649d5366}{CONF\_WILC\_CE\_CLR}();
110 
111    \textcolor{comment}{//Configure CS pin}
112    \hyperlink{wilc1000__config_8h_ac2bfdf6b4f5b213eeb2885133f560da5}{CONF\_WILC\_CS\_INIT}();
113    \hyperlink{wilc1000__config_8h_a307fb3225feeed18d7d605d47d0115cf}{CONF\_WILC\_CS\_SET}();
114 
115    \textcolor{comment}{//Configure IRQ pin}
116    \hyperlink{wilc1000__config_8h_a4d8dc7a56e114d8f3df7b17e420aa958}{CONF\_WILC\_IRQ\_INIT}();
117 \}
\end{DoxyCode}


\subsection{Variable Documentation}
\mbox{\Hypertarget{nm__bsp__pic32mz_8c_a1fc16160cd8e35ab3f77abb4bc40477e}\label{nm__bsp__pic32mz_8c_a1fc16160cd8e35ab3f77abb4bc40477e}} 
\index{nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}!gpf\+Isr@{gpf\+Isr}}
\index{gpf\+Isr@{gpf\+Isr}!nm\+\_\+bsp\+\_\+pic32mz.\+c@{nm\+\_\+bsp\+\_\+pic32mz.\+c}}
\subsubsection{\texorpdfstring{gpf\+Isr}{gpfIsr}}
{\footnotesize\ttfamily \hyperlink{group__BSPDefine_gab061a1639662a3114b4c8b3b39bd6848}{tpf\+Nm\+Bsp\+Isr} gpf\+Isr\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 37 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.

