{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1619161187480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1619161187480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 14:59:47 2021 " "Processing started: Fri Apr 23 14:59:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1619161187480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1619161187480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PN_Seq -c PN_Seq " "Command: quartus_map --read_settings_files=on --write_settings_files=off PN_Seq -c PN_Seq" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1619161187480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1619161187715 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PN_Seq.v(13) " "Verilog HDL information at PN_Seq.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "PN_Seq.v" "" { Text "D:/Quartus2/tongxin/e/BDPSK/PN_Seq/PN_Seq.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1619161187745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pn_seq.v 1 1 " "Found 1 design units, including 1 entities, in source file pn_seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 PN_Seq " "Found entity 1: PN_Seq" {  } { { "PN_Seq.v" "" { Text "D:/Quartus2/tongxin/e/BDPSK/PN_Seq/PN_Seq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1619161187755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1619161187755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pn_seq_test.v 1 1 " "Found 1 design units, including 1 entities, in source file pn_seq_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 PN_Seq_test " "Found entity 1: PN_Seq_test" {  } { { "PN_Seq_test.v" "" { Text "D:/Quartus2/tongxin/e/BDPSK/PN_Seq/PN_Seq_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1619161187755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1619161187755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk PN_Seq_test.v(11) " "Verilog HDL Implicit Net warning at PN_Seq_test.v(11): created implicit net for \"clk\"" {  } { { "PN_Seq_test.v" "" { Text "D:/Quartus2/tongxin/e/BDPSK/PN_Seq/PN_Seq_test.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1619161187755 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk PN_Seq_test.v(19) " "Verilog HDL Procedural Assignment error at PN_Seq_test.v(19): object \"clk\" on left-hand side of assignment must have a variable data type" {  } { { "PN_Seq_test.v" "" { Text "D:/Quartus2/tongxin/e/BDPSK/PN_Seq/PN_Seq_test.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1619161187755 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk PN_Seq_test.v(23) " "Verilog HDL Procedural Assignment error at PN_Seq_test.v(23): object \"clk\" on left-hand side of assignment must have a variable data type" {  } { { "PN_Seq_test.v" "" { Text "D:/Quartus2/tongxin/e/BDPSK/PN_Seq/PN_Seq_test.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1619161187755 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus2/tongxin/e/BDPSK/PN_Seq/PN_Seq.map.smsg " "Generated suppressed messages file D:/Quartus2/tongxin/e/BDPSK/PN_Seq/PN_Seq.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1619161187775 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1619161187805 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 23 14:59:47 2021 " "Processing ended: Fri Apr 23 14:59:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1619161187805 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1619161187805 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1619161187805 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1619161187805 ""}
