set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {FSM_Mealy.vo FSM_Mealy_v.sdo}}
}
