searchState.loadedDescShard("stm32_metapac", 1, "JPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nCalls <code>U::from(self)</code>.\nJPEG clear flag register\nJPEG codec configuration register 0\nJPEG codec configuration register 1\nJPEG codec configuration register 2\nJPEG codec configuration register 3\nJPEG codec configuration register 4\nJPEG codec configuration register 5\nJPEG codec configuration register 6\nJPEG codec configuration register 7\nJPEG control register\nJPEG data input register\nJPEG data output register\nJPEG status register\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG DHTMem tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG HuffSymb tables\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 0\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, AC Huffman table 1\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 0\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG encoder, DC Huffman table 1\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HuffMin tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG HUFFSYMB tables\nJPEG clear flag register\nJPEG codec configuration register 0\nJPEG codec configuration register 1\nJPEG codec configuration register 2\nJPEG codec configuration register 3\nJPEG codec configuration register 4\nJPEG codec configuration register 5\nJPEG codec configuration register 6\nJPEG codec configuration register 7\nJPEG control register\nJPEG data input register\nJPEG data output register\nJPEG status register\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nJPEG quantization tables\nClear End of Conversion Flag\nClear Header Parsing Done Flag\nCodec Operation Flag\nColor Space\nData Input FIFO\nData Output FIFO\nDecoding Enable\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nEnd of Conversion Flag\nEnd of Conversion Interrupt Enable\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nHuffman AC\nHuffman AC\nHuffman AC\nHuffman AC\nHuffman DC\nHuffman DC\nHuffman DC\nHuffman DC\nHeader Processing\nHeader Parsing Done Flag\nHeader Parsing Done Interrupt Enable\nHorizontal Sampling Factor\nHorizontal Sampling Factor\nHorizontal Sampling Factor\nHorizontal Sampling Factor\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nInput DMA Enable\nInput FIFO Flush\nInput FIFO Not Full Flag\nInput FIFO Not Full Interrupt Enable\nInput FIFO Threshold Flag\nInput FIFO Threshold Interrupt Enable\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nJPEG Core Enable\nNumber of Block\nNumber of Block\nNumber of Block\nNumber of Block\nNumber of color components\nNumber of MCU\nNumber of components for Scan\nOutput DMA Enable\nOutput FIFO Flush\nOutput FIFO Not Empty Flag\nOutput FIFO Not Empty Interrupt Enable\nOutput FIFO Threshold Flag\nOutput FIFO Threshold Interrupt Enable\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQuantization Table\nQuantization Table\nQuantization Table\nQuantization Table\nClear End of Conversion Flag\nClear Header Parsing Done Flag\nCodec Operation Flag\nColor Space\nData Input FIFO\nData Output FIFO\nDecoding Enable\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nDHTMem RAM\nEnd of Conversion Flag\nEnd of Conversion Interrupt Enable\nHuffman AC\nHuffman AC\nHuffman AC\nHuffman AC\nHuffman DC\nHuffman DC\nHuffman DC\nHuffman DC\nHeader Processing\nHeader Parsing Done Flag\nHeader Parsing Done Interrupt Enable\nHorizontal Sampling Factor\nHorizontal Sampling Factor\nHorizontal Sampling Factor\nHorizontal Sampling Factor\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffBase RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nHuffMin RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nDHTSymb RAM\nInput DMA Enable\nInput FIFO Flush\nInput FIFO Not Full Flag\nInput FIFO Not Full Interrupt Enable\nInput FIFO Threshold Flag\nInput FIFO Threshold Interrupt Enable\nJPEG Core Enable\nNumber of Block\nNumber of Block\nNumber of Block\nNumber of Block\nNumber of color components\nNumber of MCU\nNumber of components for Scan\nOutput DMA Enable\nOutput FIFO Flush\nOutput FIFO Not Empty Flag\nOutput FIFO Not Empty Interrupt Enable\nOutput FIFO Threshold Flag\nOutput FIFO Threshold Interrupt Enable\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQMem RAM\nQuantization Table\nQuantization Table\nQuantization Table\nQuantization Table\nStart\nVertical Sampling Factor\nVertical Sampling Factor\nVertical Sampling Factor\nVertical Sampling Factor\nX size\nY Size\nStart\nVertical Sampling Factor\nVertical Sampling Factor\nVertical Sampling Factor\nVertical Sampling Factor\nX size\nY Size\nLow power timer with Output Compare\nLPTIM autoreload register.\nLPTIM configuration register.\nLPTIM configuration register 2.\nLPTIM compare register 1.\nLPTIM counter register.\nLPTIM control register.\nReturns the argument unchanged.\nLPTIM interrupt clear register.\nLPTIM interrupt enable register.\nCalls <code>U::from(self)</code>.\nLPTIM interrupt and status register.\nLPTIM autoreload register.\nLPTIM configuration register.\nLPTIM configuration register 2.\nLPTIM compare register 1.\nLPTIM counter register.\nLPTIM control register.\nLPTIM interrupt clear register.\nLPTIM interrupt enable register.\nLPTIM interrupt and status register.\nAuto reload value ARR is the autoreload value for the \nAutoreload match ARRM is set by hardware to inform \nAutoreload match clear flag Writing 1 to this bit clears \nAutoreload match Interrupt Enable.\nAutoreload register update OK ARROK is set by hardware to \nAutoreload register update OK clear flag Writing 1 to this \nAutoreload register update OK Interrupt Enable.\nCapture/compare 1 clear flag Writing 1 to this bit clears \nCapture/compare 1 interrupt enable.\nCompare 1 interrupt flag The CC1IF flag is set by hardware \nConfigurable digital filter for external clock The CKFLT \nClock Polarity When the LPTIM is clocked by an external \nClock selector The CKSEL bit selects which clock source \nCapture/compare 1 value If channel CC1 is configured as \nCompare register 1 update OK CMP1OK is set by hardware to \nCompare register 1 update OK clear flag Writing 1 to this \nCompare register 1 update OK interrupt enable.\nCounter value When the LPTIM is running with an \nTimer start in Continuous mode This bit is set by software \ncounter mode enabled The COUNTMODE bit selects which clock \nCounter reset This bit is set by software and cleared by \nCounter direction change up to down In Encoder mode, DOWN \nDirection change to down clear flag Writing 1 to this bit \nDirection change to down Interrupt Enable Note: If the \nLPTIM enable The ENABLE bit is set and cleared by software.\nEncoder mode enable The ENC bit controls the Encoder mode \nExternal trigger edge event EXTTRIG is set by hardware to \nExternal trigger valid edge clear flag Writing 1 to this \nExternal trigger valid edge Interrupt Enable.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nLPTIM input 1 selection The IN1SEL bits control the LPTIM \nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nRegisters update mode The PRELOAD bit controls the \nClock prescaler The PRESC bits configure the prescaler \nReset after read enable This bit is set and cleared by \nAuto reload value ARR is the autoreload value for the \nAutoreload match ARRM is set by hardware to inform \nAutoreload match clear flag Writing 1 to this bit clears \nAutoreload match Interrupt Enable.\nAutoreload register update OK ARROK is set by hardware to \nAutoreload register update OK clear flag Writing 1 to this \nAutoreload register update OK Interrupt Enable.\nCapture/compare 1 clear flag Writing 1 to this bit clears \nCapture/compare 1 interrupt enable.\nCompare 1 interrupt flag The CC1IF flag is set by hardware \nConfigurable digital filter for external clock The CKFLT \nClock Polarity When the LPTIM is clocked by an external \nClock selector The CKSEL bit selects which clock source \nCapture/compare 1 value If channel CC1 is configured as \nCompare register 1 update OK CMP1OK is set by hardware to \nCompare register 1 update OK clear flag Writing 1 to this \nCompare register 1 update OK interrupt enable.\nCounter value When the LPTIM is running with an \nTimer start in Continuous mode This bit is set by software \ncounter mode enabled The COUNTMODE bit selects which clock \nCounter reset This bit is set by software and cleared by \nCounter direction change up to down In Encoder mode, DOWN \nDirection change to down clear flag Writing 1 to this bit \nDirection change to down Interrupt Enable Note: If the \nLPTIM enable The ENABLE bit is set and cleared by software.\nEncoder mode enable The ENC bit controls the Encoder mode \nExternal trigger edge event EXTTRIG is set by hardware to \nExternal trigger valid edge clear flag Writing 1 to this \nExternal trigger valid edge Interrupt Enable.\nLPTIM input 1 selection The IN1SEL bits control the LPTIM \nRegisters update mode The PRELOAD bit controls the \nClock prescaler The PRESC bits configure the prescaler \nReset after read enable This bit is set and cleared by \nLPTIM start in Single mode This bit is set by software and \nTimeout enable The TIMOUT bit controls the Timeout feature.\nConfigurable digital filter for trigger The TRGFLT value \nTrigger enable and polarity The TRIGEN bits controls \nTrigger selector The TRIGSEL bits select the trigger \nCounter direction change down to up In Encoder mode, UP \nDirection change to UP clear flag Writing 1 to this bit \nDirection change to UP Interrupt Enable Note: If the LPTIM \nWaveform shape The WAVE bit controls the output shape.\nWaveform shape polarity The WAVEPOL bit controls the \nLPTIM start in Single mode This bit is set by software and \nTimeout enable The TIMOUT bit controls the Timeout feature.\nConfigurable digital filter for trigger The TRGFLT value \nTrigger enable and polarity The TRIGEN bits controls \nTrigger selector The TRIGSEL bits select the trigger \nCounter direction change down to up In Encoder mode, UP \nDirection change to UP clear flag Writing 1 to this bit \nDirection change to UP Interrupt Enable Note: If the LPTIM \nWaveform shape The WAVE bit controls the output shape.\nWaveform shape polarity The WAVEPOL bit controls the \nboth edges are active edges. When both external clock \nboth edges are active edges\nclocked by an external clock source through the LPTIM \nthe falling edge is the active edge used for counting. If \nfalling edge is the active edge\nclocked by internal clock source (APB clock or any of the \nThe LPTIM output reflects the inverse of the compare \nThe LPTIM output reflects the compare results between \nthe rising edge is the active edge used for counting. If \nrising edge is the active edge\nsoftware trigger (counting start is initiated by software)\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nManagement data input/output slave\nMDIOS clear flag register\nMDIOS configuration register\nMDIOS clear read flag register\nMDIOS clear write flag register\nMDIOS input data register %s\nMDIOS output data register %s\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nMDIOS read flag register\nMDIOS status register\nMDIOS write flag register\nMDIOS clear flag register\nMDIOS configuration register\nMDIOS clear read flag register\nMDIOS clear write flag register\nMDIOS input data register %s\nMDIOS output data register %s\nMDIOS read flag register\nMDIOS status register\nMDIOS write flag register\nClear the preamble error flag\nClear the read flag\nClear the start error flag\nClear the turnaround error flag\nClear the write flag\nInput data received from MDIO Master during write frames\nOutput data sent to MDIO Master during read frames\nDisable Preamble Check\nError interrupt enable\nPeripheral enable\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nPreamble error flag\nSlavess address\nRead flags for MDIO registers 0 to 31\nRegister Read Interrupt Enable\nStart error flag\nClear the preamble error flag\nClear the read flag\nClear the start error flag\nClear the turnaround error flag\nClear the write flag\nInput data received from MDIO Master during write frames\nOutput data sent to MDIO Master during read frames\nDisable Preamble Check\nError interrupt enable\nPeripheral enable\nPreamble error flag\nSlavess address\nRead flags for MDIO registers 0 to 31\nRegister Read Interrupt Enable\nStart error flag\nTurnaround error flag\nWrite flags for MDIO registers 0 to 31\nRegister write interrupt enable\nTurnaround error flag\nWrite flags for MDIO registers 0 to 31\nRegister write interrupt enable\nOctoSPI\nalternate bytes register\naddress register\ncommunication configuration register\ncontrol register\ndevice configuration register 1\ndevice configuration register 2\ndevice configuration register 3\ndevice configuration register 4\ndata length register\ndata register\nflag clear register\nReturns the argument unchanged.\nOCTOSPI HyperBus latency configuration register\nCalls <code>U::from(self)</code>.\ninstruction register\nlow-power timeout register\npolling interval register\npolling status match register\npolling status mask register\nstatus register\ntiming configuration register\nwrite alternate bytes register\nwrite communication configuration register\nwrite instruction register\nwrap alternate bytes register\nwrap communication configuration register\nwrap instruction register\nwrap timing configuration register\nwrite timing configuration register\nalternate bytes register\naddress register\ncommunication configuration register\ncontrol register\ndevice configuration register 1\ndevice configuration register 2\ndevice configuration register 3\ndevice configuration register 4\ndata length register\ndata register\nflag clear register\nOCTOSPI HyperBus latency configuration register\ninstruction register\nlow-power timeout register\npolling interval register\npolling status match register\npolling status mask register\nstatus register\ntiming configuration register\nwrite alternate bytes register\nOCTOSPI write communication configuration register\nwrite instruction register\nwrap alternate bytes register\nOCTOSPI wrap communication configuration register\nwrap instruction register\nwrap timing configuration register\nwrite timing configuration register\nAlternate bytes double transfer rate. This bit sets the \nAlternate bytes double transfer rate. This bit sets the \nAlternate bytes double transfer rate. This bit sets the \nAlternate-byte mode. This field defines the alternate-byte \nAlternate-byte mode. This field defines the alternate-byte \nAlternate-byte mode. This field defines the alternate byte \nAbort request. This bit aborts the ongoing command \nAlternate bytes size. This bit defines alternate bytes \nAlternate bytes size. This field defines alternate bytes \nAlternate bytes size. This bit defines alternate bytes \nAddress to be sent to the external device. In HyperBus \nAddress double transfer rate. This bit sets the DTR mode \nAddress double transfer rate. This bit sets the DTR mode \nAddress double transfer rate. This bit sets the DTR mode \nAddress mode. This field defines the address phase mode of \nAddress mode. This field defines the address phase mode of \nAddress mode. This field defines the address phase mode of \nAddress size. This field defines address size.\nAddress size. This field defines address size.\nAddress size. This field defines address size.\nAlternate bytes\n31: 0]: Alternate bytes. Optional data to be sent to the \n31: 0]: Alternate bytes Optional data to be sent to the \nAutomatic status-polling mode stop. This bit determines if \nBusy. This bit is set when an operation is ongoing. It is \nMode 0/Mode 3 This bit indicates the level taken by the \nNCS boundary. This field enables the transaction boundary \nChip-select high time CSHT + 1 defines the minimum number \nClear status match flag Writing 1 clears the SMF flag in \nClear transfer complete flag Writing 1 clears the TCF flag \nClear transfer error flag Writing 1 clears the TEF flag in \nClear timeout flag Writing 1 clears the TOF flag in the SR \n31: 0]: Data Data to be sent/received to/from the external \nNumber of dummy cycles. This field defines the duration of \nNumber of dummy cycles. This field defines the duration of \nNumber of dummy cycles. This field defines the duration of \nData double transfer rate. This bit sets the DTR mode for \ndata double transfer rate. This bit sets the DTR mode for \nData double transfer rate. This bit sets the DTR mode for \nDevice size. This field defines the size of the external \nDelay hold quarter cycle\nDelay hold quarter cycle. Add a quarter cycle delay on the \n31: 0]: Data length Number of data to be retrieved \nDelay block bypass\nDMA enable In Indirect mode, the DMA can be used to input \nDual-memory configuration. This bit activates the \nData mode. This field defines the data phase mode of \nData mode. This field defines the data phase mode of \nData mode. This field defines the data phase mode of \nDQS enable. This bit enables the data strobe management.\nDQS enable. This bit enables the data strobe management.\nDQS enable. This bit enables the data strobe management.\nEnable This bit enables the OCTOSPI. Note: The DMA request \nFIFO level. This field gives the number of valid bytes \nFunctional mode. This field defines the OCTOSPI functional \nFree running clock. This bit configures the free running \nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nFlash select. This bit selects the Flash memory to be \nFIFO threshold flag In Indirect mode, this bit is set when \nFIFO threshold level. This field defines, in Indirect \nFIFO threshold interrupt enable. This bit enables the FIFO \nInstruction double transfer rate. This bit sets the DTR \nInstruction double transfer rate. This bit sets the DTR \nInstruction double transfer rate. This bit sets the DTR \nInstruction mode. This field defines the instruction phase \nInstruction mode. This field defines the instruction phase \nInstruction mode. This field defines the instruction phase \nInstruction to be sent to the external SPI device\nInstruction Instruction to be sent to the external SPI \n31: 0]: Instruction Instruction to be sent to the external \n15: 0]: Polling interval Number of CLK cycle between a \nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nInstruction size. This bit defines instruction size.\nInstruction size. This bit defines instruction size:\nInstruction size. This field defines instruction size.\nLatency mode. This bit selects the Latency mode.\nStatus mask Mask to be applied to the status bytes \n31: 0]: Status match Value to be compared with the masked \nMaximum transfer\nMemory type. This bit indicates the type of memory to be \nPolling match mode. This bit indicates which method must \nClock prescaler. This field defines the scaler factor for \nRefresh rate. This field enables the refresh rate feature. \nAlternate bytes double transfer rate. This bit sets the \nAlternate bytes double transfer rate. This bit sets the \nAlternate bytes double transfer rate. This bit sets the \nAlternate-byte mode. This field defines the alternate-byte \nAlternate-byte mode. This field defines the alternate-byte \nAlternate-byte mode. This field defines the alternate byte \nAbort request. This bit aborts the ongoing command \nAlternate bytes size. This bit defines alternate bytes \nAlternate bytes size. This field defines alternate bytes \nAlternate bytes size. This bit defines alternate bytes \nAddress to be sent to the external device. In HyperBus \nAddress double transfer rate. This bit sets the DTR mode \nAddress double transfer rate. This bit sets the DTR mode \nAddress double transfer rate. This bit sets the DTR mode \nAddress mode. This field defines the address phase mode of \nAddress mode. This field defines the address phase mode of \nAddress mode. This field defines the address phase mode of \nAddress size. This field defines address size.\nAddress size. This field defines address size.\nAddress size. This field defines address size.\nAlternate bytes\n31: 0]: Alternate bytes. Optional data to be sent to the \n31: 0]: Alternate bytes Optional data to be sent to the \nAutomatic status-polling mode stop. This bit determines if \nBusy. This bit is set when an operation is ongoing. It is \nMode 0/Mode 3 This bit indicates the level taken by the \nNCS boundary. This field enables the transaction boundary \nChip-select high time CSHT + 1 defines the minimum number \nClear status match flag Writing 1 clears the SMF flag in \nClear transfer complete flag Writing 1 clears the TCF flag \nClear transfer error flag Writing 1 clears the TEF flag in \nClear timeout flag Writing 1 clears the TOF flag in the SR \n31: 0]: Data Data to be sent/received to/from the external \nNumber of dummy cycles. This field defines the duration of \nNumber of dummy cycles. This field defines the duration of \nNumber of dummy cycles. This field defines the duration of \nData double transfer rate. This bit sets the DTR mode for \ndata double transfer rate. This bit sets the DTR mode for \nData double transfer rate. This bit sets the DTR mode for \nDevice size. This field defines the size of the external \nDelay hold quarter cycle\nDelay hold quarter cycle. Add a quarter cycle delay on the \n31: 0]: Data length Number of data to be retrieved \nDelay block bypass\nDMA enable In Indirect mode, the DMA can be used to input \nDual-memory configuration. This bit activates the \nData mode. This field defines the data phase mode of \nData mode. This field defines the data phase mode of \nData mode. This field defines the data phase mode of \nDQS enable. This bit enables the data strobe management.\nDQS enable. This bit enables the data strobe management.\nDQS enable. This bit enables the data strobe management.\nEnable This bit enables the OCTOSPI. Note: The DMA request \nFIFO level. This field gives the number of valid bytes \nFunctional mode. This field defines the OCTOSPI functional \nFree running clock. This bit configures the free running \nFlash select. This bit selects the Flash memory to be \nFIFO threshold flag In Indirect mode, this bit is set when \nFIFO threshold level. This field defines, in Indirect \nFIFO threshold interrupt enable. This bit enables the FIFO \nInstruction double transfer rate. This bit sets the DTR \nInstruction double transfer rate. This bit sets the DTR \nInstruction double transfer rate. This bit sets the DTR \nInstruction mode. This field defines the instruction phase \nInstruction mode. This field defines the instruction phase \nInstruction mode. This field defines the instruction phase \nInstruction to be sent to the external SPI device\nInstruction Instruction to be sent to the external SPI \n31: 0]: Instruction Instruction to be sent to the external \n15: 0]: Polling interval Number of CLK cycle between a \nInstruction size. This bit defines instruction size.\nInstruction size. This bit defines instruction size:\nInstruction size. This field defines instruction size.\nLatency mode. This bit selects the Latency mode.\nStatus mask Mask to be applied to the status bytes \n31: 0]: Status match Value to be compared with the masked \nMaximum transfer\nMemory type. This bit indicates the type of memory to be \nPolling match mode. This bit indicates which method must \nClock prescaler. This field defines the scaler factor for \nRefresh rate. This field enables the refresh rate feature. \nSend instruction only once mode. This bit has no effect \nStatus match flag. This bit is set in Automatic \nStatus match interrupt enable. This bit enables the status \nSample shift By default, the OCTOSPI samples data 1/2 of a \nSample shift By default, the OCTOSPI samples data 1/2 of a \n7: 0]: Access time. Device access time expressed in number \nTimeout counter enable. This bit is valid only when the \nTransfer complete flag. This bit is set in Indirect mode \nTransfer complete interrupt enable. This bit enables the \nTransfer error flag. This bit is set in Indirect mode when \nTransfer error interrupt enable. This bit enables the \n15: 0]: Timeout period After each access in Memory-mapped \nTimeout flag. This bit is set when timeout occurs. It is \nTimeout interrupt enable. This bit enables the timeout \nRead write recovery time Device read write recovery time \nWrap size. This field indicates the wrap size to which the \nWrite zero latency. This bit enables zero latency on write \nSend instruction only once mode. This bit has no effect \nStatus match flag. This bit is set in Automatic \nStatus match interrupt enable. This bit enables the status \nSample shift By default, the OCTOSPI samples data 1/2 of a \nSample shift By default, the OCTOSPI samples data 1/2 of a \n7: 0]: Access time. Device access time expressed in number \nTimeout counter enable. This bit is valid only when the \nTransfer complete flag. This bit is set in Indirect mode \nTransfer complete interrupt enable. This bit enables the \nTransfer error flag. This bit is set in Indirect mode when \nTransfer error interrupt enable. This bit enables the \n15: 0]: Timeout period After each access in Memory-mapped \nTimeout flag. This bit is set when timeout occurs. It is \nTimeout interrupt enable. This bit enables the timeout \nRead write recovery time Device read write recovery time \nWrap size. This field indicates the wrap size to which the \nWrite zero latency. This bit enables zero latency on write \nAutomatic status-polling mode\nStandard mode\nAlternate bytes on eight lines\nFixed latency\nFLASH 1 selected (data exchanged over IO[3:0])\nFLASH 2 selected (data exchanged over IO[7:4])\nAlternate bytes on four lines\n1/2 cycle shift\nHyperBus memory mode, the protocol follows the HyperBus \nHyperBus register mode, addressing register space. The \nIndirect-read mode\nIndirect-write mode\nMacronix mode, D1/D0 ordering in DTR 8-data-bit mode. \nMacronix RAM mode, D1/D0 ordering in DTR 8-data-bit mode. \nAND-match mode, SMF is set if all the unmasked bits \nOR-match mode, SMF is set if any of the unmasked bits \nMemory-mapped mode\nMicron mode, D0/D1 ordering in DTR 8-data-bit mode. \nFTF is set if there are one or more free bytes available \nFTF is set if there are 32 free bytes available to be \nFTF is set if there are two or more free bytes available \nNo alternate bytes\nNo shift\nAlternate bytes on a single line\nAlternate bytes on two lines\nVariable initial latency\n16-bit alternate bytes\n24-bit alternate bytes\n32-bit alternate bytes\n8-bit alternate bytes\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nOctoSPI IO Manager\ncontrol register\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nOctoSPI IO Manager Port 1 Configuration Register\nOctoSPI IO Manager Port 2 Configuration Register\ncontrol register\nOctoSPI IO Manager Port 1 Configuration Register\nOctoSPI IO Manager Port 2 Configuration Register\nCLK/CLK Enable for Port\nCLK/CLK Enable for Port\nCLK/CLK Source for Port\nCLK/CLK Source for Port\nDQS Enable for Port\nDQS Enable for Port\nDQS Source for Port\nDQS Source for Port\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nEnable for Port n\nEnable for Port n\nSource for Port\nSource for Port\nEnable for Port\nEnable for Port\nSource for Port\nSource for Port\nMultiplexed mode enable\nCS Enable for Port\nCS Enable for Port\nCS Source for Port\nCS Source for Port\nREQ to ACK time\nCLK/CLK Enable for Port\nCLK/CLK Enable for Port\nCLK/CLK Source for Port\nCLK/CLK Source for Port\nDQS Enable for Port\nDQS Enable for Port\nDQS Source for Port\nDQS Source for Port\nEnable for Port n\nEnable for Port n\nSource for Port\nSource for Port\nEnable for Port\nEnable for Port\nSource for Port\nSource for Port\nMultiplexed mode enable\nCS Enable for Port\nCS Enable for Port\nCS Source for Port\nCS Source for Port\nREQ to ACK time\nOperational amplifiers.\nOPAMP1 control/status register.\nReturns the argument unchanged.\nOPAMP1 offset trimming register in low-power mode.\nCalls <code>U::from(self)</code>.\nOPAMP1 offset trimming register in normal mode.\nOPAMP1 control/status register.\nOPAMP1 offset trimming register in low-power mode.\nOPAMP1 offset trimming register in normal mode.\nCalibration mode enabled.\nOperational amplifier calibration output.\nCalibration selection.\nForce internal reference on VP (reserved for test.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nOperational amplifier high-speed mode.\nOperational amplifier Enable.\nallows to switch from AOP offset trimmed values to AOP \nCalibration mode enabled.\nOperational amplifier calibration output.\nCalibration selection.\nForce internal reference on VP (reserved for test.\nOperational amplifier high-speed mode.\nOperational amplifier Enable.\nallows to switch from AOP offset trimmed values to AOP \nTrim for NMOS differential pairs.\nTrim for PMOS differential pairs.\nTrim for NMOS differential pairs.\nTrim for PMOS differential pairs.\nOPAMP calibration reference voltage output control \nUser trimming enable.\nInverting input selection.\nOperational amplifier PGA mode.\nTrim for NMOS differential pairs.\nTrim for PMOS differential pairs.\nTrim for NMOS differential pairs.\nTrim for PMOS differential pairs.\nOPAMP calibration reference voltage output control \nUser trimming enable.\nInverting input selection.\nOperational amplifier PGA mode.\nCalibration mode (all switches opened by HW)\nCalibration verification mode. Non-inverting input \ndac_outx connected to OPAMPx_VINP\n&#39;factory&#39; trim code used\nopamp_out connected to OPAMP_VINM input (Follower mode)\nNon-inverting internal Gain 16, VREF- referenced\nInverting gain=-15/ Non-inverting gain =16 with INM0 node \nInverting gain=-15/ Non-inverting gain =16 with INM0 node \nNon-inverting internal Gain 8 with filtering on INM0, \nNon-inverting internal Gain 2, VREF- referenced\nInverting gain=-1/ Non-inverting gain =2 with INM0 node \nInverting gain=-1/ Non-inverting gain =2 with INM0 node \nNon-inverting internal Gain 2 with filtering on INM0, \nNon-inverting internal Gain 4, VREF- referenced\nInverting gain=-3/ Non-inverting gain =4 with INM0 node \nInverting gain=-3/ Non-inverting gain =4 with INM0 node \nNon-inverting internal Gain 4 with filtering on INM0, \nNon-inverting internal Gain 8, VREF- referenced\nInverting gain=-7/ Non-inverting gain =8 with INM0 node \nInverting gain=-7/ Non-inverting gain =8 with INM0 node \nNon-inverting internal Gain 8 with filtering on INM0, \nGPIO connected to OPAMPx_VINP\nNon-inverting &gt; inverting\noperational amplifier in high-speed mode\nINM0 connected to OPAMP_VINM input\nINM1 connected to OPAMP_VINM input\nNon-inverting &lt; inverting\nNormal mode\noperational amplifier in normal mode\nNormal operating mode. Non-inverting input connected to \nVREFOPAMP=10% VDDA.\nVREFOPAMP=3.3% VDDA.\nVREFOPAMP=50% VDDA.\nVREFOPAMP=90% VDDA.\nFeedback resistor is connected to the OPAMP_VINM input \n&#39;user&#39; trim code used\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nUSB on the go\nCore ID register\nDevice all endpoints interrupt register\nAll endpoints interrupt mask register\nDevice configuration register\nDevice control register\nDevice IN endpoint control register\nDevice IN endpoint FIFO empty interrupt mask register\nDevice IN endpoint interrupt register\nDevice IN endpoint common interrupt mask register\nDevice IN endpoint transfer size register\nDevice IN endpoint transmit FIFO size register\nEndpoint 0 transmit FIFO size register (device mode)\nDevice OUT endpoint control register\nDevice OUT endpoint interrupt register\nDevice OUT endpoint common interrupt mask register\nDevice OUT endpoint transfer size register\nDevice status register\nDevice IN endpoint transmit FIFO status register\nDevice VBUS discharge time register\nDevice VBUS pulsing time register\nDevice endpoint / host channel FIFO register\nReturns the argument unchanged.\nAHB configuration register\nGeneral core configuration register, for core_id \nGeneral core configuration register, for core_id 0x0000_[23\nOTG I2C access register\nInterrupt mask register\nCore interrupt register\nOTG core LPM configuration register\nControl and status register\nInterrupt register\nReset register\nReceive FIFO size register\nStatus read and pop register\nReceive status debug read register\nUSB configuration register\nHost all channels interrupt register\nHost all channels interrupt mask register\nHost channel characteristics register\nHost configuration register\nHost channel interrupt register\nHost channel mask register\nHost channel split control register\nHost channel transfer size register\nHost frame interval register\nHost frame number/frame time remaining register\nNon-periodic transmit FIFO size register (host mode)\nNon-periodic transmit FIFO/queue status register (host \nHost port control and status register\nHost periodic transmit FIFO size register\nPeriodic transmit FIFO/queue status register\nCalls <code>U::from(self)</code>.\nPower and clock gating control register\nCore ID register\nDevice all endpoints interrupt register\nAll endpoints interrupt mask register\nDevice configuration register\nDevice control register\nDevice endpoint control register\nDevice IN endpoint FIFO empty interrupt mask register\nDevice endpoint interrupt register\nDevice IN endpoint common interrupt mask register\nDevice endpoint transfer size register\nDevice endpoint control register\nDevice endpoint interrupt register\nDevice OUT endpoint common interrupt mask register\nDevice OUT endpoint transfer size register\nDevice status register\nDevice IN endpoint transmit FIFO status register\nDevice VBUS discharge time register\nDevice VBUS pulsing time register\nFIFO register\nFIFO size register\nAHB configuration register\nGeneral core configuration register\nGeneral core configuration register\nI2C access register\nInterrupt mask register\nCore interrupt register\nCore LPM configuration register\nControl and status register\nInterrupt register\nReset register\nReceive FIFO size register\nStatus read and pop register\nUSB configuration register\nHost all channels interrupt register\nHost all channels interrupt mask register\nHost channel characteristics register\nHost configuration register\nHost channel interrupt register\nHost channel mask register\nHost channel transfer size register\nHost frame interval register\nHost frame number/frame time remaining register\nNon-periodic transmit FIFO/queue status register\nHost port control and status register\nPeriodic transmit FIFO/queue status register\nPower and clock gating control register\nI2C ACK\nACK response received/transmitted interrupt\nACK response received/transmitted interrupt mask\nI2C Address\nA-device timeout change\nAHB master idle\nA-session valid\nA-peripheral session valid override enable\nA-peripheral session valid override value\nB2BSTUP\nBabble error\nBabble error mask\nBattery charging detector (BCD) enable\nByte count\nBest effort service latency\nBESL threshold\nB-session valid\nI2C Busy/Done\nB-peripheral session valid override enable\nB-peripheral session valid override value\nClear global IN NAK\nClear global OUT NAK\nChannel disable\nChannel enable\nChannel halted\nChannel halted mask\nConnector ID status change\nConnector ID status change mask\nConnector ID status\nCurrent mode of operation\nCNAK\nCNAK\nCore soft reset\nCorrupt Tx packet\nDevice address\nDevice address\nData\nData fetch suspended\nDebounce done\nLong/short debounce time\nData contact detection (DCD) mode enable\nData contact detection (DCD) status\nDevice HNP enabled\nDisconnect detected interrupt mask\nDisconnect detected interrupt\nDMA enable\nDMA request signal enabled for USB OTG HS\nData PID\nData PID\nDevice speed\nData toggle error\nData toggle error mask\nDevice VBUS pulsing time\nErratic error\nEmbedded host enable\nEnable best effort service latency\nEnumeration done\nEnumeration done mask\nEnumerated speed\nEONUM/DPID\nEONUM/DPID\nEnd of periodic frame interrupt\nEnd of periodic frame interrupt mask\nEndpoint direction\nEPDIS\nEPDIS\nEPDISD\nEPDISD\nEndpoint disabled interrupt mask\nEndpoint disabled interrupt mask\nEPENA\nEPENA\nEndpoint mismatch interrupt mask\nEndpoint number (device mode) / Channel number (host mode)\nEndpoint number\nEPTYP\nEPTYP\nEndpoint type\nEarly suspend\nEarly suspend mask\nHost frame counter reset\nFIFO depth\nForce device mode\nForce host mode\nFrame number of the received SOF\nFrame interval\nFrame number (device mode)\nFrame overrun\nFrame overrun mask\nFrame number\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nFS/LS PHY clock select\nFS- and LS-only support\nData fetch suspended mask\nFrame time remaining\nGate HCLK\nGlobal IN non-periodic NAK effective\nGlobal non-periodic IN NAK effective mask\nGlobal IN NAK status\nGlobal interrupt mask\nGlobal OUT NAK effective mask\nGlobal OUT NAK status\nGlobal OUT NAK effective\nChannel interrupts\nChannel interrupt mask\nBurst length/type\nHost channels interrupt mask\nHost channels interrupt\nHost negotiation detected\nHost negotiation success\nHNP-capable\nHNP request\nHost negotiation success status change\nHost port interrupt\nHost set HNP enable\nHCLK soft reset\nI2C DatSe0 USB mode\nI2C Device Address\nI2C Enable\nID input pin changed\nIN endpoint interrupt bits\nIN endpoints interrupt mask\nIN endpoint interrupt\nIN EP interrupt mask bits\nIncomplete isochronous IN transfer\nIncomplete isochronous IN transfer mask\nINEPNE\nIN endpoint NAK effective mask\nIN token received with EP mismatch mask\nIN endpoint TxFIFO space available\nIN EP Tx FIFO empty interrupt mask bits\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nIncomplete periodic transfer (host mode) / Incomplete \nIncomplete periodic transfer mask (host mode) / Incomplete \nIsochronous OUT packet dropped interrupt\nIsochronous OUT packet dropped interrupt mask\nITTXFE\nIN token received when TxFIFO empty mask\nL1 deep sleep enable\nSleep State Resume OK\nL1 Shallow Sleep enable\nLPM token acknowledge enable\nLPM Channel Index\nLPM support enable\nLPM interrupt mask\nLPM retry count\nLPM retry count status\nLPM response\nLow-speed device\nMulti count\nMulticount\nMode mismatch interrupt\nMode mismatch interrupt mask\nMPSIZ\nMPSIZ\nMaximum packet size\nNAK response received interrupt\nNAK response received interrupt mask\nNAKSTS\nNAKSTS\nVBUS sensing disable\nNon-periodic transmit request queue space available\nNon-periodic TxFIFO empty\nNon-periodic TxFIFO empty mask\nNon-periodic TxFIFO space available\nTop of the non-periodic transmit request queue\nResponse received interrupt mask\nNon-zero-length status OUT handshake\nOdd frame\nOUT endpoint interrupt bits\nOUT endpoints interrupt mask\nOUT endpoint interrupt\nOUT EP interrupt mask bits\nOTEPDIS\nOUT token received when endpoint disabled mask\nOTG interrupt mask\nOTG interrupt\nIndicator complement\nPort connect detected\nPort connect status\nPrimary detection (PD) mode enable\nPrimary detection (PD) status\nPort enable\nPort enable/disable change\nPeriodic frame interval\nInternal high-speed PHY enable.\nPHY Low-power clock select\nFull-speed internal serial transceiver enable\nPHY Suspended\nPacket count\nPacket count\nPacket count\nPacket status (device mode)\nPacket status (host mode)\nPort line status\nPort overcurrent active\nPort overcurrent change\nPower-on programming done\nPort power\nPort resume\nProduct ID field\nPort reset\nHost port interrupt mask\nDM pull-up detection status\nPort speed\nPort suspend\nIndicator pass through\nPort test control\nPeriodic TxFIFO empty\nPeriodic TxFIFO empty level\nPeriodic TxFIFO empty mask\nPeriodic transmit data FIFO space available\nPeriodic transmit request queue space available\nTop of the periodic transmit request queue\nPower down\nPower down\nI2C Register Address\nbRemoteWake value\nReset detected interrupt mask\nRead/Write Indicator\nI2C Read/Write Data\nRemote wakeup signaling\nReceived data PID/SETUP packet count\nRxFIFO depth\nRxFIFO flush\nRxFIFO non-empty\nReceive FIFO non-empty mask\nRAM start address\nSD0PID/SEVNFRM\nSD0PID/SEVNFRM\nSecondary detection (SD) mode enable\nSecondary detection (SD) status\nSoft disconnect\nSession end detected\nI2C ACK\nACK response received/transmitted interrupt\nACK response received/transmitted interrupt mask\nI2C Address\nA-device timeout change\nAHB master idle\nA-session valid\nA-peripheral session valid override enable\nA-peripheral session valid override value\nB2BSTUP\nBabble error\nBabble error mask\nBattery charging detector (BCD) enable\nByte count\nBest effort service latency\nBESL threshold\nB-session valid\nI2C Busy/Done\nB-peripheral session valid override enable\nB-peripheral session valid override value\nClear global IN NAK\nClear global OUT NAK\nChannel disable\nChannel enable\nChannel halted\nChannel halted mask\nConnector ID status change\nConnector ID status change mask\nConnector ID status\nCurrent mode of operation\nCNAK\nCNAK\nCore soft reset\nCorrupt Tx packet\nDevice address\nDevice address\nData\nData fetch suspended\nDebounce done\nLong/short debounce time\nData contact detection (DCD) mode enable\nData contact detection (DCD) status\nDevice HNP enabled\nDisconnect detected interrupt mask\nDisconnect detected interrupt\nDMA enable\nDMA request signal enabled for USB OTG HS\nData PID\nData PID\nDevice speed\nData toggle error\nData toggle error mask\nDevice VBUS pulsing time\nErratic error\nEmbedded host enable\nEnable best effort service latency\nEnumeration done\nEnumeration done mask\nEnumerated speed\nEONUM/DPID\nEONUM/DPID\nEnd of periodic frame interrupt\nEnd of periodic frame interrupt mask\nEndpoint direction\nEPDIS\nEPDIS\nEPDISD\nEPDISD\nEndpoint disabled interrupt mask\nEndpoint disabled interrupt mask\nEPENA\nEPENA\nEndpoint mismatch interrupt mask\nEndpoint number (device mode) / Channel number (host mode)\nEndpoint number\nEPTYP\nEPTYP\nEndpoint type\nEarly suspend\nEarly suspend mask\nHost frame counter reset\nFIFO depth\nForce device mode\nForce host mode\nFrame number of the received SOF\nFrame interval\nFrame number (device mode)\nFrame overrun\nFrame overrun mask\nFrame number\nFS/LS PHY clock select\nFS- and LS-only support\nData fetch suspended mask\nFrame time remaining\nGate HCLK\nGlobal IN non-periodic NAK effective\nGlobal non-periodic IN NAK effective mask\nGlobal IN NAK status\nGlobal interrupt mask\nGlobal OUT NAK effective mask\nGlobal OUT NAK status\nGlobal OUT NAK effective\nChannel interrupts\nChannel interrupt mask\nBurst length/type\nHost channels interrupt mask\nHost channels interrupt\nHost negotiation detected\nHost negotiation success\nHNP-capable\nHNP request\nHost negotiation success status change\nHost port interrupt\nHost set HNP enable\nHCLK soft reset\nI2C DatSe0 USB mode\nI2C Device Address\nI2C Enable\nID input pin changed\nIN endpoint interrupt bits\nIN endpoints interrupt mask\nIN endpoint interrupt\nIN EP interrupt mask bits\nIncomplete isochronous IN transfer\nIncomplete isochronous IN transfer mask\nINEPNE\nIN endpoint NAK effective mask\nIN token received with EP mismatch mask\nIN endpoint TxFIFO space available\nIN EP Tx FIFO empty interrupt mask bits\nIncomplete periodic transfer (host mode) / Incomplete \nIncomplete periodic transfer mask (host mode) / Incomplete \nIsochronous OUT packet dropped interrupt\nIsochronous OUT packet dropped interrupt mask\nITTXFE\nIN token received when TxFIFO empty mask\nL1 deep sleep enable\nSleep State Resume OK\nL1 Shallow Sleep enable\nLPM token acknowledge enable\nLPM Channel Index\nLPM support enable\nLPM interrupt mask\nLPM retry count\nLPM retry count status\nLPM response\nLow-speed device\nMulti count\nMulticount\nMode mismatch interrupt\nMode mismatch interrupt mask\nMPSIZ\nMPSIZ\nMaximum packet size\nNAK response received interrupt\nNAK response received interrupt mask\nNAKSTS\nNAKSTS\nVBUS sensing disable\nNon-periodic transmit request queue space available\nNon-periodic TxFIFO empty\nNon-periodic TxFIFO empty mask\nNon-periodic TxFIFO space available\nTop of the non-periodic transmit request queue\nResponse received interrupt mask\nNon-zero-length status OUT handshake\nOdd frame\nOUT endpoint interrupt bits\nOUT endpoints interrupt mask\nOUT endpoint interrupt\nOUT EP interrupt mask bits\nOTEPDIS\nOUT token received when endpoint disabled mask\nOTG interrupt mask\nOTG interrupt\nIndicator complement\nPort connect detected\nPort connect status\nPrimary detection (PD) mode enable\nPrimary detection (PD) status\nPort enable\nPort enable/disable change\nPeriodic frame interval\nInternal high-speed PHY enable.\nPHY Low-power clock select\nFull-speed internal serial transceiver enable\nPHY Suspended\nPacket count\nPacket count\nPacket count\nPacket status (device mode)\nPacket status (host mode)\nPort line status\nPort overcurrent active\nPort overcurrent change\nPower-on programming done\nPort power\nPort resume\nProduct ID field\nPort reset\nHost port interrupt mask\nDM pull-up detection status\nPort speed\nPort suspend\nIndicator pass through\nPort test control\nPeriodic TxFIFO empty\nPeriodic TxFIFO empty level\nPeriodic TxFIFO empty mask\nPeriodic transmit data FIFO space available\nPeriodic transmit request queue space available\nTop of the periodic transmit request queue\nPower down\nPower down\nI2C Register Address\nbRemoteWake value\nReset detected interrupt mask\nRead/Write Indicator\nI2C Read/Write Data\nRemote wakeup signaling\nReceived data PID/SETUP packet count\nRxFIFO depth\nRxFIFO flush\nRxFIFO non-empty\nReceive FIFO non-empty mask\nRAM start address\nSD0PID/SEVNFRM\nSD0PID/SEVNFRM\nSecondary detection (SD) mode enable\nSecondary detection (SD) status\nSoft disconnect\nSession end detected\nSet global IN NAK\nSet global OUT NAK\nPort sleep status\nSNAK\nSNAK\nSend LPM transaction\nSNPM\nSNPM\nSODDFRM\nSODDFRM/SD1PID\nStart of frame\nStart of frame mask\nSOF output enable\nSRP-capable\nSession request\nSession request/new session detected interrupt mask\nSession request/new session detected interrupt\nSession request success\nSession request success status change\nSTALL\nSTALL\nSTALL response received interrupt\nSTALL response received interrupt mask\nStop PHY clock\nSTUP\nSETUP phase done mask\nSuspend status\nTest control\nTOC\nFS timeout calibration\nTimeout condition mask (Non-isochronous endpoints)\nUSB turnaround time\nTermSel DLine pulsing selection\nTransaction error\nTransaction error mask\nTXFE\nTxFIFO empty level\nTxFIFO flush\nTXFNUM\nTxFIFO number\nULPI Auto-resume\nULPI Clock SuspendM\nULPI External VBUS Drive\nULPI external VBUS indicator\nULPI FS/LS select\nULPI interface protect disable\nUSBAEP\nUSBAEP\nUSB reset mask\nUSB reset\nUSB suspend\nUSB suspend mask\nUSB VBUS detection enable\nEnable the VBUS A sensing device\nEnable the VBUS B sensing device\nDevice VBUS discharge time\nVBUS valid override enable\nVBUS valid override value\nResume/remote wakeup detected interrupt\nResume/remote wakeup detected interrupt mask\nTransceiver delay\nXFRC\nXFRC\nTransfer completed\nTransfer completed interrupt mask\nTransfer completed interrupt mask\nTransfer completed mask\nTransfer size\nTransfer size\nTransfer size\nSet global IN NAK\nSet global OUT NAK\nPort sleep status\nSNAK\nSNAK\nSend LPM transaction\nSNPM\nSNPM\nSODDFRM\nSODDFRM/SD1PID\nStart of frame\nStart of frame mask\nSOF output enable\nSRP-capable\nSession request\nSession request/new session detected interrupt mask\nSession request/new session detected interrupt\nSession request success\nSession request success status change\nSTALL\nSTALL\nSTALL response received interrupt\nSTALL response received interrupt mask\nStop PHY clock\nSTUP\nSETUP phase done mask\nSuspend status\nTest control\nTOC\nFS timeout calibration\nTimeout condition mask (Non-isochronous endpoints)\nUSB turnaround time\nTermSel DLine pulsing selection\nTransaction error\nTransaction error mask\nTXFE\nTxFIFO empty level\nTxFIFO flush\nTXFNUM\nTxFIFO number\nULPI Auto-resume\nULPI Clock SuspendM\nULPI External VBUS Drive\nULPI external VBUS indicator\nULPI FS/LS select\nULPI interface protect disable\nUSBAEP\nUSBAEP\nUSB reset mask\nUSB reset\nUSB suspend\nUSB suspend mask\nUSB VBUS detection enable\nEnable the VBUS A sensing device\nEnable the VBUS B sensing device\nDevice VBUS discharge time\nVBUS valid override enable\nVBUS valid override value\nResume/remote wakeup detected interrupt\nResume/remote wakeup detected interrupt mask\nTransceiver delay\nXFRC\nXFRC\nTransfer completed\nTransfer completed interrupt mask\nTransfer completed interrupt mask\nTransfer completed mask\nTransfer size\nTransfer size\nTransfer size\nChannel halted (triggers an interrupt)\nData toggle error (triggers an interrupt)\n80% of the frame interval\n85% of the frame interval\n90% of the frame interval\n95% of the frame interval\nFull speed using external ULPI PHY\nFull speed using internal embedded PHY\nHigh speed\nIN transfer completed (triggers an interrupt)\nIN data packet received\nOUT transfer completed (triggers an interrupt)\nOUT data packet received\nGlobal OUT NAK (triggers an interrupt)\nSETUP transaction completed (triggers an interrupt)\nSETUP data packet received\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nParallel synchronous slave interface.\nPSSI control register.\nPSSI data register.\nReturns the argument unchanged.\nPSSI interrupt clear register.\nPSSI interrupt enable register.\nCalls <code>U::from(self)</code>.\nPSSI masked interrupt status register.\nPSSI raw interrupt status register.\nPSSI status register.\nPSSI control register.\nPSSI data register.\nPSSI interrupt clear register.\nPSSI interrupt enable register.\nPSSI masked interrupt status register.\nPSSI raw interrupt status register.\nPSSI status register.\nData byte 0.\nParallel data clock polarity This bit configures the \nData enable (PSSI_DE) polarity This bit indicates the \nData enable and ready configuration When the PSSI_RDY \nDMA enable bit.\nExtended data mode.\nPSSI enable The contents of the FIFO are flushed when \nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nData direction selection bit.\nData buffer overrun/underrun interrupt enable.\nData buffer overrun/underrun interrupt status clear \nData buffer overrun/underrun masked interrupt status This \nData buffer overrun/underrun raw interrupt status This bit \nReady (PSSI_RDY) polarity This bit indicates the level on \nFIFO is ready to transfer one byte.\nFIFO is ready to transfer four bytes.\nData byte 0.\nParallel data clock polarity This bit configures the \nData enable (PSSI_DE) polarity This bit indicates the \nData enable and ready configuration When the PSSI_RDY \nDMA enable bit.\nExtended data mode.\nPSSI enable The contents of the FIFO are flushed when \nData direction selection bit.\nData buffer overrun/underrun interrupt enable.\nData buffer overrun/underrun interrupt status clear \nData buffer overrun/underrun masked interrupt status This \nData buffer overrun/underrun raw interrupt status This bit \nReady (PSSI_RDY) polarity This bit indicates the level on \nFIFO is ready to transfer one byte.\nFIFO is ready to transfer four bytes.\nPSSI_DE active high (1 indicates that data is valid).\nPSSI_RDY active high (1 indicates that the receiver is \nPSSI_DE active low (0 indicates that data is valid).\nPSSI_RDY active low (0 indicates that the receiver is \nThe interface captures 16-bit data on every parallel data \nInterface captures 8-bit data on every parallel data clock.\nOnly PSSI_DE enabled.\nOnly PSSI_DE function enabled, but mapped to PSSI_RDY pin.\nPSSI_DE and PSSI_RDY both disabled.\nFalling edge active for inputs or rising edge active for \nOnly PSSI_RDY enabled.\nBoth PSSI_RDY and PSSI_DE features enabled - bidirectional \nBoth PSSI_RDY and PSSI_DE alternate functions enabled.\nBoth PSSI_RDY and PSSI_DE features enabled - bidirectional \nOnly PSSI_RDY function enabled, but mapped to PSSI_DE pin.\nData is input synchronously with PSSI_PDCK.\nRising edge active for inputs or falling edge active for \nData is output synchronously with PSSI_PDCK.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nPWR\nThis register allows controlling CPU1 power.\nPWR control register 1\nThis register is not reset by wakeup from Standby mode, \nReset only by POR only, not reset by wakeup from Standby \nPWR control status register 1\nThis register allows controlling D3 domain power.Following \nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nreset only by system reset, not reset by wakeup from \nReset only by system reset, not reset by wakeup from \nreset only by system reset, not reset by wakeup from \nThis register allows controlling CPU1 power.\nPWR control register 1\nThis register is not reset by wakeup from Standby mode, \nReset only by POR only, not reset by wakeup from Standby \nPWR control status register 1\nThis register allows controlling D3 domain power.Following \nreset only by system reset, not reset by wakeup from \nReset only by system reset, not reset by wakeup from \nreset only by system reset, not reset by wakeup from \nVOS currently applied for VCORE voltage scaling selection. \nVoltage levels ready bit for currently used VOS and \nAnalog voltage detector level selection These bits select \nPeripheral voltage monitor on VDDA enable\nAnalog voltage detector output on VDDA This bit is set and \nBackup regulator enable When set, the Backup regulator \nBackup regulator ready This bit is set by hardware to \nPower management unit bypass\nClear D1 domain CPU1 Standby, Stop and HOLD flags (always \nDisable backup domain write protection In reset state, the \nFlash low-power mode in DStop mode This bit allows to \nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nReturns the argument unchanged.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nCalls <code>U::from(self)</code>.\nLow drop-out regulator enable\nLow-power Deepsleep with SVOS3 (SVOS4 and SVOS5 always use \nVBAT and temperature monitoring enable When set, the VBAT \nD1 domain Power Down Deepsleep selection. This bit allows \nD2 domain Power Down Deepsleep. This bit allows CPU1 to \nSystem D3 domain Power Down Deepsleep. This bit allows \nProgrammable voltage detector level selection These bits \nProgrammable voltage detector enable\nProgrammable voltage detect output This bit is set and \nKeep system D3 domain in Run mode regardless of the CPU \nSystem Standby flag This bit is set by hardware and \nD1 domain DStandby flag This bit is set by hardware and \nD2 domain DStandby flag This bit is set by hardware and \nSD converter Enable\nStep-down converter forced ON and in High Power MR mode\nSMPS step-down converter external supply ready\nStep-down converter voltage output level selection\nVOS currently applied for VCORE voltage scaling selection. \nVoltage levels ready bit for currently used VOS and \nAnalog voltage detector level selection These bits select \nPeripheral voltage monitor on VDDA enable\nAnalog voltage detector output on VDDA This bit is set and \nBackup regulator enable When set, the Backup regulator \nBackup regulator ready This bit is set by hardware to \nPower management unit bypass\nClear D1 domain CPU1 Standby, Stop and HOLD flags (always \nDisable backup domain write protection In reset state, the \nFlash low-power mode in DStop mode This bit allows to \nLow drop-out regulator enable\nLow-power Deepsleep with SVOS3 (SVOS4 and SVOS5 always use \nVBAT and temperature monitoring enable When set, the VBAT \nD1 domain Power Down Deepsleep selection. This bit allows \nD2 domain Power Down Deepsleep. This bit allows CPU1 to \nSystem D3 domain Power Down Deepsleep. This bit allows \nProgrammable voltage detector level selection These bits \nProgrammable voltage detector enable\nProgrammable voltage detect output This bit is set and \nKeep system D3 domain in Run mode regardless of the CPU \nSystem Standby flag This bit is set by hardware and \nD1 domain DStandby flag This bit is set by hardware and \nD2 domain DStandby flag This bit is set by hardware and \nSD converter Enable\nStep-down converter forced ON and in High Power MR mode\nSMPS step-down converter external supply ready\nStep-down converter voltage output level selection\nSTOP flag This bit is set by hardware and cleared only by \nSystem Stop mode voltage scaling selection These bits \nTemperature level monitoring versus high threshold\nTemperature level monitoring versus low threshold\nVDD33USB voltage level detector enable.\nUSB supply ready.\nUSB regulator enable.\nVBAT level monitoring versus high threshold\nVBAT level monitoring versus low threshold\nVBAT charging enable\nVBAT charging resistor selection\nVoltage scaling selection according to performance These \nVOS Ready bit for VCORE voltage scaling output selection. \nClear Wakeup pin flag for WKUP. These bits are always read \nEnable Wakeup Pin WKUPn+1 Each bit is set and cleared by \nWakeup pin WKUPF flag. This bit is set by hardware and \nWakeup pin polarity bit for WKUPn-7 These bits define the \nWakeup pin pull configuration\nSTOP flag This bit is set by hardware and cleared only by \nSystem Stop mode voltage scaling selection These bits \nTemperature level monitoring versus high threshold\nTemperature level monitoring versus low threshold\nVDD33USB voltage level detector enable.\nUSB supply ready.\nUSB regulator enable.")