$date
	Sat Sep  1 13:34:13 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$var wire 1 $ s $end
$var wire 1 % t0 $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
1#
0"
0!
$end
#20
1!
0%
1'
1$
#40
1&
1!
1%
0'
0$
0#
1"
#60
0!
0&
0%
1$
#100
