// Seed: 3975096166
module module_0 ();
  assign id_1#(
      .id_1(1),
      .id_1(id_1),
      .id_1(1),
      .id_1(1 & 1),
      .id_1(1)
  ) = id_1;
  logic [7:0] id_2;
  assign id_2[1] = 1 ? 1 : 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    input  tri1  id_2,
    output wor   id_3
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
