INFO: [VRFC 10-2263] Analyzing Verilog file "D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/intern_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intern_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/trig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trigger_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/logic_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_in
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/test_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/bd/design_1/ip/design_1_logic_in_0_0/sim/design_1_logic_in_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_logic_in_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/bd/design_1/ip/design_1_test_ram_0_0/sim/design_1_test_ram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_test_ram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sim_1/new/logic_intb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_intb
