# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 13:47:48 on Jan 02,2024
# vlog -reportprogress 300 -vlog01compat -work presynth C:/EDA/kaohe/vend_test/hdl/vend_mealy.v 
# -- Compiling module vend_mealy
# 
# Top level modules:
# 	vend_mealy
# End time: 13:47:48 on Jan 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 13:47:48 on Jan 02,2024
# vlog -reportprogress 300 -vlog01compat -work presynth C:/EDA/kaohe/vend_test/hdl/vend_moore.v 
# -- Compiling module vend_moore
# 
# Top level modules:
# 	vend_moore
# End time: 13:47:48 on Jan 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 13:47:48 on Jan 02,2024
# vlog -reportprogress 300 -vlog01compat -work presynth C:/EDA/kaohe/vend_test/component/work/vend_test/vend_test.v 
# -- Compiling module vend_test
# 
# Top level modules:
# 	vend_test
# End time: 13:47:48 on Jan 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 13:47:48 on Jan 02,2024
# vlog -reportprogress 300 "+incdir+C:/EDA/kaohe/vend_test/stimulus" -vlog01compat -work presynth C:/EDA/kaohe/vend_test/stimulus/testbench_vend.v 
# -- Compiling module testbench_vend
# 
# Top level modules:
# 	testbench_vend
# End time: 13:47:48 on Jan 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.testbench_vend 
# Start time: 13:47:48 on Jan 02,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading presynth.testbench_vend
# Loading presynth.vend_test
# Loading presynth.vend_mealy
# Loading presynth.vend_moore
# ** Note: $finish    : C:/EDA/kaohe/vend_test/stimulus/testbench_vend.v(65)
#    Time: 600 ns  Iteration: 0  Instance: /testbench_vend
# 1
# Break in Module testbench_vend at C:/EDA/kaohe/vend_test/stimulus/testbench_vend.v line 65
# End time: 13:48:21 on Jan 02,2024, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
