Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: StreamInputHandler.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "StreamInputHandler.prj"
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : { "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/" "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/" }

---- Target Parameters
Output File Name                   : "StreamInputHandler"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg900

---- Source Options
Top Module Name                    : StreamInputHandler
Verilog Macros                     : { PICO_DDR3 PICO_DDR3_NETLIST }
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : Rebuilt
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"source" "../ipcore_dir" "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_dir/stream_data_sync_buffer.v" into library work
Parsing module <stream_data_sync_buffer>.
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/StreamInputHandler.v" into library work
Parsing module <StreamInputHandler>.
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_dir/system_clk_gen/example_design/system_clk_gen_exdes.v" into library work
Parsing module <system_clk_gen_exdes>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <StreamInputHandler>.

Elaborating module <stream_data_sync_buffer>.
WARNING:HDLCompiler:1499 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_dir/stream_data_sync_buffer.v" Line 39: Empty module <stream_data_sync_buffer> remains a black box.
WARNING:HDLCompiler:413 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/StreamInputHandler.v" Line 173: Result of 17-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <StreamInputHandler>.
    Related source file is "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/StreamInputHandler.v".
        NUM_PES = 64
    Found 16-bit register for signal <num_query_blocks>.
    Found 16-bit register for signal <query_block_cnt>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <query_block_cnt[15]_GND_1_o_add_23_OUT> created at line 173.
    Found 16-bit comparator equal for signal <query_block_cnt[15]_num_query_blocks[15]_equal_14_o> created at line 127
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <StreamInputHandler> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Registers                                            : 2
 16-bit register                                       : 2
# Comparators                                          : 1
 16-bit comparator equal                               : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../ipcore_dir/stream_data_sync_buffer.ngc>.
Loading core <stream_data_sync_buffer> for timing and area information for instance <sdsb>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 1
 16-bit comparator equal                               : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------

Optimizing unit <StreamInputHandler> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block StreamInputHandler, actual ratio is 0.

Pipelining and Register Balancing Report ...

Processing Unit <StreamInputHandler> :
	Register(s) query_block_cnt_10 has(ve) been backward balanced into : query_block_cnt_10_BRB0 query_block_cnt_10_BRB1 query_block_cnt_10_BRB2 query_block_cnt_10_BRB3 query_block_cnt_10_BRB4.
	Register(s) query_block_cnt_11 has(ve) been backward balanced into : query_block_cnt_11_BRB0 query_block_cnt_11_BRB1 query_block_cnt_11_BRB2 query_block_cnt_11_BRB3 query_block_cnt_11_BRB4.
	Register(s) query_block_cnt_12 has(ve) been backward balanced into : query_block_cnt_12_BRB0 query_block_cnt_12_BRB1 query_block_cnt_12_BRB2 query_block_cnt_12_BRB3 query_block_cnt_12_BRB4.
	Register(s) query_block_cnt_13 has(ve) been backward balanced into : query_block_cnt_13_BRB0 query_block_cnt_13_BRB1 query_block_cnt_13_BRB2 query_block_cnt_13_BRB3 query_block_cnt_13_BRB4.
	Register(s) query_block_cnt_14 has(ve) been backward balanced into : query_block_cnt_14_BRB0 query_block_cnt_14_BRB1 query_block_cnt_14_BRB2 query_block_cnt_14_BRB3 query_block_cnt_14_BRB4.
	Register(s) query_block_cnt_15 has(ve) been backward balanced into : query_block_cnt_15_BRB0 query_block_cnt_15_BRB1 query_block_cnt_15_BRB2 query_block_cnt_15_BRB3 query_block_cnt_15_BRB4.
	Register(s) query_block_cnt_3 has(ve) been backward balanced into : query_block_cnt_3_BRB0 query_block_cnt_3_BRB1 query_block_cnt_3_BRB2 query_block_cnt_3_BRB3 query_block_cnt_3_BRB4.
	Register(s) query_block_cnt_4 has(ve) been backward balanced into : query_block_cnt_4_BRB0 query_block_cnt_4_BRB1 query_block_cnt_4_BRB2 query_block_cnt_4_BRB3 query_block_cnt_4_BRB4.
	Register(s) query_block_cnt_5 has(ve) been backward balanced into : query_block_cnt_5_BRB0 query_block_cnt_5_BRB1 query_block_cnt_5_BRB2 query_block_cnt_5_BRB3 query_block_cnt_5_BRB4.
	Register(s) query_block_cnt_6 has(ve) been backward balanced into : query_block_cnt_6_BRB0 query_block_cnt_6_BRB1 query_block_cnt_6_BRB2 query_block_cnt_6_BRB3 query_block_cnt_6_BRB4.
	Register(s) query_block_cnt_7 has(ve) been backward balanced into : query_block_cnt_7_BRB0 query_block_cnt_7_BRB1 query_block_cnt_7_BRB2 query_block_cnt_7_BRB3 query_block_cnt_7_BRB4.
	Register(s) query_block_cnt_8 has(ve) been backward balanced into : query_block_cnt_8_BRB0 query_block_cnt_8_BRB1 query_block_cnt_8_BRB2 query_block_cnt_8_BRB3 query_block_cnt_8_BRB4.
	Register(s) query_block_cnt_9 has(ve) been backward balanced into : query_block_cnt_9_BRB0 query_block_cnt_9_BRB1 query_block_cnt_9_BRB2 query_block_cnt_9_BRB3 query_block_cnt_9_BRB4.
	Register(s) state_FSM_FFd2 has(ve) been backward balanced into : state_FSM_FFd2_BRB0 state_FSM_FFd2_BRB1 state_FSM_FFd2_BRB2 state_FSM_FFd2_BRB3 state_FSM_FFd2_BRB4.
Unit <StreamInputHandler> processed.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 90
 Flip-Flops                                            : 90

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : StreamInputHandler.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 130
#      GND                         : 2
#      INV                         : 4
#      LUT1                        : 16
#      LUT2                        : 19
#      LUT3                        : 9
#      LUT4                        : 12
#      LUT5                        : 17
#      LUT6                        : 11
#      MUXCY                       : 23
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 416
#      FD                          : 45
#      FDC                         : 36
#      FDCE                        : 273
#      FDP                         : 10
#      FDPE                        : 3
#      FDR                         : 32
#      FDRE                        : 16
#      FDS                         : 1
# RAMS                             : 23
#      RAM32M                      : 21
#      RAM32X1D                    : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 379
#      IBUF                        : 132
#      OBUF                        : 247

Device utilization summary:
---------------------------

Selected Device : 7k325tffg900-2 


Slice Logic Utilization: 
 Number of Slice Registers:             416  out of  407600     0%  
 Number of Slice LUTs:                  176  out of  203800     0%  
    Number used as Logic:                88  out of  203800     0%  
    Number used as Memory:               88  out of  64000     0%  
       Number used as RAM:               88

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    532
   Number with an unused Flip Flop:     116  out of    532    21%  
   Number with an unused LUT:           356  out of    532    66%  
   Number of fully used LUT-FF pairs:    60  out of    532    11%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                         381
 Number of bonded IOBs:                 381  out of    500    76%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    200     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 381   |
si_clk                             | BUFGP                  | 58    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.624ns (Maximum Frequency: 381.111MHz)
   Minimum input arrival time before clock: 1.813ns
   Maximum output required time after clock: 1.142ns
   Maximum combinational path delay: 0.744ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.624ns (frequency: 381.111MHz)
  Total number of paths / destination ports: 4272 / 941
-------------------------------------------------------------------------
Delay:               2.624ns (Levels of Logic = 4)
  Source:            state_FSM_FFd2_BRB0 (FF)
  Destination:       sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_127 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FSM_FFd2_BRB0 to sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.236   0.603  state_FSM_FFd2_BRB0 (state_FSM_FFd2_BRB0)
     LUT5:I0->O           20   0.043   0.456  state_FSM_FFd2-In1 (state_FSM_FFd2)
     LUT4:I3->O            6   0.043   0.550  sdsb_rd_en1 (sdsb_rd_en)
     begin scope: 'sdsb:rd_en'
     LUT4:I0->O          136   0.043   0.488  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i)
     FDCE:CE                   0.161          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    ----------------------------------------
    Total                      2.624ns (0.526ns logic, 2.098ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'si_clk'
  Clock period: 2.022ns (frequency: 494.667MHz)
  Total number of paths / destination ports: 273 / 188
-------------------------------------------------------------------------
Delay:               2.022ns (Levels of Logic = 3)
  Source:            sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21 (RAM)
  Source Clock:      si_clk rising
  Destination Clock: si_clk rising

  Data Path: sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.236   0.405  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (full)
     end scope: 'sdsb:full'
     LUT2:I0->O            3   0.043   0.417  si_rdy1 (si_rdy_OBUF)
     begin scope: 'sdsb:wr_en'
     LUT2:I0->O           35   0.043   0.469  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     RAM32M:WE                 0.408          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
    ----------------------------------------
    Total                      2.022ns (0.730ns logic, 1.292ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 591 / 321
-------------------------------------------------------------------------
Offset:              1.813ns (Levels of Logic = 4)
  Source:            query_info_rdy_in (PAD)
  Destination:       sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_127 (FF)
  Destination Clock: clk rising

  Data Path: query_info_rdy_in to sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.527  query_info_rdy_in_IBUF (query_info_rdy_in_IBUF)
     LUT4:I0->O            6   0.043   0.550  sdsb_rd_en1 (sdsb_rd_en)
     begin scope: 'sdsb:rd_en'
     LUT4:I0->O          136   0.043   0.488  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i)
     FDCE:CE                   0.161          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    ----------------------------------------
    Total                      1.813ns (0.247ns logic, 1.566ns route)
                                       (13.6% logic, 86.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'si_clk'
  Total number of paths / destination ports: 166 / 166
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 4)
  Source:            si_valid (PAD)
  Destination:       sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21 (RAM)
  Destination Clock: si_clk rising

  Data Path: si_valid to sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.350  si_valid_IBUF (si_valid_IBUF)
     LUT2:I1->O            3   0.043   0.417  si_rdy1 (si_rdy_OBUF)
     begin scope: 'sdsb:wr_en'
     LUT2:I0->O           35   0.043   0.469  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     RAM32M:WE                 0.408          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3
    ----------------------------------------
    Total                      1.731ns (0.494ns logic, 1.237ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 248 / 246
-------------------------------------------------------------------------
Offset:              1.142ns (Levels of Logic = 2)
  Source:            state_FSM_FFd1 (FF)
  Destination:       query_info_valid_out (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd1 to query_info_valid_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             23   0.236   0.524  state_FSM_FFd1 (state_FSM_FFd1)
     LUT2:I0->O            1   0.043   0.339  Mmux_query_info_valid_out11 (query_info_valid_out_OBUF)
     OBUF:I->O                 0.000          query_info_valid_out_OBUF (query_info_valid_out)
    ----------------------------------------
    Total                      1.142ns (0.279ns logic, 0.863ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'si_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.035ns (Levels of Logic = 3)
  Source:            sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       si_rdy (PAD)
  Source Clock:      si_clk rising

  Data Path: sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to si_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.236   0.405  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (full)
     end scope: 'sdsb:full'
     LUT2:I0->O            3   0.043   0.351  si_rdy1 (si_rdy_OBUF)
     OBUF:I->O                 0.000          si_rdy_OBUF (si_rdy)
    ----------------------------------------
    Total                      1.035ns (0.279ns logic, 0.756ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.744ns (Levels of Logic = 3)
  Source:            si_valid (PAD)
  Destination:       si_rdy (PAD)

  Data Path: si_valid to si_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.350  si_valid_IBUF (si_valid_IBUF)
     LUT2:I1->O            3   0.043   0.351  si_rdy1 (si_rdy_OBUF)
     OBUF:I->O                 0.000          si_rdy_OBUF (si_rdy)
    ----------------------------------------
    Total                      0.744ns (0.043ns logic, 0.701ns route)
                                       (5.8% logic, 94.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.624|         |         |         |
si_clk         |    1.708|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock si_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.143|         |         |         |
si_clk         |    2.022|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 12.84 secs
 
--> 


Total memory usage is 512100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

