{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574276861156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574276861157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 13:07:40 2019 " "Processing started: Wed Nov 20 13:07:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574276861157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574276861157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574276861157 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1574276861316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574276862049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574276862049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276862103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276862103 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574276862949 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1574276862949 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1574276862988 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1574276863013 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1574276863023 ""}
{ "Info" "ISTA_SDC_FOUND" "finalProject.sdc " "Reading SDC File: 'finalProject.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1574276863046 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574276863047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 142 OTG_INT port " "Ignored filter at finalProject.sdc(142): OTG_INT could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 142 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay finalProject.sdc 142 Argument <targets> is an empty collection " "Ignored set_input_delay at finalProject.sdc(142): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{OTG_INT\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{OTG_INT\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863052 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay finalProject.sdc 143 Argument <targets> is an empty collection " "Ignored set_input_delay at finalProject.sdc(143): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_INT\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_INT\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863052 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 261 VGA_R\[0\] port " "Ignored filter at finalProject.sdc(261): VGA_R\[0\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 261 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 261 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(261): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[0\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 261 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863056 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 262 VGA_R\[1\] port " "Ignored filter at finalProject.sdc(262): VGA_R\[1\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 262 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 262 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(262): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[1\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 262 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863057 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 262 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 263 VGA_R\[2\] port " "Ignored filter at finalProject.sdc(263): VGA_R\[2\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 263 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 263 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(263): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[2\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 263 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863057 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 263 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 264 VGA_R\[3\] port " "Ignored filter at finalProject.sdc(264): VGA_R\[3\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 264 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 264 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(264): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[3\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 264 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863057 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 264 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 265 VGA_R\[4\] port " "Ignored filter at finalProject.sdc(265): VGA_R\[4\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 265 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 265 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(265): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[4\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 265 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863058 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 265 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 266 VGA_R\[5\] port " "Ignored filter at finalProject.sdc(266): VGA_R\[5\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 266 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 266 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(266): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[5\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 266 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863058 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 266 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 267 VGA_R\[6\] port " "Ignored filter at finalProject.sdc(267): VGA_R\[6\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 267 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 267 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(267): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[6\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 267 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863059 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 267 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 268 VGA_R\[7\] port " "Ignored filter at finalProject.sdc(268): VGA_R\[7\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 268 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 268 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(268): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_R\[7\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 268 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863059 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 268 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 269 VGA_G\[0\] port " "Ignored filter at finalProject.sdc(269): VGA_G\[0\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 269 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 269 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(269): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[0\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 269 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863059 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 269 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 270 VGA_G\[1\] port " "Ignored filter at finalProject.sdc(270): VGA_G\[1\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 270 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 270 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(270): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[1\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 270 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863060 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 270 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 271 VGA_G\[2\] port " "Ignored filter at finalProject.sdc(271): VGA_G\[2\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 271 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 271 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(271): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[2\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 271 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863060 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 271 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 272 VGA_G\[3\] port " "Ignored filter at finalProject.sdc(272): VGA_G\[3\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 272 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 272 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(272): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[3\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 272 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863061 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 272 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 273 VGA_G\[4\] port " "Ignored filter at finalProject.sdc(273): VGA_G\[4\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 273 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 273 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(273): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[4\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 273 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863061 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 273 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 274 VGA_G\[5\] port " "Ignored filter at finalProject.sdc(274): VGA_G\[5\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 274 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 274 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(274): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[5\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 274 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863062 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 274 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 275 VGA_G\[6\] port " "Ignored filter at finalProject.sdc(275): VGA_G\[6\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 275 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 275 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(275): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[6\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 275 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863062 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 275 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 276 VGA_G\[7\] port " "Ignored filter at finalProject.sdc(276): VGA_G\[7\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 276 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 276 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(276): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_G\[7\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 276 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863063 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 276 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 277 VGA_B\[0\] port " "Ignored filter at finalProject.sdc(277): VGA_B\[0\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 277 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 277 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(277): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[0\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863063 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 278 VGA_B\[1\] port " "Ignored filter at finalProject.sdc(278): VGA_B\[1\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 278 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(278): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[1\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863064 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 279 VGA_B\[2\] port " "Ignored filter at finalProject.sdc(279): VGA_B\[2\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 279 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 279 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(279): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[2\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863065 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 280 VGA_B\[3\] port " "Ignored filter at finalProject.sdc(280): VGA_B\[3\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 280 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 280 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(280): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[3\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 280 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863065 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 280 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 281 VGA_B\[4\] port " "Ignored filter at finalProject.sdc(281): VGA_B\[4\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 281 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 281 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(281): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[4\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 281 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863066 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 282 VGA_B\[5\] port " "Ignored filter at finalProject.sdc(282): VGA_B\[5\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 282 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 282 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(282): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[5\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 282 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863066 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 282 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 283 VGA_B\[6\] port " "Ignored filter at finalProject.sdc(283): VGA_B\[6\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 283 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 283 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(283): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[6\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 283 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863067 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 283 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 284 VGA_B\[7\] port " "Ignored filter at finalProject.sdc(284): VGA_B\[7\] could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 284 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 284 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(284): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_B\[7\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 284 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863068 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 284 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 285 VGA_CLK port " "Ignored filter at finalProject.sdc(285): VGA_CLK could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 285 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 285 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(285): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_CLK\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_CLK\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 285 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863068 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 285 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 286 VGA_SYNC_N port " "Ignored filter at finalProject.sdc(286): VGA_SYNC_N could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 286 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 286 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(286): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_SYNC_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_SYNC_N\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 286 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863069 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 286 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 287 VGA_BLANK_N port " "Ignored filter at finalProject.sdc(287): VGA_BLANK_N could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 287 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 287 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(287): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_BLANK_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_BLANK_N\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 287 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863069 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 287 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 288 VGA_VS port " "Ignored filter at finalProject.sdc(288): VGA_VS could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 288 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 288 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(288): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_VS\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_VS\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 288 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863070 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 288 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 289 VGA_HS port " "Ignored filter at finalProject.sdc(289): VGA_HS could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 289 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 289 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(289): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_HS\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{VGA_HS\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 289 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863070 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 289 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 307 OTG_RD_N port " "Ignored filter at finalProject.sdc(307): OTG_RD_N could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 307 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 307 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(307): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_RD_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_RD_N\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 307 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863072 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 307 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 308 OTG_WR_N port " "Ignored filter at finalProject.sdc(308): OTG_WR_N could not be matched with a port" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 308 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay finalProject.sdc 308 Argument <targets> is an empty collection " "Ignored set_output_delay at finalProject.sdc(308): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_WR_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_WR_N\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 308 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863072 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 308 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 328 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at finalProject.sdc(328): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 328 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 328 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at finalProject.sdc(328): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 328 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 328 Argument <from> is an empty collection " "Ignored set_false_path at finalProject.sdc(328): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 328 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863074 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 328 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 328 Argument <to> is an empty collection " "Ignored set_false_path at finalProject.sdc(328): Argument <to> is an empty collection" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 328 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 329 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at finalProject.sdc(329): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 329 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 329 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at finalProject.sdc(329): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 329 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 329 Argument <from> is an empty collection " "Ignored set_false_path at finalProject.sdc(329): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 329 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863075 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 329 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 329 Argument <to> is an empty collection " "Ignored set_false_path at finalProject.sdc(329): Argument <to> is an empty collection" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 329 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 330 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at finalProject.sdc(330): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 330 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 330 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at finalProject.sdc(330): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 330 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 330 Argument <from> is an empty collection " "Ignored set_false_path at finalProject.sdc(330): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 330 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863077 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 330 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 330 Argument <to> is an empty collection " "Ignored set_false_path at finalProject.sdc(330): Argument <to> is an empty collection" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 330 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 331 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at finalProject.sdc(331): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 331 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 331 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at finalProject.sdc(331): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 331 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 331 Argument <from> is an empty collection " "Ignored set_false_path at finalProject.sdc(331): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 331 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863078 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 331 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 331 Argument <to> is an empty collection " "Ignored set_false_path at finalProject.sdc(331): Argument <to> is an empty collection" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 331 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 332 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at finalProject.sdc(332): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 332 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 332 Argument <from> is an empty collection " "Ignored set_false_path at finalProject.sdc(332): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 332 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863080 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 332 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 332 Argument <to> is an empty collection " "Ignored set_false_path at finalProject.sdc(332): Argument <to> is an empty collection" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 332 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 333 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at finalProject.sdc(333): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 333 Argument <from> is an empty collection " "Ignored set_false_path at finalProject.sdc(333): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863081 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 333 Argument <to> is an empty collection " "Ignored set_false_path at finalProject.sdc(333): Argument <to> is an empty collection" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 334 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at finalProject.sdc(334): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 334 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 334 Argument <to> is an empty collection " "Ignored set_false_path at finalProject.sdc(334): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 334 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863082 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 334 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "finalProject.sdc 335 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at finalProject.sdc(335): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 335 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path finalProject.sdc 335 Argument <to> is an empty collection " "Ignored set_false_path at finalProject.sdc(335): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 335 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574276863082 ""}  } { { "C:/ECE-385/FinalProject/finalProject.sdc" "" { Text "C:/ECE-385/FinalProject/finalProject.sdc" 335 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574276863082 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface_plat:audio_transmit\|audio_interface:A1\|i2c_counter\[9\] " "Node: audio_interface_plat:audio_transmit\|audio_interface:A1\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface_plat:audio_transmit\|audio_interface:A1\|word_count\[0\] audio_interface_plat:audio_transmit\|audio_interface:A1\|i2c_counter\[9\] " "Register audio_interface_plat:audio_transmit\|audio_interface:A1\|word_count\[0\] is being clocked by audio_interface_plat:audio_transmit\|audio_interface:A1\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574276863107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574276863107 "|Final_Project_top|audio_interface_plat:audio_transmit|audio_interface:A1|i2c_counter[9]"}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[0\] rising main_clk_50 fall max " "Port \"HEX0\[0\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863124 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[0\] rising main_clk_50 rise max " "Port \"HEX0\[0\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863124 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[1\] rising main_clk_50 fall max " "Port \"HEX0\[1\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863124 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[1\] rising main_clk_50 rise max " "Port \"HEX0\[1\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863124 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[2\] rising main_clk_50 fall max " "Port \"HEX0\[2\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863124 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[2\] rising main_clk_50 rise max " "Port \"HEX0\[2\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863124 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[3\] rising main_clk_50 fall max " "Port \"HEX0\[3\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863124 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[3\] rising main_clk_50 rise max " "Port \"HEX0\[3\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[4\] rising main_clk_50 fall max " "Port \"HEX0\[4\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[4\] rising main_clk_50 rise max " "Port \"HEX0\[4\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[5\] rising main_clk_50 fall max " "Port \"HEX0\[5\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[5\] rising main_clk_50 rise max " "Port \"HEX0\[5\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[6\] rising main_clk_50 fall max " "Port \"HEX0\[6\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX0\[6\] rising main_clk_50 rise max " "Port \"HEX0\[6\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[0\] rising main_clk_50 fall max " "Port \"HEX1\[0\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[0\] rising main_clk_50 rise max " "Port \"HEX1\[0\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[1\] rising main_clk_50 fall max " "Port \"HEX1\[1\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[1\] rising main_clk_50 rise max " "Port \"HEX1\[1\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[2\] rising main_clk_50 fall max " "Port \"HEX1\[2\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[2\] rising main_clk_50 rise max " "Port \"HEX1\[2\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[3\] rising main_clk_50 fall max " "Port \"HEX1\[3\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[3\] rising main_clk_50 rise max " "Port \"HEX1\[3\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[4\] rising main_clk_50 fall max " "Port \"HEX1\[4\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[4\] rising main_clk_50 rise max " "Port \"HEX1\[4\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[5\] rising main_clk_50 fall max " "Port \"HEX1\[5\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[5\] rising main_clk_50 rise max " "Port \"HEX1\[5\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[6\] rising main_clk_50 fall max " "Port \"HEX1\[6\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output HEX1\[6\] rising main_clk_50 rise max " "Port \"HEX1\[6\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_ADDR\[0\] rising main_clk_50 fall max " "Port \"OTG_ADDR\[0\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_ADDR\[0\] rising main_clk_50 rise max " "Port \"OTG_ADDR\[0\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_ADDR\[1\] rising main_clk_50 fall max " "Port \"OTG_ADDR\[1\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_ADDR\[1\] rising main_clk_50 rise max " "Port \"OTG_ADDR\[1\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_CS_N rising main_clk_50 fall max " "Port \"OTG_CS_N\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_CS_N rising main_clk_50 rise max " "Port \"OTG_CS_N\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[0\] rising main_clk_50 fall max " "Port \"OTG_DATA\[0\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[0\] rising main_clk_50 rise max " "Port \"OTG_DATA\[0\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863125 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[10\] rising main_clk_50 fall max " "Port \"OTG_DATA\[10\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[10\] rising main_clk_50 rise max " "Port \"OTG_DATA\[10\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[11\] rising main_clk_50 fall max " "Port \"OTG_DATA\[11\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[11\] rising main_clk_50 rise max " "Port \"OTG_DATA\[11\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[12\] rising main_clk_50 fall max " "Port \"OTG_DATA\[12\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[12\] rising main_clk_50 rise max " "Port \"OTG_DATA\[12\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[13\] rising main_clk_50 fall max " "Port \"OTG_DATA\[13\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[13\] rising main_clk_50 rise max " "Port \"OTG_DATA\[13\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[14\] rising main_clk_50 fall max " "Port \"OTG_DATA\[14\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[14\] rising main_clk_50 rise max " "Port \"OTG_DATA\[14\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[15\] rising main_clk_50 fall max " "Port \"OTG_DATA\[15\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[15\] rising main_clk_50 rise max " "Port \"OTG_DATA\[15\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[1\] rising main_clk_50 fall max " "Port \"OTG_DATA\[1\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[1\] rising main_clk_50 rise max " "Port \"OTG_DATA\[1\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[2\] rising main_clk_50 fall max " "Port \"OTG_DATA\[2\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[2\] rising main_clk_50 rise max " "Port \"OTG_DATA\[2\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[3\] rising main_clk_50 fall max " "Port \"OTG_DATA\[3\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[3\] rising main_clk_50 rise max " "Port \"OTG_DATA\[3\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[4\] rising main_clk_50 fall max " "Port \"OTG_DATA\[4\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[4\] rising main_clk_50 rise max " "Port \"OTG_DATA\[4\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[5\] rising main_clk_50 fall max " "Port \"OTG_DATA\[5\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[5\] rising main_clk_50 rise max " "Port \"OTG_DATA\[5\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[6\] rising main_clk_50 fall max " "Port \"OTG_DATA\[6\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[6\] rising main_clk_50 rise max " "Port \"OTG_DATA\[6\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[7\] rising main_clk_50 fall max " "Port \"OTG_DATA\[7\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[7\] rising main_clk_50 rise max " "Port \"OTG_DATA\[7\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[8\] rising main_clk_50 fall max " "Port \"OTG_DATA\[8\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[8\] rising main_clk_50 rise max " "Port \"OTG_DATA\[8\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[9\] rising main_clk_50 fall max " "Port \"OTG_DATA\[9\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_DATA\[9\] rising main_clk_50 rise max " "Port \"OTG_DATA\[9\]\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_RST_N rising main_clk_50 fall max " "Port \"OTG_RST_N\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OTG_RST_N rising main_clk_50 rise max " "Port \"OTG_RST_N\" relative to the rising edge of clock \"main_clk_50\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1574276863126 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1574276863173 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1574276863173 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574276863173 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276863174 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276863174 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276863174 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276863174 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276863174 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276863174 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276863174 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276863174 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276863174 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1574276863174 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574276863175 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574276863195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.281 " "Worst-case setup slack is 3.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.281               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.281               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.951               0.000 main_clk_50  " "    4.951               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.778               0.000 altera_reserved_tck  " "   45.778               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276863375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 main_clk_50  " "    0.348               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.402               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276863417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.273 " "Worst-case recovery slack is 11.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.273               0.000 main_clk_50  " "   11.273               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.489               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   12.489               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.672               0.000 altera_reserved_tck  " "   47.672               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276863436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.378 " "Worst-case removal slack is 1.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.378               0.000 altera_reserved_tck  " "    1.378               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.796               0.000 main_clk_50  " "    2.796               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.683               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    5.683               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276863454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.548 " "Worst-case minimum pulse width slack is 9.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.548               0.000 main_clk_50  " "    9.548               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.695               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.695               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.559               0.000 altera_reserved_tck  " "   49.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276863461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276863461 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276863717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276863717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276863717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276863717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.343 ns " "Worst Case Available Settling Time: 33.343 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276863717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276863717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276863717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276863717 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574276863717 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574276863729 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574276863792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574276864655 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface_plat:audio_transmit\|audio_interface:A1\|i2c_counter\[9\] " "Node: audio_interface_plat:audio_transmit\|audio_interface:A1\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface_plat:audio_transmit\|audio_interface:A1\|word_count\[0\] audio_interface_plat:audio_transmit\|audio_interface:A1\|i2c_counter\[9\] " "Register audio_interface_plat:audio_transmit\|audio_interface:A1\|word_count\[0\] is being clocked by audio_interface_plat:audio_transmit\|audio_interface:A1\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574276865119 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574276865119 "|Final_Project_top|audio_interface_plat:audio_transmit|audio_interface:A1|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1574276865125 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1574276865125 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574276865125 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865125 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865125 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865125 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865125 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865125 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865125 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865125 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865125 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865125 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1574276865125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.797 " "Worst-case setup slack is 3.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.797               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.797               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.346               0.000 main_clk_50  " "    6.346               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.283               0.000 altera_reserved_tck  " "   46.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276865231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 main_clk_50  " "    0.338               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.352               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276865267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.985 " "Worst-case recovery slack is 11.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.985               0.000 main_clk_50  " "   11.985               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.258               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   13.258               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.000               0.000 altera_reserved_tck  " "   48.000               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276865285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.267 " "Worst-case removal slack is 1.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.267               0.000 altera_reserved_tck  " "    1.267               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.498               0.000 main_clk_50  " "    2.498               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.206               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    5.206               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276865303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.557 " "Worst-case minimum pulse width slack is 9.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.557               0.000 main_clk_50  " "    9.557               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.684               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.684               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490               0.000 altera_reserved_tck  " "   49.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276865315 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276865616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276865616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276865616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276865616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.970 ns " "Worst Case Available Settling Time: 33.970 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276865616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276865616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276865616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276865616 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574276865616 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574276865629 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface_plat:audio_transmit\|audio_interface:A1\|i2c_counter\[9\] " "Node: audio_interface_plat:audio_transmit\|audio_interface:A1\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface_plat:audio_transmit\|audio_interface:A1\|word_count\[0\] audio_interface_plat:audio_transmit\|audio_interface:A1\|i2c_counter\[9\] " "Register audio_interface_plat:audio_transmit\|audio_interface:A1\|word_count\[0\] is being clocked by audio_interface_plat:audio_transmit\|audio_interface:A1\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574276865932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574276865932 "|Final_Project_top|audio_interface_plat:audio_transmit|audio_interface:A1|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1574276865937 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1574276865937 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574276865937 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865937 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865937 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865937 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865937 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865937 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865937 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865937 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865937 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574276865937 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1574276865937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.336 " "Worst-case setup slack is 5.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.336               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    5.336               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.746               0.000 main_clk_50  " "   10.746               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.237               0.000 altera_reserved_tck  " "   48.237               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276865982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276865982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 main_clk_50  " "    0.139               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.181               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276866027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.251 " "Worst-case recovery slack is 15.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.251               0.000 main_clk_50  " "   15.251               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.938               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   15.938               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.150               0.000 altera_reserved_tck  " "   49.150               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276866050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.655 " "Worst-case removal slack is 0.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 altera_reserved_tck  " "    0.655               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.389               0.000 main_clk_50  " "    1.389               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.936               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    2.936               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276866074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.199 " "Worst-case minimum pulse width slack is 9.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199               0.000 main_clk_50  " "    9.199               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.779               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.779               0.000 nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.300               0.000 altera_reserved_tck  " "   49.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574276866087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574276866087 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276866405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276866405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276866405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.188" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276866405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.728 ns " "Worst Case Available Settling Time: 36.728 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276866405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276866405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276866405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574276866405 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574276866405 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574276866923 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574276866923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 203 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574276867218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 13:07:47 2019 " "Processing ended: Wed Nov 20 13:07:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574276867218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574276867218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574276867218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574276867218 ""}
