// Seed: 3264748744
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1 ? 1 : id_2 == id_3;
  assign module_1.id_22 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    output uwire id_3,
    input tri id_4,
    output uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    input tri id_8
);
  wire id_10;
  assign id_5 = 1;
  assign id_6 = id_1;
  tri id_11 = id_4, id_12, id_13;
  id_14(
      1, 1, (id_7), 1
  );
  assign id_5 = -1;
  assign id_2 = id_1;
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_10
  );
  wor id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  assign id_17 = 1;
endmodule
