Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 21 15:55:02 2019
| Host         : usuario-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            2 |
|      8 |            1 |
|     10 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             202 |           29 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+-------------------------------------------+------------------+----------------+
|           Clock Signal          | Enable Signal |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+---------------------------------+---------------+-------------------------------------------+------------------+----------------+
|  counter_switches/suma          |               | inst_sync_reset/FSM_onehot_state_reg[0]_0 |                1 |              6 |
|  counter_pulsadores/suma        |               | inst_sync_reset/FSM_onehot_state_reg[0]_0 |                1 |              6 |
|  digctrl_reg[4]_i_2_n_0         |               | inst_maq_estados/SS[0]                    |                2 |              8 |
|  digctrl_reg[4]_i_2_n_0         |               |                                           |                2 |             10 |
|  inst_maq_estados/next_state__0 |               |                                           |                7 |             26 |
|  clk_IBUF_BUFG                  |               | inst_sync_reset/FSM_onehot_state_reg[0]_0 |                9 |             56 |
|  digctrl_reg[4]_i_2_n_0         |               | inst_display/clear                        |                8 |             62 |
|  clk_IBUF_BUFG                  |               | inst_display/Div_freq/count0_carry__1_n_1 |                8 |             64 |
|  clk_IBUF_BUFG                  |               |                                           |               17 |            106 |
+---------------------------------+---------------+-------------------------------------------+------------------+----------------+


