<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _tb_top_u_dma_axi32_wrap_u_dma_axi32_dma_axi32_dual_core_dma_axi32_regContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000072.htm">tb_top</a>/<a href="z000401.htm">u_dma_axi32_wrap</a>/<a href="z000667.htm">u_dma_axi32</a>/<a href="z000872.htm">dma_axi32_dual_core</a>/<a href="z001393.htm">dma_axi32_reg</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/gpaddr[0]" lnk="__HDL_srcfile_7.htm#105"" z="gpaddr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/gpaddr[1]" lnk="__HDL_srcfile_7.htm#105"" z="gpaddr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/gpaddr[2]" lnk="__HDL_srcfile_7.htm#105"" z="gpaddr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/gpaddr[3]" lnk="__HDL_srcfile_7.htm#105"" z="gpaddr[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/gpaddr[4]" lnk="__HDL_srcfile_7.htm#105"" z="gpaddr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/gpaddr[5]" lnk="__HDL_srcfile_7.htm#105"" z="gpaddr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/gpaddr[6]" lnk="__HDL_srcfile_7.htm#105"" z="gpaddr[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/gpaddr[7]" lnk="__HDL_srcfile_7.htm#105"" z="gpaddr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#107" z="gpread" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_7.htm#106" z="gpwrite" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_7.htm#55" z="int_all_proc[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/int_all_proc_pre[0]" lnk="__HDL_srcfile_7.htm#96"" z="int_all_proc_pre[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#67" z="periph_rx_req_reg[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#68" z="periph_tx_req_reg[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#50" z="prdata[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_7.htm#109" z="prdata_pre[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" lnk="__HDL_srcfile_7.htm#95" z="proc0_int" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat0[0]" lnk="__HDL_srcfile_7.htm#93"" z="proc0_int_stat0[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat0[1]" lnk="__HDL_srcfile_7.htm#93"" z="proc0_int_stat0[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat0[2]" lnk="__HDL_srcfile_7.htm#93"" z="proc0_int_stat0[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat0[3]" lnk="__HDL_srcfile_7.htm#93"" z="proc0_int_stat0[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat0[4]" lnk="__HDL_srcfile_7.htm#93"" z="proc0_int_stat0[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat0[5]" lnk="__HDL_srcfile_7.htm#93"" z="proc0_int_stat0[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat0[6]" lnk="__HDL_srcfile_7.htm#93"" z="proc0_int_stat0[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat0[7]" lnk="__HDL_srcfile_7.htm#93"" z="proc0_int_stat0[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[0]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[1]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[2]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[3]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[4]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[5]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[6]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[7]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[8]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[9]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[10]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[11]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[12]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[13]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[14]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/proc0_int_stat[15]" lnk="__HDL_srcfile_7.htm#94"" z="proc0_int_stat[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#51" z="pslverr" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#110" z="pslverr_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[0]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[1]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[2]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[3]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[4]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[5]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[6]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[7]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[8]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[9]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[10]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[11]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[12]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[13]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[14]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[15]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[16]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[17]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[18]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[19]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[20]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[21]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[22]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[23]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[24]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[25]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[26]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[27]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[28]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[29]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[30]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat0[31]" lnk="__HDL_srcfile_7.htm#76"" z="user_def0_stat0[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[0]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[1]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[2]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[3]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[4]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[5]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[6]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[7]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[8]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[9]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[10]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[11]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[12]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[13]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[14]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[15]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[16]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[17]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[18]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[19]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[20]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[21]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[22]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[23]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[24]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[25]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[26]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[27]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[28]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[29]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[30]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def0_stat1[31]" lnk="__HDL_srcfile_7.htm#77"" z="user_def0_stat1[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#84" z="user_def_clkgate" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#81" z="user_def_dual_core" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#82" z="user_def_ic" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#83" z="user_def_ic_dual_port" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#85" z="user_def_port0_mux" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#86" z="user_def_port1_mux" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_proc_num[0]" lnk="__HDL_srcfile_7.htm#80"" z="user_def_proc_num[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_proc_num[1]" lnk="__HDL_srcfile_7.htm#80"" z="user_def_proc_num[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_proc_num[2]" lnk="__HDL_srcfile_7.htm#80"" z="user_def_proc_num[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_proc_num[3]" lnk="__HDL_srcfile_7.htm#80"" z="user_def_proc_num[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#79" z="user_def_proj" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[0]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[1]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[2]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[3]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[4]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[5]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[6]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[7]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[8]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[9]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[10]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[11]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[12]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[13]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[14]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[15]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[16]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[17]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[18]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[19]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[20]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[21]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[22]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[23]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[24]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[25]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[26]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[27]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[28]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[29]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[30]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_reg/user_def_stat[31]" lnk="__HDL_srcfile_7.htm#75"" z="user_def_stat[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#89" z="wr_clkdiv0" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#88" z="wr_joint0" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#100" z="wr_periph_rx" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#101" z="wr_periph_tx" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_7.htm#91" z="wr_prio0" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_7.htm#90" z="wr_start0" h1="1" h2="1" c="G" p="100.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
