#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-737-gdf38460d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555d41047550 .scope module, "testbanch" "testbanch" 2 1;
 .timescale 0 0;
v0x555d4106b7e0_0 .var "clk", 0 0;
v0x555d4106b880_0 .var "rst", 0 0;
S_0x555d410428c0 .scope module, "single_cpu" "single_cpu" 2 11, 3 1 0, S_0x555d41047550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x555d4106ad80_0 .net "BSrc", 0 0, v0x555d41039ad0_0;  1 drivers
v0x555d4106ae40_0 .net "ExtSel", 0 0, v0x555d41039bd0_0;  1 drivers
v0x555d4106af00_0 .net "MemWrite", 0 0, v0x555d41036a00_0;  1 drivers
v0x555d4106afa0_0 .net "OpCode", 5 0, L_0x555d4106b940;  1 drivers
v0x555d4106b0d0_0 .net "OpenSel", 0 0, v0x555d41037a80_0;  1 drivers
v0x555d4106b1c0_0 .net "PCSrc", 1 0, v0x555d41038310_0;  1 drivers
v0x555d4106b260_0 .net "RegDst", 1 0, v0x555d41038990_0;  1 drivers
v0x555d4106b320_0 .net "RegWrite", 0 0, v0x555d410609e0_0;  1 drivers
v0x555d4106b3c0_0 .net "WBSrc", 1 0, v0x555d41060aa0_0;  1 drivers
v0x555d4106b510_0 .net "clk", 0 0, v0x555d4106b7e0_0;  1 drivers
v0x555d4106b640_0 .net "rst", 0 0, v0x555d4106b880_0;  1 drivers
v0x555d4106b6e0_0 .net "zero", 0 0, L_0x555d4107c780;  1 drivers
S_0x555d410320a0 .scope module, "control_flow" "control_flow" 3 15, 4 1 0, S_0x555d410428c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 6 "OpCode";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 2 "PCSrc";
    .port_info 5 /OUTPUT 2 "RegDst";
    .port_info 6 /OUTPUT 1 "ExtSel";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "OpenSel";
    .port_info 9 /OUTPUT 1 "BSrc";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /OUTPUT 2 "WBSrc";
v0x555d41039ad0_0 .var "BSrc", 0 0;
v0x555d41039bd0_0 .var "ExtSel", 0 0;
v0x555d41036a00_0 .var "MemWrite", 0 0;
v0x555d41037300_0 .net "OpCode", 5 0, L_0x555d4106b940;  alias, 1 drivers
v0x555d41037a80_0 .var "OpenSel", 0 0;
v0x555d41038310_0 .var "PCSrc", 1 0;
v0x555d41038990_0 .var "RegDst", 1 0;
v0x555d410609e0_0 .var "RegWrite", 0 0;
v0x555d41060aa0_0 .var "WBSrc", 1 0;
v0x555d41060b80_0 .net "clk", 0 0, v0x555d4106b7e0_0;  alias, 1 drivers
v0x555d41060c40_0 .net "rst", 0 0, v0x555d4106b880_0;  alias, 1 drivers
v0x555d41060d00_0 .net "zero", 0 0, L_0x555d4107c780;  alias, 1 drivers
E_0x555d4101ca40 .event edge, v0x555d41037300_0;
E_0x555d4101c5e0 .event edge, v0x555d41037300_0, v0x555d41060d00_0;
S_0x555d41060f40 .scope module, "data_flow" "data_flow" 3 18, 5 1 0, S_0x555d410428c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "PCSrc";
    .port_info 3 /INPUT 2 "RegDst";
    .port_info 4 /INPUT 1 "ExtSel";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 1 "OpenSel";
    .port_info 7 /INPUT 1 "BSrc";
    .port_info 8 /INPUT 1 "MemWrite";
    .port_info 9 /INPUT 2 "WBSrc";
    .port_info 10 /OUTPUT 6 "OpCode";
    .port_info 11 /OUTPUT 1 "zero";
v0x555d41068a60_0 .net "BSrc", 0 0, v0x555d41039ad0_0;  alias, 1 drivers
v0x555d41068b50_0 .net "ExtSel", 0 0, v0x555d41039bd0_0;  alias, 1 drivers
v0x555d41068c60_0 .net "MemWrite", 0 0, v0x555d41036a00_0;  alias, 1 drivers
v0x555d41068d50_0 .net "OpCode", 5 0, L_0x555d4106b940;  alias, 1 drivers
v0x555d41068df0_0 .net "OpenSel", 0 0, v0x555d41037a80_0;  alias, 1 drivers
v0x555d41068ee0_0 .net "PCSrc", 1 0, v0x555d41038310_0;  alias, 1 drivers
v0x555d41068fd0_0 .net "RegDst", 1 0, v0x555d41038990_0;  alias, 1 drivers
v0x555d410690c0_0 .net "RegWrite", 0 0, v0x555d410609e0_0;  alias, 1 drivers
v0x555d410691b0_0 .net "WBSrc", 1 0, v0x555d41060aa0_0;  alias, 1 drivers
v0x555d41069300_0 .net "address", 25 0, v0x555d41064ee0_0;  1 drivers
v0x555d41069410_0 .net "alu_res", 31 0, v0x555d41063c60_0;  1 drivers
v0x555d410694d0_0 .net "br", 31 0, L_0x555d4107cce0;  1 drivers
v0x555d410695e0_0 .net "clk", 0 0, v0x555d4106b7e0_0;  alias, 1 drivers
v0x555d41069680_0 .net "command", 31 0, v0x555d41067690_0;  1 drivers
v0x555d41069790_0 .net "ext", 31 0, L_0x555d4107c490;  1 drivers
v0x555d41069850_0 .net "funct", 5 0, v0x555d410650c0_0;  1 drivers
v0x555d41069910_0 .net "imm", 15 0, v0x555d41065180_0;  1 drivers
v0x555d41069b10_0 .net "jabs", 31 0, L_0x555d4107cdd0;  1 drivers
o0x7fb24627d5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555d41069c20_0 .net "lk", 0 0, o0x7fb24627d5b8;  0 drivers
v0x555d41069cc0_0 .net "pc_in", 31 0, v0x555d41062a00_0;  1 drivers
v0x555d41069db0_0 .net "pc_out", 31 0, v0x555d41067b80_0;  1 drivers
v0x555d41069e70_0 .net "plus_4_out", 31 0, L_0x555d4107ca50;  1 drivers
v0x555d41069f30_0 .net "rd1", 31 0, L_0x555d41037160;  1 drivers
v0x555d41069ff0_0 .net "rd2", 31 0, L_0x555d41035590;  1 drivers
v0x555d4106a0b0_0 .net "rd2_imm_out", 31 0, L_0x555d4107c650;  1 drivers
v0x555d4106a170_0 .net "rdata", 31 0, L_0x555d4107c9e0;  1 drivers
v0x555d4106a280_0 .net "rs1", 4 0, v0x555d410653c0_0;  1 drivers
v0x555d4106a390_0 .net "rs2", 4 0, v0x555d41065480_0;  1 drivers
v0x555d4106a450_0 .net "rs3", 4 0, v0x555d41065650_0;  1 drivers
v0x555d4106a560_0 .net "rst", 0 0, v0x555d4106b880_0;  alias, 1 drivers
v0x555d4106a690_0 .net "shamt", 4 0, v0x555d41065570_0;  1 drivers
v0x555d4106a750_0 .net "wd", 31 0, v0x555d41063330_0;  1 drivers
v0x555d4106a7f0_0 .net "ws", 4 0, v0x555d410649d0_0;  1 drivers
v0x555d4106ab10_0 .net "zero", 0 0, L_0x555d4107c780;  alias, 1 drivers
S_0x555d41061220 .scope module, "GPRs" "GPRs" 5 72, 6 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "ws";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x555d41037160 .functor BUFZ 32, L_0x555d4106b9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555d41035590 .functor BUFZ 32, L_0x555d4106bbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555d41061590_0 .net "RegWrite", 0 0, v0x555d410609e0_0;  alias, 1 drivers
v0x555d41061650_0 .net *"_ivl_0", 31 0, L_0x555d4106b9e0;  1 drivers
v0x555d41061710_0 .net *"_ivl_10", 6 0, L_0x555d4106bc70;  1 drivers
L_0x7fb246234060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555d410617d0_0 .net *"_ivl_13", 1 0, L_0x7fb246234060;  1 drivers
v0x555d410618b0_0 .net *"_ivl_2", 6 0, L_0x555d4106baa0;  1 drivers
L_0x7fb246234018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555d410619e0_0 .net *"_ivl_5", 1 0, L_0x7fb246234018;  1 drivers
v0x555d41061ac0_0 .net *"_ivl_8", 31 0, L_0x555d4106bbd0;  1 drivers
v0x555d41061ba0_0 .net "clk", 0 0, o0x7fb24627d5b8;  alias, 0 drivers
v0x555d41061c60_0 .var/i "i", 31 0;
v0x555d41061d40_0 .net "rd1", 31 0, L_0x555d41037160;  alias, 1 drivers
v0x555d41061e20_0 .net "rd2", 31 0, L_0x555d41035590;  alias, 1 drivers
v0x555d41061f00 .array "rf", 0 31, 31 0;
v0x555d41061fc0_0 .net "rs1", 4 0, v0x555d410653c0_0;  alias, 1 drivers
v0x555d410620a0_0 .net "rs2", 4 0, v0x555d41065480_0;  alias, 1 drivers
v0x555d41062180_0 .net "rst", 0 0, v0x555d4106b880_0;  alias, 1 drivers
v0x555d41062220_0 .net "wd", 31 0, v0x555d41063330_0;  alias, 1 drivers
v0x555d410622e0_0 .net "ws", 4 0, v0x555d410649d0_0;  alias, 1 drivers
E_0x555d40fe0900 .event posedge, v0x555d41060c40_0, v0x555d41061ba0_0;
E_0x555d4104a580 .event edge, v0x555d410609e0_0, v0x555d41062220_0, v0x555d410622e0_0;
L_0x555d4106b9e0 .array/port v0x555d41061f00, L_0x555d4106baa0;
L_0x555d4106baa0 .concat [ 5 2 0 0], v0x555d410653c0_0, L_0x7fb246234018;
L_0x555d4106bbd0 .array/port v0x555d41061f00, L_0x555d4106bc70;
L_0x555d4106bc70 .concat [ 5 2 0 0], v0x555d41065480_0, L_0x7fb246234060;
S_0x555d410624e0 .scope module, "PCcontrol" "PCcontrol" 5 159, 7 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "br";
    .port_info 1 /INPUT 32 "rind";
    .port_info 2 /INPUT 32 "jabs";
    .port_info 3 /INPUT 32 "pc_plus_4";
    .port_info 4 /INPUT 2 "PCSrc";
    .port_info 5 /OUTPUT 32 "out";
v0x555d410627a0_0 .net "PCSrc", 1 0, v0x555d41038310_0;  alias, 1 drivers
v0x555d41062880_0 .net "br", 31 0, L_0x555d4107cce0;  alias, 1 drivers
v0x555d41062940_0 .net "jabs", 31 0, L_0x555d4107cdd0;  alias, 1 drivers
v0x555d41062a00_0 .var "out", 31 0;
v0x555d41062ae0_0 .net "pc_plus_4", 31 0, L_0x555d4107ca50;  alias, 1 drivers
v0x555d41062c10_0 .net "rind", 31 0, L_0x555d41037160;  alias, 1 drivers
E_0x555d41062730/0 .event edge, v0x555d41038310_0, v0x555d41062880_0, v0x555d41061d40_0, v0x555d41062940_0;
E_0x555d41062730/1 .event edge, v0x555d41062ae0_0;
E_0x555d41062730 .event/or E_0x555d41062730/0, E_0x555d41062730/1;
S_0x555d41062db0 .scope module, "WRcontrol" "WRcontrol" 5 128, 8 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_memory_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 32 "plus_4_out";
    .port_info 3 /INPUT 2 "WBSrc";
    .port_info 4 /OUTPUT 32 "out";
v0x555d41063070_0 .net "WBSrc", 1 0, v0x555d41060aa0_0;  alias, 1 drivers
v0x555d41063180_0 .net "alu_out", 31 0, v0x555d41063c60_0;  alias, 1 drivers
v0x555d41063240_0 .net "data_memory_out", 31 0, L_0x555d4107c9e0;  alias, 1 drivers
v0x555d41063330_0 .var "out", 31 0;
v0x555d41063420_0 .net "plus_4_out", 31 0, L_0x555d4107ca50;  alias, 1 drivers
E_0x555d4104a820 .event edge, v0x555d41060aa0_0, v0x555d41062ae0_0, v0x555d41063180_0, v0x555d41063240_0;
S_0x555d410635c0 .scope module, "alu" "alu" 5 105, 9 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 6 "op_code";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "out";
L_0x7fb2462340f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d410638a0_0 .net/2u *"_ivl_0", 31 0, L_0x7fb2462340f0;  1 drivers
v0x555d410639a0_0 .net "in1", 31 0, L_0x555d41037160;  alias, 1 drivers
v0x555d41063ab0_0 .net "in2", 31 0, L_0x555d4107c650;  alias, 1 drivers
v0x555d41063b70_0 .net "op_code", 5 0, L_0x555d4106b940;  alias, 1 drivers
v0x555d41063c60_0 .var "out", 31 0;
v0x555d41063d50_0 .net "zero", 0 0, L_0x555d4107c780;  alias, 1 drivers
E_0x555d41063820 .event edge, v0x555d41037300_0, v0x555d41061d40_0, v0x555d41063ab0_0;
L_0x555d4107c780 .cmp/eq 32, v0x555d41063c60_0, L_0x7fb2462340f0;
S_0x555d41063eb0 .scope module, "choose_rd2_imm" "choose_rd2_imm" 5 95, 10 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rd2";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "BSrc";
    .port_info 3 /OUTPUT 32 "out";
v0x555d410640e0_0 .net "BSrc", 0 0, v0x555d41039ad0_0;  alias, 1 drivers
v0x555d410641a0_0 .net "imm", 31 0, L_0x555d4107c490;  alias, 1 drivers
v0x555d41064260_0 .net "out", 31 0, L_0x555d4107c650;  alias, 1 drivers
v0x555d41064360_0 .net "rd2", 31 0, L_0x555d41035590;  alias, 1 drivers
L_0x555d4107c650 .functor MUXZ 32, L_0x555d41035590, L_0x555d4107c490, v0x555d41039ad0_0, C4<>;
S_0x555d410644c0 .scope module, "choose_write_reg" "choose_write_reg" 5 64, 11 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs2";
    .port_info 1 /INPUT 5 "rs3";
    .port_info 2 /INPUT 2 "RegDst";
    .port_info 3 /OUTPUT 5 "ws";
v0x555d41064720_0 .net "RegDst", 1 0, v0x555d41038990_0;  alias, 1 drivers
v0x555d41064830_0 .net "rs2", 4 0, v0x555d41065480_0;  alias, 1 drivers
v0x555d41064900_0 .net "rs3", 4 0, v0x555d41065650_0;  alias, 1 drivers
v0x555d410649d0_0 .var "ws", 4 0;
E_0x555d410646a0 .event edge, v0x555d41038990_0, v0x555d410620a0_0, v0x555d41064900_0;
S_0x555d41064b50 .scope module, "comand_parser" "comand_parser" 5 46, 12 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "command";
    .port_info 1 /OUTPUT 6 "op_code";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "ws";
    .port_info 5 /OUTPUT 16 "imm";
    .port_info 6 /OUTPUT 5 "shamt";
    .port_info 7 /OUTPUT 6 "funct";
    .port_info 8 /OUTPUT 26 "address";
v0x555d41064ee0_0 .var "address", 25 0;
v0x555d41064fe0_0 .net "command", 31 0, v0x555d41067690_0;  alias, 1 drivers
v0x555d410650c0_0 .var "funct", 5 0;
v0x555d41065180_0 .var "imm", 15 0;
v0x555d41065260_0 .net "op_code", 5 0, L_0x555d4106b940;  alias, 1 drivers
v0x555d410653c0_0 .var "rs1", 4 0;
v0x555d41065480_0 .var "rs2", 4 0;
v0x555d41065570_0 .var "shamt", 4 0;
v0x555d41065650_0 .var "ws", 4 0;
E_0x555d41064e60 .event edge, v0x555d41037300_0, v0x555d41064fe0_0;
L_0x555d4106b940 .part v0x555d41067690_0, 26, 6;
S_0x555d41065810 .scope module, "data_memory" "data_memory" 5 116, 13 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "rdata";
L_0x555d4107c9e0 .functor BUFZ 32, L_0x555d4107c940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555d41065b60_0 .net "MemWrite", 0 0, v0x555d41036a00_0;  alias, 1 drivers
v0x555d41065c20_0 .net *"_ivl_0", 31 0, L_0x555d4107c940;  1 drivers
v0x555d41065ce0_0 .net "addr", 31 0, v0x555d41063c60_0;  alias, 1 drivers
v0x555d41065e00_0 .net "clk", 0 0, v0x555d4106b7e0_0;  alias, 1 drivers
v0x555d41065ea0 .array "data", 0 31, 31 0;
v0x555d41065f90_0 .var/i "i", 31 0;
v0x555d41066070_0 .net "rdata", 31 0, L_0x555d4107c9e0;  alias, 1 drivers
v0x555d41066130_0 .net "rst", 0 0, v0x555d4106b880_0;  alias, 1 drivers
v0x555d41066220_0 .net "wdata", 31 0, L_0x555d41035590;  alias, 1 drivers
E_0x555d41065a80 .event posedge, v0x555d41060c40_0, v0x555d41060b80_0;
E_0x555d41065b00 .event edge, v0x555d41036a00_0, v0x555d41061e20_0, v0x555d41063180_0;
L_0x555d4107c940 .array/port v0x555d41065ea0, v0x555d41063c60_0;
S_0x555d41066450 .scope module, "extend" "extend" 5 154, 14 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0x7fb2462341c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x555d410666e0_0 .net/2u *"_ivl_0", 5 0, L_0x7fb2462341c8;  1 drivers
v0x555d410667e0_0 .net "in", 25 0, v0x555d41064ee0_0;  alias, 1 drivers
v0x555d410668a0_0 .net "out", 31 0, L_0x555d4107cdd0;  alias, 1 drivers
L_0x555d4107cdd0 .concat [ 26 6 0 0], v0x555d41064ee0_0, L_0x7fb2462341c8;
S_0x555d41066990 .scope module, "imm_ext" "imm_ext" 5 87, 15 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "imm";
    .port_info 1 /INPUT 1 "ExtSel";
    .port_info 2 /OUTPUT 32 "ext";
v0x555d41066b70_0 .net "ExtSel", 0 0, v0x555d41039bd0_0;  alias, 1 drivers
v0x555d41066c60_0 .net *"_ivl_1", 0 0, L_0x555d4106be80;  1 drivers
v0x555d41066d20_0 .net *"_ivl_2", 15 0, L_0x555d4106bf20;  1 drivers
v0x555d41066e10_0 .net *"_ivl_4", 31 0, L_0x555d4106c340;  1 drivers
L_0x7fb2462340a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d41066ef0_0 .net/2u *"_ivl_6", 15 0, L_0x7fb2462340a8;  1 drivers
v0x555d41067020_0 .net *"_ivl_8", 31 0, L_0x555d4107c3f0;  1 drivers
v0x555d41067100_0 .net "ext", 31 0, L_0x555d4107c490;  alias, 1 drivers
v0x555d410671c0_0 .net "imm", 15 0, v0x555d41065180_0;  alias, 1 drivers
L_0x555d4106be80 .part v0x555d41065180_0, 15, 1;
LS_0x555d4106bf20_0_0 .concat [ 1 1 1 1], L_0x555d4106be80, L_0x555d4106be80, L_0x555d4106be80, L_0x555d4106be80;
LS_0x555d4106bf20_0_4 .concat [ 1 1 1 1], L_0x555d4106be80, L_0x555d4106be80, L_0x555d4106be80, L_0x555d4106be80;
LS_0x555d4106bf20_0_8 .concat [ 1 1 1 1], L_0x555d4106be80, L_0x555d4106be80, L_0x555d4106be80, L_0x555d4106be80;
LS_0x555d4106bf20_0_12 .concat [ 1 1 1 1], L_0x555d4106be80, L_0x555d4106be80, L_0x555d4106be80, L_0x555d4106be80;
L_0x555d4106bf20 .concat [ 4 4 4 4], LS_0x555d4106bf20_0_0, LS_0x555d4106bf20_0_4, LS_0x555d4106bf20_0_8, LS_0x555d4106bf20_0_12;
L_0x555d4106c340 .concat [ 16 16 0 0], v0x555d41065180_0, L_0x555d4106bf20;
L_0x555d4107c3f0 .concat [ 16 16 0 0], v0x555d41065180_0, L_0x7fb2462340a8;
L_0x555d4107c490 .functor MUXZ 32, L_0x555d4107c3f0, L_0x555d4106c340, v0x555d41039bd0_0, C4<>;
S_0x555d410672f0 .scope module, "inst_memory" "inst_memory" 5 31, 16 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "inst";
v0x555d41067590_0 .net "addr", 31 0, v0x555d41067b80_0;  alias, 1 drivers
v0x555d41067690_0 .var "inst", 31 0;
E_0x555d41067510 .event edge, v0x555d41067590_0;
S_0x555d410677c0 .scope module, "pc" "pc" 5 22, 17 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0x555d410679d0_0 .net "clk", 0 0, v0x555d4106b7e0_0;  alias, 1 drivers
v0x555d41067ac0_0 .net "in", 31 0, v0x555d41062a00_0;  alias, 1 drivers
v0x555d41067b80_0 .var "out", 31 0;
v0x555d41067c80_0 .net "rst", 0 0, v0x555d4106b880_0;  alias, 1 drivers
S_0x555d41067d90 .scope module, "plus_4" "plus_4" 5 137, 18 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0x7fb246234138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555d41067fd0_0 .net/2u *"_ivl_0", 31 0, L_0x7fb246234138;  1 drivers
v0x555d410680d0_0 .net "in", 31 0, v0x555d41067b80_0;  alias, 1 drivers
v0x555d410681e0_0 .net "out", 31 0, L_0x555d4107ca50;  alias, 1 drivers
L_0x555d4107ca50 .arith/sum 32, v0x555d41067b80_0, L_0x7fb246234138;
S_0x555d41068330 .scope module, "two_in_sum" "two_in_sum" 5 145, 19 1 0, S_0x555d41060f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "out";
L_0x7fb246234180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555d41068560_0 .net/2u *"_ivl_0", 31 0, L_0x7fb246234180;  1 drivers
v0x555d41068660_0 .net *"_ivl_3", 31 0, L_0x555d4107cbf0;  1 drivers
v0x555d41068740_0 .net "imm", 31 0, L_0x555d4107c490;  alias, 1 drivers
v0x555d41068830_0 .net "in1", 31 0, L_0x555d4107ca50;  alias, 1 drivers
v0x555d410688f0_0 .net "out", 31 0, L_0x555d4107cce0;  alias, 1 drivers
L_0x555d4107cbf0 .arith/mult 32, L_0x555d4107c490, L_0x7fb246234180;
L_0x555d4107cce0 .arith/sum 32, L_0x555d4107ca50, L_0x555d4107cbf0;
    .scope S_0x555d410320a0;
T_0 ;
    %wait E_0x555d4101c5e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555d41038310_0, 0, 2;
    %load/vec4 v0x555d41037300_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555d41038310_0, 0, 2;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555d41038310_0, 0, 2;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555d41038310_0, 0, 2;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x555d41060d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555d41038310_0, 0, 2;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555d41038310_0, 0, 2;
T_0.6 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555d410320a0;
T_1 ;
    %wait E_0x555d4101ca40;
    %load/vec4 v0x555d41037300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555d41038990_0, 0, 2;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555d41038990_0, 0, 2;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555d41038990_0, 0, 2;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555d410320a0;
T_2 ;
    %wait E_0x555d4101ca40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d410609e0_0, 0, 1;
    %load/vec4 v0x555d41037300_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d410609e0_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d410609e0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d410609e0_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555d410320a0;
T_3 ;
    %wait E_0x555d4101ca40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d41039bd0_0, 0, 1;
    %load/vec4 v0x555d41037300_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d41039bd0_0, 0, 1;
    %jmp T_3.2;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d41039bd0_0, 0, 1;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555d410320a0;
T_4 ;
    %wait E_0x555d4101ca40;
    %load/vec4 v0x555d41037300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d41039ad0_0, 0, 1;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d41039ad0_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d41039ad0_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d41039ad0_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555d410320a0;
T_5 ;
    %wait E_0x555d4101ca40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d41036a00_0, 0, 1;
    %load/vec4 v0x555d41037300_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d41036a00_0, 0, 1;
    %jmp T_5.1;
T_5.1 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555d410320a0;
T_6 ;
    %wait E_0x555d4101ca40;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555d41060aa0_0, 0, 2;
    %load/vec4 v0x555d41037300_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555d41060aa0_0, 0, 2;
    %jmp T_6.1;
T_6.1 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555d410677c0;
T_7 ;
    %wait E_0x555d41065a80;
    %load/vec4 v0x555d41067c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555d41067b80_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555d41067ac0_0;
    %store/vec4 v0x555d41067b80_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555d410672f0;
T_8 ;
    %wait E_0x555d41067510;
    %load/vec4 v0x555d41067590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d41067690_0, 0;
    %jmp T_8.7;
T_8.0 ;
    %pushi/vec4 2348875777, 0, 32;
    %store/vec4 v0x555d41067690_0, 0, 32;
    %jmp T_8.7;
T_8.1 ;
    %pushi/vec4 604045317, 0, 32;
    %store/vec4 v0x555d41067690_0, 0, 32;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 270598145, 0, 32;
    %store/vec4 v0x555d41067690_0, 0, 32;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 134217752, 0, 32;
    %store/vec4 v0x555d41067690_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 69665, 0, 32;
    %store/vec4 v0x555d41067690_0, 0, 32;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 2892103681, 0, 32;
    %store/vec4 v0x555d41067690_0, 0, 32;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x555d41064b50;
T_9 ;
    %wait E_0x555d41064e60;
    %load/vec4 v0x555d41065260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555d410653c0_0, 0, 5;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555d41065480_0, 0, 5;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555d41065180_0, 0, 16;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555d410653c0_0, 0, 5;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555d41065480_0, 0, 5;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555d41065650_0, 0, 5;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x555d41065570_0, 0, 5;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x555d410650c0_0, 0, 6;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555d410653c0_0, 0, 5;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555d41065480_0, 0, 5;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555d41065650_0, 0, 5;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x555d41065570_0, 0, 5;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x555d410650c0_0, 0, 6;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x555d41064ee0_0, 0, 26;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x555d41064fe0_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x555d41064ee0_0, 0, 26;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555d410644c0;
T_10 ;
    %wait E_0x555d410646a0;
    %load/vec4 v0x555d41064720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x555d410649d0_0, 0, 5;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x555d41064830_0;
    %store/vec4 v0x555d410649d0_0, 0, 5;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x555d41064900_0;
    %store/vec4 v0x555d410649d0_0, 0, 5;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555d41061220;
T_11 ;
    %wait E_0x555d4104a580;
    %load/vec4 v0x555d41061590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x555d41062220_0;
    %load/vec4 v0x555d410622e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d41061f00, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555d41061220;
T_12 ;
    %wait E_0x555d40fe0900;
    %load/vec4 v0x555d41062180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555d41061c60_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x555d41061c60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 2, 0, 32;
    %ix/getv/s 3, v0x555d41061c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d41061f00, 0, 4;
    %load/vec4 v0x555d41061c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555d41061c60_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555d410635c0;
T_13 ;
    %wait E_0x555d41063820;
    %load/vec4 v0x555d41063b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555d41063c60_0, 0, 32;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x555d410639a0_0;
    %load/vec4 v0x555d41063ab0_0;
    %add;
    %store/vec4 v0x555d41063c60_0, 0, 32;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x555d410639a0_0;
    %load/vec4 v0x555d41063ab0_0;
    %add;
    %store/vec4 v0x555d41063c60_0, 0, 32;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x555d410639a0_0;
    %load/vec4 v0x555d41063ab0_0;
    %add;
    %store/vec4 v0x555d41063c60_0, 0, 32;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x555d410639a0_0;
    %load/vec4 v0x555d41063ab0_0;
    %add;
    %store/vec4 v0x555d41063c60_0, 0, 32;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x555d410639a0_0;
    %load/vec4 v0x555d41063ab0_0;
    %sub;
    %store/vec4 v0x555d41063c60_0, 0, 32;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555d41065810;
T_14 ;
    %wait E_0x555d41065b00;
    %load/vec4 v0x555d41065b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x555d41066220_0;
    %ix/getv 3, v0x555d41065ce0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d41065ea0, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x555d41065810;
T_15 ;
    %wait E_0x555d41065a80;
    %load/vec4 v0x555d41066130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555d41065f90_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x555d41065f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v0x555d41065f90_0;
    %ix/getv/s 3, v0x555d41065f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d41065ea0, 0, 4;
    %load/vec4 v0x555d41065f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555d41065f90_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555d41062db0;
T_16 ;
    %wait E_0x555d4104a820;
    %load/vec4 v0x555d41063070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555d41063330_0, 0, 32;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x555d41063420_0;
    %store/vec4 v0x555d41063330_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x555d41063180_0;
    %store/vec4 v0x555d41063330_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x555d41063240_0;
    %store/vec4 v0x555d41063330_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555d410624e0;
T_17 ;
    %wait E_0x555d41062730;
    %load/vec4 v0x555d410627a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555d41062a00_0, 0, 32;
    %jmp T_17.5;
T_17.0 ;
    %load/vec4 v0x555d41062880_0;
    %store/vec4 v0x555d41062a00_0, 0, 32;
    %jmp T_17.5;
T_17.1 ;
    %load/vec4 v0x555d41062c10_0;
    %store/vec4 v0x555d41062a00_0, 0, 32;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x555d41062940_0;
    %store/vec4 v0x555d41062a00_0, 0, 32;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x555d41062ae0_0;
    %store/vec4 v0x555d41062a00_0, 0, 32;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555d41047550;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d4106b7e0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x555d41047550;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d4106b880_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x555d41047550;
T_20 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d4106b880_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x555d41047550;
T_21 ;
    %delay 20, 0;
    %vpi_call 2 8 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x555d41047550;
T_22 ;
    %delay 1, 0;
    %load/vec4 v0x555d4106b7e0_0;
    %nor/r;
    %store/vec4 v0x555d4106b7e0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x555d41047550;
T_23 ;
    %vpi_call 2 14 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "./testbanch.v";
    "./single_cpu.v";
    "./control_flow.v";
    "./data_flow.v";
    "./GPRs.v";
    "./PCcontrol.v";
    "./WRcontrol.v";
    "./alu.v";
    "./choose_rd2_imm.v";
    "./choose_write_reg.v";
    "./comand_parser.v";
    "./data_memory.v";
    "./extend.v";
    "./imm_ext.v";
    "./inst_memory.v";
    "./pc.v";
    "./plus_4.v";
    "./two_in_sum.v";
