
smartlight.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a544  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b48  0800a658  0800a658  0000b658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1a0  0800b1a0  0000d1dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1a0  0800b1a0  0000c1a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1a8  0800b1a8  0000d1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800b1a8  0800b1a8  0000c1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b1b0  0800b1b0  0000c1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800b1b4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006e4  200001dc  0800b390  0000d1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008c0  0800b390  0000d8c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018471  00000000  00000000  0000d205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004248  00000000  00000000  00025676  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f8  00000000  00000000  000298c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ead  00000000  00000000  0002abb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e070  00000000  00000000  0002ba65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000199f5  00000000  00000000  00049ad5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009af22  00000000  00000000  000634ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fe3ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000616c  00000000  00000000  000fe430  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  0010459c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a63c 	.word	0x0800a63c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	0800a63c 	.word	0x0800a63c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b089      	sub	sp, #36	@ 0x24
 8001114:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001116:	f001 f90d 	bl	8002334 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800111a:	f000 f923 	bl	8001364 <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800111e:	f000 fae9 	bl	80016f4 <_ZL12MX_GPIO_Initv>
	MX_DMA_Init();
 8001122:	f000 fac9 	bl	80016b8 <_ZL11MX_DMA_Initv>
	MX_ADC1_Init();
 8001126:	f000 f987 	bl	8001438 <_ZL12MX_ADC1_Initv>
	MX_TIM3_Init();
 800112a:	f000 fa15 	bl	8001558 <_ZL12MX_TIM3_Initv>
	MX_I2C1_Init();
 800112e:	f000 f9df 	bl	80014f0 <_ZL12MX_I2C1_Initv>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001132:	2100      	movs	r1, #0
 8001134:	4880      	ldr	r0, [pc, #512]	@ (8001338 <main+0x228>)
 8001136:	f003 fcf3 	bl	8004b20 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800113a:	2104      	movs	r1, #4
 800113c:	487e      	ldr	r0, [pc, #504]	@ (8001338 <main+0x228>)
 800113e:	f003 fcef 	bl	8004b20 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001142:	2108      	movs	r1, #8
 8001144:	487c      	ldr	r0, [pc, #496]	@ (8001338 <main+0x228>)
 8001146:	f003 fceb 	bl	8004b20 <HAL_TIM_PWM_Start>

	SSD1306_Init(); // initialise the display
 800114a:	f006 f93d 	bl	80073c8 <SSD1306_Init>

	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) light, 2) != HAL_OK) {
 800114e:	2202      	movs	r2, #2
 8001150:	497a      	ldr	r1, [pc, #488]	@ (800133c <main+0x22c>)
 8001152:	487b      	ldr	r0, [pc, #492]	@ (8001340 <main+0x230>)
 8001154:	f001 fa4c 	bl	80025f0 <HAL_ADC_Start_DMA>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	bf14      	ite	ne
 800115e:	2301      	movne	r3, #1
 8001160:	2300      	moveq	r3, #0
 8001162:	b2db      	uxtb	r3, r3
 8001164:	2b00      	cmp	r3, #0
 8001166:	d010      	beq.n	800118a <main+0x7a>
		strcpy(tx_buffer, "ADC failed!\n\r");
 8001168:	4a76      	ldr	r2, [pc, #472]	@ (8001344 <main+0x234>)
 800116a:	4b77      	ldr	r3, [pc, #476]	@ (8001348 <main+0x238>)
 800116c:	4614      	mov	r4, r2
 800116e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001170:	c407      	stmia	r4!, {r0, r1, r2}
 8001172:	8023      	strh	r3, [r4, #0]
		SSD1306_GotoXY(10, 10); // goto 10, 10
 8001174:	210a      	movs	r1, #10
 8001176:	200a      	movs	r0, #10
 8001178:	f006 fa8e 	bl	8007698 <SSD1306_GotoXY>
		SSD1306_Puts(tx_buffer, &Font_7x10, SSD1306_COLOR_WHITE); // print Hello
 800117c:	2201      	movs	r2, #1
 800117e:	4973      	ldr	r1, [pc, #460]	@ (800134c <main+0x23c>)
 8001180:	4870      	ldr	r0, [pc, #448]	@ (8001344 <main+0x234>)
 8001182:	f006 fb1d 	bl	80077c0 <SSD1306_Puts>
		SSD1306_UpdateScreen(); // update screen
 8001186:	f006 f9e3 	bl	8007550 <SSD1306_UpdateScreen>
	}

	setupFuzzy();
 800118a:	f000 fae1 	bl	8001750 <_Z10setupFuzzyv>
	configureFuzzyRule();
 800118e:	f000 fb9f 	bl	80018d0 <_Z18configureFuzzyRulev>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		float scaledP1 = scaleLightValue(light[0], 0, 4095, 0, 100);
 8001192:	4b6a      	ldr	r3, [pc, #424]	@ (800133c <main+0x22c>)
 8001194:	8818      	ldrh	r0, [r3, #0]
 8001196:	2364      	movs	r3, #100	@ 0x64
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	2300      	movs	r3, #0
 800119c:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80011a0:	2100      	movs	r1, #0
 80011a2:	f000 fcd1 	bl	8001b48 <_Z15scaleLightValuettttt>
 80011a6:	6178      	str	r0, [r7, #20]
		float scaledP2 = scaleLightValue(light[1], 0, 4095, 0, 100);
 80011a8:	4b64      	ldr	r3, [pc, #400]	@ (800133c <main+0x22c>)
 80011aa:	8858      	ldrh	r0, [r3, #2]
 80011ac:	2364      	movs	r3, #100	@ 0x64
 80011ae:	9300      	str	r3, [sp, #0]
 80011b0:	2300      	movs	r3, #0
 80011b2:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80011b6:	2100      	movs	r1, #0
 80011b8:	f000 fcc6 	bl	8001b48 <_Z15scaleLightValuettttt>
 80011bc:	6138      	str	r0, [r7, #16]

		float illuminationP1 = 100 - scaledP1;
 80011be:	6979      	ldr	r1, [r7, #20]
 80011c0:	4863      	ldr	r0, [pc, #396]	@ (8001350 <main+0x240>)
 80011c2:	f7ff fcb5 	bl	8000b30 <__aeabi_fsub>
 80011c6:	4603      	mov	r3, r0
 80011c8:	60fb      	str	r3, [r7, #12]
		float illuminationP2 = 100 - scaledP2;
 80011ca:	6939      	ldr	r1, [r7, #16]
 80011cc:	4860      	ldr	r0, [pc, #384]	@ (8001350 <main+0x240>)
 80011ce:	f7ff fcaf 	bl	8000b30 <__aeabi_fsub>
 80011d2:	4603      	mov	r3, r0
 80011d4:	60bb      	str	r3, [r7, #8]

		fuzzy->setInput(1, illuminationP1);
 80011d6:	4b5f      	ldr	r3, [pc, #380]	@ (8001354 <main+0x244>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	68fa      	ldr	r2, [r7, #12]
 80011dc:	2101      	movs	r1, #1
 80011de:	4618      	mov	r0, r3
 80011e0:	f004 fa9c 	bl	800571c <_ZN5Fuzzy8setInputEif>
		fuzzy->setInput(2, illuminationP2);
 80011e4:	4b5b      	ldr	r3, [pc, #364]	@ (8001354 <main+0x244>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	68ba      	ldr	r2, [r7, #8]
 80011ea:	2102      	movs	r1, #2
 80011ec:	4618      	mov	r0, r3
 80011ee:	f004 fa95 	bl	800571c <_ZN5Fuzzy8setInputEif>

		// m ha
		fuzzy->fuzzify();
 80011f2:	4b58      	ldr	r3, [pc, #352]	@ (8001354 <main+0x244>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f004 fabb 	bl	8005772 <_ZN5Fuzzy7fuzzifyEv>

		// gii m
		float brightnessLED = fuzzy->defuzzify(1);
 80011fc:	4b55      	ldr	r3, [pc, #340]	@ (8001354 <main+0x244>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2101      	movs	r1, #1
 8001202:	4618      	mov	r0, r3
 8001204:	f004 fb09 	bl	800581a <_ZN5Fuzzy9defuzzifyEi>
 8001208:	6078      	str	r0, [r7, #4]

		if (brightnessLED < 33.33) {
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f7ff f90c 	bl	8000428 <__aeabi_f2d>
 8001210:	a345      	add	r3, pc, #276	@ (adr r3, 8001328 <main+0x218>)
 8001212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001216:	f7ff fbd1 	bl	80009bc <__aeabi_dcmplt>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d00f      	beq.n	8001240 <main+0x130>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, brightnessLED);
 8001220:	4b45      	ldr	r3, [pc, #276]	@ (8001338 <main+0x228>)
 8001222:	681c      	ldr	r4, [r3, #0]
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f7ff ff53 	bl	80010d0 <__aeabi_f2uiz>
 800122a:	4603      	mov	r3, r0
 800122c:	6363      	str	r3, [r4, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800122e:	4b42      	ldr	r3, [pc, #264]	@ (8001338 <main+0x228>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2200      	movs	r2, #0
 8001234:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8001236:	4b40      	ldr	r3, [pc, #256]	@ (8001338 <main+0x228>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2200      	movs	r2, #0
 800123c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800123e:	e032      	b.n	80012a6 <main+0x196>
		} else if (brightnessLED < 66.67) {
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff f8f1 	bl	8000428 <__aeabi_f2d>
 8001246:	a33a      	add	r3, pc, #232	@ (adr r3, 8001330 <main+0x220>)
 8001248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124c:	f7ff fbb6 	bl	80009bc <__aeabi_dcmplt>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d012      	beq.n	800127c <main+0x16c>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, brightnessLED);
 8001256:	4b38      	ldr	r3, [pc, #224]	@ (8001338 <main+0x228>)
 8001258:	681c      	ldr	r4, [r3, #0]
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ff38 	bl	80010d0 <__aeabi_f2uiz>
 8001260:	4603      	mov	r3, r0
 8001262:	6363      	str	r3, [r4, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, brightnessLED);
 8001264:	4b34      	ldr	r3, [pc, #208]	@ (8001338 <main+0x228>)
 8001266:	681c      	ldr	r4, [r3, #0]
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff ff31 	bl	80010d0 <__aeabi_f2uiz>
 800126e:	4603      	mov	r3, r0
 8001270:	63a3      	str	r3, [r4, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8001272:	4b31      	ldr	r3, [pc, #196]	@ (8001338 <main+0x228>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2200      	movs	r2, #0
 8001278:	63da      	str	r2, [r3, #60]	@ 0x3c
 800127a:	e014      	b.n	80012a6 <main+0x196>
		} else {
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, brightnessLED);
 800127c:	4b2e      	ldr	r3, [pc, #184]	@ (8001338 <main+0x228>)
 800127e:	681c      	ldr	r4, [r3, #0]
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f7ff ff25 	bl	80010d0 <__aeabi_f2uiz>
 8001286:	4603      	mov	r3, r0
 8001288:	6363      	str	r3, [r4, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, brightnessLED);
 800128a:	4b2b      	ldr	r3, [pc, #172]	@ (8001338 <main+0x228>)
 800128c:	681c      	ldr	r4, [r3, #0]
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff ff1e 	bl	80010d0 <__aeabi_f2uiz>
 8001294:	4603      	mov	r3, r0
 8001296:	63a3      	str	r3, [r4, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, brightnessLED);
 8001298:	4b27      	ldr	r3, [pc, #156]	@ (8001338 <main+0x228>)
 800129a:	681c      	ldr	r4, [r3, #0]
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff ff17 	bl	80010d0 <__aeabi_f2uiz>
 80012a2:	4603      	mov	r3, r0
 80012a4:	63e3      	str	r3, [r4, #60]	@ 0x3c
		}

		SSD1306_Clear();
 80012a6:	f006 fab0 	bl	800780a <SSD1306_Clear>
		SSD1306_GotoXY(1, 0);
 80012aa:	2100      	movs	r1, #0
 80012ac:	2001      	movs	r0, #1
 80012ae:	f006 f9f3 	bl	8007698 <SSD1306_GotoXY>
		sprintf(tx_buffer, "light 1: %.2f", illuminationP1);
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f7ff f8b8 	bl	8000428 <__aeabi_f2d>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4926      	ldr	r1, [pc, #152]	@ (8001358 <main+0x248>)
 80012be:	4821      	ldr	r0, [pc, #132]	@ (8001344 <main+0x234>)
 80012c0:	f007 f942 	bl	8008548 <siprintf>
		SSD1306_Puts(tx_buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 80012c4:	2201      	movs	r2, #1
 80012c6:	4921      	ldr	r1, [pc, #132]	@ (800134c <main+0x23c>)
 80012c8:	481e      	ldr	r0, [pc, #120]	@ (8001344 <main+0x234>)
 80012ca:	f006 fa79 	bl	80077c0 <SSD1306_Puts>

		SSD1306_GotoXY(1, 12);
 80012ce:	210c      	movs	r1, #12
 80012d0:	2001      	movs	r0, #1
 80012d2:	f006 f9e1 	bl	8007698 <SSD1306_GotoXY>
		sprintf(tx_buffer, "light 2: %.2f", illuminationP2);
 80012d6:	68b8      	ldr	r0, [r7, #8]
 80012d8:	f7ff f8a6 	bl	8000428 <__aeabi_f2d>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	491e      	ldr	r1, [pc, #120]	@ (800135c <main+0x24c>)
 80012e2:	4818      	ldr	r0, [pc, #96]	@ (8001344 <main+0x234>)
 80012e4:	f007 f930 	bl	8008548 <siprintf>
		SSD1306_Puts(tx_buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 80012e8:	2201      	movs	r2, #1
 80012ea:	4918      	ldr	r1, [pc, #96]	@ (800134c <main+0x23c>)
 80012ec:	4815      	ldr	r0, [pc, #84]	@ (8001344 <main+0x234>)
 80012ee:	f006 fa67 	bl	80077c0 <SSD1306_Puts>

		SSD1306_GotoXY(1, 22);
 80012f2:	2116      	movs	r1, #22
 80012f4:	2001      	movs	r0, #1
 80012f6:	f006 f9cf 	bl	8007698 <SSD1306_GotoXY>
		sprintf(tx_buffer, "bright: %.2f%%", brightnessLED);
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f7ff f894 	bl	8000428 <__aeabi_f2d>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	4916      	ldr	r1, [pc, #88]	@ (8001360 <main+0x250>)
 8001306:	480f      	ldr	r0, [pc, #60]	@ (8001344 <main+0x234>)
 8001308:	f007 f91e 	bl	8008548 <siprintf>
		SSD1306_Puts(tx_buffer, &Font_7x10, SSD1306_COLOR_WHITE);
 800130c:	2201      	movs	r2, #1
 800130e:	490f      	ldr	r1, [pc, #60]	@ (800134c <main+0x23c>)
 8001310:	480c      	ldr	r0, [pc, #48]	@ (8001344 <main+0x234>)
 8001312:	f006 fa55 	bl	80077c0 <SSD1306_Puts>

		SSD1306_UpdateScreen();
 8001316:	f006 f91b 	bl	8007550 <SSD1306_UpdateScreen>

		HAL_Delay(500);
 800131a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800131e:	f001 f86b 	bl	80023f8 <HAL_Delay>
	}
 8001322:	e736      	b.n	8001192 <main+0x82>
 8001324:	f3af 8000 	nop.w
 8001328:	70a3d70a 	.word	0x70a3d70a
 800132c:	4040aa3d 	.word	0x4040aa3d
 8001330:	47ae147b 	.word	0x47ae147b
 8001334:	4050aae1 	.word	0x4050aae1
 8001338:	200002c0 	.word	0x200002c0
 800133c:	20000308 	.word	0x20000308
 8001340:	200001f8 	.word	0x200001f8
 8001344:	2000030c 	.word	0x2000030c
 8001348:	0800a658 	.word	0x0800a658
 800134c:	2000000c 	.word	0x2000000c
 8001350:	42c80000 	.word	0x42c80000
 8001354:	20000320 	.word	0x20000320
 8001358:	0800a668 	.word	0x0800a668
 800135c:	0800a678 	.word	0x0800a678
 8001360:	0800a688 	.word	0x0800a688

08001364 <_Z18SystemClock_Configv>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b094      	sub	sp, #80	@ 0x50
 8001368:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800136a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800136e:	2228      	movs	r2, #40	@ 0x28
 8001370:	2100      	movs	r1, #0
 8001372:	4618      	mov	r0, r3
 8001374:	f007 f94b 	bl	800860e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001378:	f107 0314 	add.w	r3, r7, #20
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
 8001386:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001388:	1d3b      	adds	r3, r7, #4
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001394:	2301      	movs	r3, #1
 8001396:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001398:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800139c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800139e:	2300      	movs	r3, #0
 80013a0:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013a2:	2301      	movs	r3, #1
 80013a4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013a6:	2302      	movs	r3, #2
 80013a8:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013ae:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013b0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80013b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80013b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013ba:	4618      	mov	r0, r3
 80013bc:	f002 fe56 	bl	800406c <HAL_RCC_OscConfig>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	bf14      	ite	ne
 80013c6:	2301      	movne	r3, #1
 80013c8:	2300      	moveq	r3, #0
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <_Z18SystemClock_Configv+0x70>
		Error_Handler();
 80013d0:	f000 fc04 	bl	8001bdc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80013d4:	230f      	movs	r3, #15
 80013d6:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d8:	2302      	movs	r3, #2
 80013da:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013dc:	2300      	movs	r3, #0
 80013de:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013e4:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e6:	2300      	movs	r3, #0
 80013e8:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	2102      	movs	r1, #2
 80013f0:	4618      	mov	r0, r3
 80013f2:	f003 f8bd 	bl	8004570 <HAL_RCC_ClockConfig>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	bf14      	ite	ne
 80013fc:	2301      	movne	r3, #1
 80013fe:	2300      	moveq	r3, #0
 8001400:	b2db      	uxtb	r3, r3
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <_Z18SystemClock_Configv+0xa6>
		Error_Handler();
 8001406:	f000 fbe9 	bl	8001bdc <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800140a:	2302      	movs	r3, #2
 800140c:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800140e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001412:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	4618      	mov	r0, r3
 8001418:	f003 fa24 	bl	8004864 <HAL_RCCEx_PeriphCLKConfig>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	bf14      	ite	ne
 8001422:	2301      	movne	r3, #1
 8001424:	2300      	moveq	r3, #0
 8001426:	b2db      	uxtb	r3, r3
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <_Z18SystemClock_Configv+0xcc>
		Error_Handler();
 800142c:	f000 fbd6 	bl	8001bdc <Error_Handler>
	}
}
 8001430:	bf00      	nop
 8001432:	3750      	adds	r7, #80	@ 0x50
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <_ZL12MX_ADC1_Initv>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800143e:	1d3b      	adds	r3, r7, #4
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8001448:	4b27      	ldr	r3, [pc, #156]	@ (80014e8 <_ZL12MX_ADC1_Initv+0xb0>)
 800144a:	4a28      	ldr	r2, [pc, #160]	@ (80014ec <_ZL12MX_ADC1_Initv+0xb4>)
 800144c:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800144e:	4b26      	ldr	r3, [pc, #152]	@ (80014e8 <_ZL12MX_ADC1_Initv+0xb0>)
 8001450:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001454:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8001456:	4b24      	ldr	r3, [pc, #144]	@ (80014e8 <_ZL12MX_ADC1_Initv+0xb0>)
 8001458:	2201      	movs	r2, #1
 800145a:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800145c:	4b22      	ldr	r3, [pc, #136]	@ (80014e8 <_ZL12MX_ADC1_Initv+0xb0>)
 800145e:	2200      	movs	r2, #0
 8001460:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001462:	4b21      	ldr	r3, [pc, #132]	@ (80014e8 <_ZL12MX_ADC1_Initv+0xb0>)
 8001464:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001468:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800146a:	4b1f      	ldr	r3, [pc, #124]	@ (80014e8 <_ZL12MX_ADC1_Initv+0xb0>)
 800146c:	2200      	movs	r2, #0
 800146e:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 2;
 8001470:	4b1d      	ldr	r3, [pc, #116]	@ (80014e8 <_ZL12MX_ADC1_Initv+0xb0>)
 8001472:	2202      	movs	r2, #2
 8001474:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001476:	481c      	ldr	r0, [pc, #112]	@ (80014e8 <_ZL12MX_ADC1_Initv+0xb0>)
 8001478:	f000 ffe2 	bl	8002440 <HAL_ADC_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	bf14      	ite	ne
 8001482:	2301      	movne	r3, #1
 8001484:	2300      	moveq	r3, #0
 8001486:	b2db      	uxtb	r3, r3
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <_ZL12MX_ADC1_Initv+0x58>
		Error_Handler();
 800148c:	f000 fba6 	bl	8001bdc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 8001490:	2301      	movs	r3, #1
 8001492:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001494:	2301      	movs	r3, #1
 8001496:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8001498:	2303      	movs	r3, #3
 800149a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	4619      	mov	r1, r3
 80014a0:	4811      	ldr	r0, [pc, #68]	@ (80014e8 <_ZL12MX_ADC1_Initv+0xb0>)
 80014a2:	f001 f99f 	bl	80027e4 <HAL_ADC_ConfigChannel>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	bf14      	ite	ne
 80014ac:	2301      	movne	r3, #1
 80014ae:	2300      	moveq	r3, #0
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <_ZL12MX_ADC1_Initv+0x82>
		Error_Handler();
 80014b6:	f000 fb91 	bl	8001bdc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 80014ba:	2302      	movs	r3, #2
 80014bc:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 80014be:	2302      	movs	r3, #2
 80014c0:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80014c2:	1d3b      	adds	r3, r7, #4
 80014c4:	4619      	mov	r1, r3
 80014c6:	4808      	ldr	r0, [pc, #32]	@ (80014e8 <_ZL12MX_ADC1_Initv+0xb0>)
 80014c8:	f001 f98c 	bl	80027e4 <HAL_ADC_ConfigChannel>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	bf14      	ite	ne
 80014d2:	2301      	movne	r3, #1
 80014d4:	2300      	moveq	r3, #0
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <_ZL12MX_ADC1_Initv+0xa8>
		Error_Handler();
 80014dc:	f000 fb7e 	bl	8001bdc <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80014e0:	bf00      	nop
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	200001f8 	.word	0x200001f8
 80014ec:	40012400 	.word	0x40012400

080014f0 <_ZL12MX_I2C1_Initv>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80014f4:	4b15      	ldr	r3, [pc, #84]	@ (800154c <_ZL12MX_I2C1_Initv+0x5c>)
 80014f6:	4a16      	ldr	r2, [pc, #88]	@ (8001550 <_ZL12MX_I2C1_Initv+0x60>)
 80014f8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 80014fa:	4b14      	ldr	r3, [pc, #80]	@ (800154c <_ZL12MX_I2C1_Initv+0x5c>)
 80014fc:	4a15      	ldr	r2, [pc, #84]	@ (8001554 <_ZL12MX_I2C1_Initv+0x64>)
 80014fe:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001500:	4b12      	ldr	r3, [pc, #72]	@ (800154c <_ZL12MX_I2C1_Initv+0x5c>)
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001506:	4b11      	ldr	r3, [pc, #68]	@ (800154c <_ZL12MX_I2C1_Initv+0x5c>)
 8001508:	2200      	movs	r2, #0
 800150a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800150c:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <_ZL12MX_I2C1_Initv+0x5c>)
 800150e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001512:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001514:	4b0d      	ldr	r3, [pc, #52]	@ (800154c <_ZL12MX_I2C1_Initv+0x5c>)
 8001516:	2200      	movs	r2, #0
 8001518:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800151a:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <_ZL12MX_I2C1_Initv+0x5c>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001520:	4b0a      	ldr	r3, [pc, #40]	@ (800154c <_ZL12MX_I2C1_Initv+0x5c>)
 8001522:	2200      	movs	r2, #0
 8001524:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <_ZL12MX_I2C1_Initv+0x5c>)
 8001528:	2200      	movs	r2, #0
 800152a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800152c:	4807      	ldr	r0, [pc, #28]	@ (800154c <_ZL12MX_I2C1_Initv+0x5c>)
 800152e:	f001 ffd3 	bl	80034d8 <HAL_I2C_Init>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	bf14      	ite	ne
 8001538:	2301      	movne	r3, #1
 800153a:	2300      	moveq	r3, #0
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <_ZL12MX_I2C1_Initv+0x56>
		Error_Handler();
 8001542:	f000 fb4b 	bl	8001bdc <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	2000026c 	.word	0x2000026c
 8001550:	40005400 	.word	0x40005400
 8001554:	00061a80 	.word	0x00061a80

08001558 <_ZL12MX_TIM3_Initv>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b08e      	sub	sp, #56	@ 0x38
 800155c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800155e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800156c:	f107 0320 	add.w	r3, r7, #32
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001576:	1d3b      	adds	r3, r7, #4
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
 8001582:	611a      	str	r2, [r3, #16]
 8001584:	615a      	str	r2, [r3, #20]
 8001586:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001588:	4b49      	ldr	r3, [pc, #292]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 800158a:	4a4a      	ldr	r2, [pc, #296]	@ (80016b4 <_ZL12MX_TIM3_Initv+0x15c>)
 800158c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 71;
 800158e:	4b48      	ldr	r3, [pc, #288]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 8001590:	2247      	movs	r2, #71	@ 0x47
 8001592:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001594:	4b46      	ldr	r3, [pc, #280]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 8001596:	2200      	movs	r2, #0
 8001598:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 999;
 800159a:	4b45      	ldr	r3, [pc, #276]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 800159c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015a0:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a2:	4b43      	ldr	r3, [pc, #268]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a8:	4b41      	ldr	r3, [pc, #260]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80015ae:	4840      	ldr	r0, [pc, #256]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 80015b0:	f003 fa0e 	bl	80049d0 <HAL_TIM_Base_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	bf14      	ite	ne
 80015ba:	2301      	movne	r3, #1
 80015bc:	2300      	moveq	r3, #0
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <_ZL12MX_TIM3_Initv+0x70>
		Error_Handler();
 80015c4:	f000 fb0a 	bl	8001bdc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015cc:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80015ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015d2:	4619      	mov	r1, r3
 80015d4:	4836      	ldr	r0, [pc, #216]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 80015d6:	f003 fc07 	bl	8004de8 <HAL_TIM_ConfigClockSource>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	bf14      	ite	ne
 80015e0:	2301      	movne	r3, #1
 80015e2:	2300      	moveq	r3, #0
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <_ZL12MX_TIM3_Initv+0x96>
		Error_Handler();
 80015ea:	f000 faf7 	bl	8001bdc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 80015ee:	4830      	ldr	r0, [pc, #192]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 80015f0:	f003 fa3d 	bl	8004a6e <HAL_TIM_PWM_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	bf14      	ite	ne
 80015fa:	2301      	movne	r3, #1
 80015fc:	2300      	moveq	r3, #0
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <_ZL12MX_TIM3_Initv+0xb0>
		Error_Handler();
 8001604:	f000 faea 	bl	8001bdc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001608:	2300      	movs	r3, #0
 800160a:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800160c:	2300      	movs	r3, #0
 800160e:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001610:	f107 0320 	add.w	r3, r7, #32
 8001614:	4619      	mov	r1, r3
 8001616:	4826      	ldr	r0, [pc, #152]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 8001618:	f003 ff5e 	bl	80054d8 <HAL_TIMEx_MasterConfigSynchronization>
 800161c:	4603      	mov	r3, r0
			!= HAL_OK) {
 800161e:	2b00      	cmp	r3, #0
 8001620:	bf14      	ite	ne
 8001622:	2301      	movne	r3, #1
 8001624:	2300      	moveq	r3, #0
 8001626:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <_ZL12MX_TIM3_Initv+0xd8>
		Error_Handler();
 800162c:	f000 fad6 	bl	8001bdc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001630:	2360      	movs	r3, #96	@ 0x60
 8001632:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001634:	2300      	movs	r3, #0
 8001636:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001638:	2300      	movs	r3, #0
 800163a:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800163c:	2300      	movs	r3, #0
 800163e:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8001640:	1d3b      	adds	r3, r7, #4
 8001642:	2200      	movs	r2, #0
 8001644:	4619      	mov	r1, r3
 8001646:	481a      	ldr	r0, [pc, #104]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 8001648:	f003 fb0c 	bl	8004c64 <HAL_TIM_PWM_ConfigChannel>
 800164c:	4603      	mov	r3, r0
			!= HAL_OK) {
 800164e:	2b00      	cmp	r3, #0
 8001650:	bf14      	ite	ne
 8001652:	2301      	movne	r3, #1
 8001654:	2300      	moveq	r3, #0
 8001656:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <_ZL12MX_TIM3_Initv+0x108>
		Error_Handler();
 800165c:	f000 fabe 	bl	8001bdc <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001660:	1d3b      	adds	r3, r7, #4
 8001662:	2204      	movs	r2, #4
 8001664:	4619      	mov	r1, r3
 8001666:	4812      	ldr	r0, [pc, #72]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 8001668:	f003 fafc 	bl	8004c64 <HAL_TIM_PWM_ConfigChannel>
 800166c:	4603      	mov	r3, r0
			!= HAL_OK) {
 800166e:	2b00      	cmp	r3, #0
 8001670:	bf14      	ite	ne
 8001672:	2301      	movne	r3, #1
 8001674:	2300      	moveq	r3, #0
 8001676:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <_ZL12MX_TIM3_Initv+0x128>
		Error_Handler();
 800167c:	f000 faae 	bl	8001bdc <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3)
 8001680:	1d3b      	adds	r3, r7, #4
 8001682:	2208      	movs	r2, #8
 8001684:	4619      	mov	r1, r3
 8001686:	480a      	ldr	r0, [pc, #40]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 8001688:	f003 faec 	bl	8004c64 <HAL_TIM_PWM_ConfigChannel>
 800168c:	4603      	mov	r3, r0
			!= HAL_OK) {
 800168e:	2b00      	cmp	r3, #0
 8001690:	bf14      	ite	ne
 8001692:	2301      	movne	r3, #1
 8001694:	2300      	moveq	r3, #0
 8001696:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3)
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <_ZL12MX_TIM3_Initv+0x148>
		Error_Handler();
 800169c:	f000 fa9e 	bl	8001bdc <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80016a0:	4803      	ldr	r0, [pc, #12]	@ (80016b0 <_ZL12MX_TIM3_Initv+0x158>)
 80016a2:	f000 fcd7 	bl	8002054 <HAL_TIM_MspPostInit>

}
 80016a6:	bf00      	nop
 80016a8:	3738      	adds	r7, #56	@ 0x38
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	200002c0 	.word	0x200002c0
 80016b4:	40000400 	.word	0x40000400

080016b8 <_ZL11MX_DMA_Initv>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80016be:	4b0c      	ldr	r3, [pc, #48]	@ (80016f0 <_ZL11MX_DMA_Initv+0x38>)
 80016c0:	695b      	ldr	r3, [r3, #20]
 80016c2:	4a0b      	ldr	r2, [pc, #44]	@ (80016f0 <_ZL11MX_DMA_Initv+0x38>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6153      	str	r3, [r2, #20]
 80016ca:	4b09      	ldr	r3, [pc, #36]	@ (80016f0 <_ZL11MX_DMA_Initv+0x38>)
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2100      	movs	r1, #0
 80016da:	200b      	movs	r0, #11
 80016dc:	f001 fb53 	bl	8002d86 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016e0:	200b      	movs	r0, #11
 80016e2:	f001 fb6c 	bl	8002dbe <HAL_NVIC_EnableIRQ>

}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40021000 	.word	0x40021000

080016f4 <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80016fa:	4b14      	ldr	r3, [pc, #80]	@ (800174c <_ZL12MX_GPIO_Initv+0x58>)
 80016fc:	699b      	ldr	r3, [r3, #24]
 80016fe:	4a13      	ldr	r2, [pc, #76]	@ (800174c <_ZL12MX_GPIO_Initv+0x58>)
 8001700:	f043 0320 	orr.w	r3, r3, #32
 8001704:	6193      	str	r3, [r2, #24]
 8001706:	4b11      	ldr	r3, [pc, #68]	@ (800174c <_ZL12MX_GPIO_Initv+0x58>)
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	f003 0320 	and.w	r3, r3, #32
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001712:	4b0e      	ldr	r3, [pc, #56]	@ (800174c <_ZL12MX_GPIO_Initv+0x58>)
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	4a0d      	ldr	r2, [pc, #52]	@ (800174c <_ZL12MX_GPIO_Initv+0x58>)
 8001718:	f043 0304 	orr.w	r3, r3, #4
 800171c:	6193      	str	r3, [r2, #24]
 800171e:	4b0b      	ldr	r3, [pc, #44]	@ (800174c <_ZL12MX_GPIO_Initv+0x58>)
 8001720:	699b      	ldr	r3, [r3, #24]
 8001722:	f003 0304 	and.w	r3, r3, #4
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800172a:	4b08      	ldr	r3, [pc, #32]	@ (800174c <_ZL12MX_GPIO_Initv+0x58>)
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	4a07      	ldr	r2, [pc, #28]	@ (800174c <_ZL12MX_GPIO_Initv+0x58>)
 8001730:	f043 0308 	orr.w	r3, r3, #8
 8001734:	6193      	str	r3, [r2, #24]
 8001736:	4b05      	ldr	r3, [pc, #20]	@ (800174c <_ZL12MX_GPIO_Initv+0x58>)
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	f003 0308 	and.w	r3, r3, #8
 800173e:	607b      	str	r3, [r7, #4]
 8001740:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001742:	bf00      	nop
 8001744:	3714      	adds	r7, #20
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr
 800174c:	40021000 	.word	0x40021000

08001750 <_Z10setupFuzzyv>:

/* USER CODE BEGIN 4 */
void setupFuzzy() {
 8001750:	b590      	push	{r4, r7, lr}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
	FuzzyInput *inside = new FuzzyInput(1);
 8001756:	200c      	movs	r0, #12
 8001758:	f006 f8f8 	bl	800794c <_Znwj>
 800175c:	4603      	mov	r3, r0
 800175e:	461c      	mov	r4, r3
 8001760:	2101      	movs	r1, #1
 8001762:	4620      	mov	r0, r4
 8001764:	f004 fd4f 	bl	8006206 <_ZN10FuzzyInputC1Ei>
 8001768:	60fc      	str	r4, [r7, #12]
	inside->addFuzzySet(in_veryDark);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	4a48      	ldr	r2, [pc, #288]	@ (8001890 <_Z10setupFuzzyv+0x140>)
 800176e:	6812      	ldr	r2, [r2, #0]
 8001770:	4611      	mov	r1, r2
 8001772:	4618      	mov	r0, r3
 8001774:	f004 fcf5 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	inside->addFuzzySet(in_dark);
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	4a46      	ldr	r2, [pc, #280]	@ (8001894 <_Z10setupFuzzyv+0x144>)
 800177c:	6812      	ldr	r2, [r2, #0]
 800177e:	4611      	mov	r1, r2
 8001780:	4618      	mov	r0, r3
 8001782:	f004 fcee 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	inside->addFuzzySet(in_moderate);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	4a43      	ldr	r2, [pc, #268]	@ (8001898 <_Z10setupFuzzyv+0x148>)
 800178a:	6812      	ldr	r2, [r2, #0]
 800178c:	4611      	mov	r1, r2
 800178e:	4618      	mov	r0, r3
 8001790:	f004 fce7 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	inside->addFuzzySet(in_bright);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	4a41      	ldr	r2, [pc, #260]	@ (800189c <_Z10setupFuzzyv+0x14c>)
 8001798:	6812      	ldr	r2, [r2, #0]
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f004 fce0 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	inside->addFuzzySet(in_veryBright);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	4a3e      	ldr	r2, [pc, #248]	@ (80018a0 <_Z10setupFuzzyv+0x150>)
 80017a6:	6812      	ldr	r2, [r2, #0]
 80017a8:	4611      	mov	r1, r2
 80017aa:	4618      	mov	r0, r3
 80017ac:	f004 fcd9 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	fuzzy->addFuzzyInput(inside);
 80017b0:	4b3c      	ldr	r3, [pc, #240]	@ (80018a4 <_Z10setupFuzzyv+0x154>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68f9      	ldr	r1, [r7, #12]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f003 feff 	bl	80055ba <_ZN5Fuzzy13addFuzzyInputEP10FuzzyInput>

	FuzzyInput *outside = new FuzzyInput(2);
 80017bc:	200c      	movs	r0, #12
 80017be:	f006 f8c5 	bl	800794c <_Znwj>
 80017c2:	4603      	mov	r3, r0
 80017c4:	461c      	mov	r4, r3
 80017c6:	2102      	movs	r1, #2
 80017c8:	4620      	mov	r0, r4
 80017ca:	f004 fd1c 	bl	8006206 <_ZN10FuzzyInputC1Ei>
 80017ce:	60bc      	str	r4, [r7, #8]
	outside->addFuzzySet(out_veryDark);
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	4a35      	ldr	r2, [pc, #212]	@ (80018a8 <_Z10setupFuzzyv+0x158>)
 80017d4:	6812      	ldr	r2, [r2, #0]
 80017d6:	4611      	mov	r1, r2
 80017d8:	4618      	mov	r0, r3
 80017da:	f004 fcc2 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	outside->addFuzzySet(out_dark);
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	4a32      	ldr	r2, [pc, #200]	@ (80018ac <_Z10setupFuzzyv+0x15c>)
 80017e2:	6812      	ldr	r2, [r2, #0]
 80017e4:	4611      	mov	r1, r2
 80017e6:	4618      	mov	r0, r3
 80017e8:	f004 fcbb 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	outside->addFuzzySet(out_moderate);
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	4a30      	ldr	r2, [pc, #192]	@ (80018b0 <_Z10setupFuzzyv+0x160>)
 80017f0:	6812      	ldr	r2, [r2, #0]
 80017f2:	4611      	mov	r1, r2
 80017f4:	4618      	mov	r0, r3
 80017f6:	f004 fcb4 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	outside->addFuzzySet(out_bright);
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	4a2d      	ldr	r2, [pc, #180]	@ (80018b4 <_Z10setupFuzzyv+0x164>)
 80017fe:	6812      	ldr	r2, [r2, #0]
 8001800:	4611      	mov	r1, r2
 8001802:	4618      	mov	r0, r3
 8001804:	f004 fcad 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	outside->addFuzzySet(out_veryBright);
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	4a2b      	ldr	r2, [pc, #172]	@ (80018b8 <_Z10setupFuzzyv+0x168>)
 800180c:	6812      	ldr	r2, [r2, #0]
 800180e:	4611      	mov	r1, r2
 8001810:	4618      	mov	r0, r3
 8001812:	f004 fca6 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	fuzzy->addFuzzyInput(outside);
 8001816:	4b23      	ldr	r3, [pc, #140]	@ (80018a4 <_Z10setupFuzzyv+0x154>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	68b9      	ldr	r1, [r7, #8]
 800181c:	4618      	mov	r0, r3
 800181e:	f003 fecc 	bl	80055ba <_ZN5Fuzzy13addFuzzyInputEP10FuzzyInput>

	FuzzyOutput *brightness = new FuzzyOutput(1);
 8001822:	2010      	movs	r0, #16
 8001824:	f006 f892 	bl	800794c <_Znwj>
 8001828:	4603      	mov	r3, r0
 800182a:	461c      	mov	r4, r3
 800182c:	2101      	movs	r1, #1
 800182e:	4620      	mov	r0, r4
 8001830:	f004 fd13 	bl	800625a <_ZN11FuzzyOutputC1Ei>
 8001834:	607c      	str	r4, [r7, #4]
	brightness->addFuzzySet(low);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4a20      	ldr	r2, [pc, #128]	@ (80018bc <_Z10setupFuzzyv+0x16c>)
 800183a:	6812      	ldr	r2, [r2, #0]
 800183c:	4611      	mov	r1, r2
 800183e:	4618      	mov	r0, r3
 8001840:	f004 fc8f 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	brightness->addFuzzySet(veryLow);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a1e      	ldr	r2, [pc, #120]	@ (80018c0 <_Z10setupFuzzyv+0x170>)
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	4611      	mov	r1, r2
 800184c:	4618      	mov	r0, r3
 800184e:	f004 fc88 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	brightness->addFuzzySet(medium);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a1b      	ldr	r2, [pc, #108]	@ (80018c4 <_Z10setupFuzzyv+0x174>)
 8001856:	6812      	ldr	r2, [r2, #0]
 8001858:	4611      	mov	r1, r2
 800185a:	4618      	mov	r0, r3
 800185c:	f004 fc81 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	brightness->addFuzzySet(high);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	4a19      	ldr	r2, [pc, #100]	@ (80018c8 <_Z10setupFuzzyv+0x178>)
 8001864:	6812      	ldr	r2, [r2, #0]
 8001866:	4611      	mov	r1, r2
 8001868:	4618      	mov	r0, r3
 800186a:	f004 fc7a 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	brightness->addFuzzySet(veryHigh);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a16      	ldr	r2, [pc, #88]	@ (80018cc <_Z10setupFuzzyv+0x17c>)
 8001872:	6812      	ldr	r2, [r2, #0]
 8001874:	4611      	mov	r1, r2
 8001876:	4618      	mov	r0, r3
 8001878:	f004 fc73 	bl	8006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>
	fuzzy->addFuzzyOutput(brightness);
 800187c:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <_Z10setupFuzzyv+0x154>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6879      	ldr	r1, [r7, #4]
 8001882:	4618      	mov	r0, r3
 8001884:	f003 fed3 	bl	800562e <_ZN5Fuzzy14addFuzzyOutputEP11FuzzyOutput>
}
 8001888:	bf00      	nop
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	bd90      	pop	{r4, r7, pc}
 8001890:	20000324 	.word	0x20000324
 8001894:	20000328 	.word	0x20000328
 8001898:	2000032c 	.word	0x2000032c
 800189c:	20000330 	.word	0x20000330
 80018a0:	20000334 	.word	0x20000334
 80018a4:	20000320 	.word	0x20000320
 80018a8:	20000338 	.word	0x20000338
 80018ac:	2000033c 	.word	0x2000033c
 80018b0:	20000340 	.word	0x20000340
 80018b4:	20000344 	.word	0x20000344
 80018b8:	20000348 	.word	0x20000348
 80018bc:	20000350 	.word	0x20000350
 80018c0:	2000034c 	.word	0x2000034c
 80018c4:	20000354 	.word	0x20000354
 80018c8:	20000358 	.word	0x20000358
 80018cc:	2000035c 	.word	0x2000035c

080018d0 <_Z18configureFuzzyRulev>:

void configureFuzzyRule() {
 80018d0:	b590      	push	{r4, r7, lr}
 80018d2:	b087      	sub	sp, #28
 80018d4:	af00      	add	r7, sp, #0
	// nh ngha cc kt qu
	FuzzyRuleConsequent *thenVeryLow = new FuzzyRuleConsequent();
 80018d6:	2004      	movs	r0, #4
 80018d8:	f006 f838 	bl	800794c <_Znwj>
 80018dc:	4603      	mov	r3, r0
 80018de:	461c      	mov	r4, r3
 80018e0:	4620      	mov	r0, r4
 80018e2:	f005 fba1 	bl	8007028 <_ZN19FuzzyRuleConsequentC1Ev>
 80018e6:	617c      	str	r4, [r7, #20]
	FuzzyRuleConsequent *thenLow = new FuzzyRuleConsequent();
 80018e8:	2004      	movs	r0, #4
 80018ea:	f006 f82f 	bl	800794c <_Znwj>
 80018ee:	4603      	mov	r3, r0
 80018f0:	461c      	mov	r4, r3
 80018f2:	4620      	mov	r0, r4
 80018f4:	f005 fb98 	bl	8007028 <_ZN19FuzzyRuleConsequentC1Ev>
 80018f8:	613c      	str	r4, [r7, #16]
	FuzzyRuleConsequent *thenMedium = new FuzzyRuleConsequent();
 80018fa:	2004      	movs	r0, #4
 80018fc:	f006 f826 	bl	800794c <_Znwj>
 8001900:	4603      	mov	r3, r0
 8001902:	461c      	mov	r4, r3
 8001904:	4620      	mov	r0, r4
 8001906:	f005 fb8f 	bl	8007028 <_ZN19FuzzyRuleConsequentC1Ev>
 800190a:	60fc      	str	r4, [r7, #12]
	FuzzyRuleConsequent *thenHigh = new FuzzyRuleConsequent();
 800190c:	2004      	movs	r0, #4
 800190e:	f006 f81d 	bl	800794c <_Znwj>
 8001912:	4603      	mov	r3, r0
 8001914:	461c      	mov	r4, r3
 8001916:	4620      	mov	r0, r4
 8001918:	f005 fb86 	bl	8007028 <_ZN19FuzzyRuleConsequentC1Ev>
 800191c:	60bc      	str	r4, [r7, #8]
	FuzzyRuleConsequent *thenVeryHigh = new FuzzyRuleConsequent();
 800191e:	2004      	movs	r0, #4
 8001920:	f006 f814 	bl	800794c <_Znwj>
 8001924:	4603      	mov	r3, r0
 8001926:	461c      	mov	r4, r3
 8001928:	4620      	mov	r0, r4
 800192a:	f005 fb7d 	bl	8007028 <_ZN19FuzzyRuleConsequentC1Ev>
 800192e:	607c      	str	r4, [r7, #4]

	// Cu hnh cc kt qu
	thenVeryLow->addOutput(veryLow);
 8001930:	4b53      	ldr	r3, [pc, #332]	@ (8001a80 <_Z18configureFuzzyRulev+0x1b0>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4619      	mov	r1, r3
 8001936:	6978      	ldr	r0, [r7, #20]
 8001938:	f005 fb83 	bl	8007042 <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet>
	thenLow->addOutput(low);
 800193c:	4b51      	ldr	r3, [pc, #324]	@ (8001a84 <_Z18configureFuzzyRulev+0x1b4>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4619      	mov	r1, r3
 8001942:	6938      	ldr	r0, [r7, #16]
 8001944:	f005 fb7d 	bl	8007042 <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet>
	thenMedium->addOutput(medium);
 8001948:	4b4f      	ldr	r3, [pc, #316]	@ (8001a88 <_Z18configureFuzzyRulev+0x1b8>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4619      	mov	r1, r3
 800194e:	68f8      	ldr	r0, [r7, #12]
 8001950:	f005 fb77 	bl	8007042 <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet>
	thenHigh->addOutput(high);
 8001954:	4b4d      	ldr	r3, [pc, #308]	@ (8001a8c <_Z18configureFuzzyRulev+0x1bc>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4619      	mov	r1, r3
 800195a:	68b8      	ldr	r0, [r7, #8]
 800195c:	f005 fb71 	bl	8007042 <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet>
	thenVeryHigh->addOutput(veryHigh);
 8001960:	4b4b      	ldr	r3, [pc, #300]	@ (8001a90 <_Z18configureFuzzyRulev+0x1c0>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4619      	mov	r1, r3
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f005 fb6b 	bl	8007042 <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet>

	// nh ngha rule
	// Rule 1: If (outside bright) then Low
	addRule(1, out_bright, nullptr, thenLow);
 800196c:	4b49      	ldr	r3, [pc, #292]	@ (8001a94 <_Z18configureFuzzyRulev+0x1c4>)
 800196e:	6819      	ldr	r1, [r3, #0]
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	2200      	movs	r2, #0
 8001974:	2001      	movs	r0, #1
 8001976:	f000 f8a1 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>
	// Rule 2: If (outside very bright) then Low Power
	addRule(2, out_veryBright, nullptr, thenVeryLow);
 800197a:	4b47      	ldr	r3, [pc, #284]	@ (8001a98 <_Z18configureFuzzyRulev+0x1c8>)
 800197c:	6819      	ldr	r1, [r3, #0]
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	2200      	movs	r2, #0
 8001982:	2002      	movs	r0, #2
 8001984:	f000 f89a 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>
	// Rule 3: If (outside moderate and inside very dark) then low Power
	addRule(3, out_moderate, in_veryDark, thenVeryHigh);
 8001988:	4b44      	ldr	r3, [pc, #272]	@ (8001a9c <_Z18configureFuzzyRulev+0x1cc>)
 800198a:	6819      	ldr	r1, [r3, #0]
 800198c:	4b44      	ldr	r3, [pc, #272]	@ (8001aa0 <_Z18configureFuzzyRulev+0x1d0>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2003      	movs	r0, #3
 8001994:	f000 f892 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(4, out_moderate, in_dark, thenMedium);
 8001998:	4b40      	ldr	r3, [pc, #256]	@ (8001a9c <_Z18configureFuzzyRulev+0x1cc>)
 800199a:	6819      	ldr	r1, [r3, #0]
 800199c:	4b41      	ldr	r3, [pc, #260]	@ (8001aa4 <_Z18configureFuzzyRulev+0x1d4>)
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	2004      	movs	r0, #4
 80019a4:	f000 f88a 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(5, out_moderate, in_moderate, thenMedium);
 80019a8:	4b3c      	ldr	r3, [pc, #240]	@ (8001a9c <_Z18configureFuzzyRulev+0x1cc>)
 80019aa:	6819      	ldr	r1, [r3, #0]
 80019ac:	4b3e      	ldr	r3, [pc, #248]	@ (8001aa8 <_Z18configureFuzzyRulev+0x1d8>)
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2005      	movs	r0, #5
 80019b4:	f000 f882 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(6, out_moderate, in_bright, thenVeryLow);
 80019b8:	4b38      	ldr	r3, [pc, #224]	@ (8001a9c <_Z18configureFuzzyRulev+0x1cc>)
 80019ba:	6819      	ldr	r1, [r3, #0]
 80019bc:	4b3b      	ldr	r3, [pc, #236]	@ (8001aac <_Z18configureFuzzyRulev+0x1dc>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	2006      	movs	r0, #6
 80019c4:	f000 f87a 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(7, out_moderate, in_veryBright, thenVeryLow);
 80019c8:	4b34      	ldr	r3, [pc, #208]	@ (8001a9c <_Z18configureFuzzyRulev+0x1cc>)
 80019ca:	6819      	ldr	r1, [r3, #0]
 80019cc:	4b38      	ldr	r3, [pc, #224]	@ (8001ab0 <_Z18configureFuzzyRulev+0x1e0>)
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	2007      	movs	r0, #7
 80019d4:	f000 f872 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(8, out_dark, in_veryDark, thenVeryHigh);
 80019d8:	4b36      	ldr	r3, [pc, #216]	@ (8001ab4 <_Z18configureFuzzyRulev+0x1e4>)
 80019da:	6819      	ldr	r1, [r3, #0]
 80019dc:	4b30      	ldr	r3, [pc, #192]	@ (8001aa0 <_Z18configureFuzzyRulev+0x1d0>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2008      	movs	r0, #8
 80019e4:	f000 f86a 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(9, out_dark, in_dark, thenMedium);
 80019e8:	4b32      	ldr	r3, [pc, #200]	@ (8001ab4 <_Z18configureFuzzyRulev+0x1e4>)
 80019ea:	6819      	ldr	r1, [r3, #0]
 80019ec:	4b2d      	ldr	r3, [pc, #180]	@ (8001aa4 <_Z18configureFuzzyRulev+0x1d4>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2009      	movs	r0, #9
 80019f4:	f000 f862 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(10, out_dark, in_moderate, thenMedium);
 80019f8:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab4 <_Z18configureFuzzyRulev+0x1e4>)
 80019fa:	6819      	ldr	r1, [r3, #0]
 80019fc:	4b2a      	ldr	r3, [pc, #168]	@ (8001aa8 <_Z18configureFuzzyRulev+0x1d8>)
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	200a      	movs	r0, #10
 8001a04:	f000 f85a 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(11, out_dark, in_bright, thenMedium);
 8001a08:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab4 <_Z18configureFuzzyRulev+0x1e4>)
 8001a0a:	6819      	ldr	r1, [r3, #0]
 8001a0c:	4b27      	ldr	r3, [pc, #156]	@ (8001aac <_Z18configureFuzzyRulev+0x1dc>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	200b      	movs	r0, #11
 8001a14:	f000 f852 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(12, out_dark, in_veryBright, thenLow);
 8001a18:	4b26      	ldr	r3, [pc, #152]	@ (8001ab4 <_Z18configureFuzzyRulev+0x1e4>)
 8001a1a:	6819      	ldr	r1, [r3, #0]
 8001a1c:	4b24      	ldr	r3, [pc, #144]	@ (8001ab0 <_Z18configureFuzzyRulev+0x1e0>)
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	200c      	movs	r0, #12
 8001a24:	f000 f84a 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(13, out_veryDark, in_veryDark, thenVeryHigh);
 8001a28:	4b23      	ldr	r3, [pc, #140]	@ (8001ab8 <_Z18configureFuzzyRulev+0x1e8>)
 8001a2a:	6819      	ldr	r1, [r3, #0]
 8001a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa0 <_Z18configureFuzzyRulev+0x1d0>)
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	200d      	movs	r0, #13
 8001a34:	f000 f842 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(14, out_veryDark, in_dark, thenHigh);
 8001a38:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab8 <_Z18configureFuzzyRulev+0x1e8>)
 8001a3a:	6819      	ldr	r1, [r3, #0]
 8001a3c:	4b19      	ldr	r3, [pc, #100]	@ (8001aa4 <_Z18configureFuzzyRulev+0x1d4>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	200e      	movs	r0, #14
 8001a44:	f000 f83a 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(15, out_veryDark, in_moderate, thenHigh);
 8001a48:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab8 <_Z18configureFuzzyRulev+0x1e8>)
 8001a4a:	6819      	ldr	r1, [r3, #0]
 8001a4c:	4b16      	ldr	r3, [pc, #88]	@ (8001aa8 <_Z18configureFuzzyRulev+0x1d8>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	200f      	movs	r0, #15
 8001a54:	f000 f832 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(16, out_veryDark, in_bright, thenMedium);
 8001a58:	4b17      	ldr	r3, [pc, #92]	@ (8001ab8 <_Z18configureFuzzyRulev+0x1e8>)
 8001a5a:	6819      	ldr	r1, [r3, #0]
 8001a5c:	4b13      	ldr	r3, [pc, #76]	@ (8001aac <_Z18configureFuzzyRulev+0x1dc>)
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2010      	movs	r0, #16
 8001a64:	f000 f82a 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>

	addRule(17, out_veryDark, in_veryBright, thenMedium);
 8001a68:	4b13      	ldr	r3, [pc, #76]	@ (8001ab8 <_Z18configureFuzzyRulev+0x1e8>)
 8001a6a:	6819      	ldr	r1, [r3, #0]
 8001a6c:	4b10      	ldr	r3, [pc, #64]	@ (8001ab0 <_Z18configureFuzzyRulev+0x1e0>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2011      	movs	r0, #17
 8001a74:	f000 f822 	bl	8001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>
}
 8001a78:	bf00      	nop
 8001a7a:	371c      	adds	r7, #28
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd90      	pop	{r4, r7, pc}
 8001a80:	2000034c 	.word	0x2000034c
 8001a84:	20000350 	.word	0x20000350
 8001a88:	20000354 	.word	0x20000354
 8001a8c:	20000358 	.word	0x20000358
 8001a90:	2000035c 	.word	0x2000035c
 8001a94:	20000344 	.word	0x20000344
 8001a98:	20000348 	.word	0x20000348
 8001a9c:	20000340 	.word	0x20000340
 8001aa0:	20000324 	.word	0x20000324
 8001aa4:	20000328 	.word	0x20000328
 8001aa8:	2000032c 	.word	0x2000032c
 8001aac:	20000330 	.word	0x20000330
 8001ab0:	20000334 	.word	0x20000334
 8001ab4:	2000033c 	.word	0x2000033c
 8001ab8:	20000338 	.word	0x20000338

08001abc <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent>:

void addRule(int ruleNumber, FuzzySet *fuzzySet1, FuzzySet *fuzzySet2,
		FuzzyRuleConsequent *Consequent) {
 8001abc:	b5b0      	push	{r4, r5, r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
 8001ac8:	603b      	str	r3, [r7, #0]
	FuzzyRuleAntecedent *antecedent = new FuzzyRuleAntecedent();
 8001aca:	2018      	movs	r0, #24
 8001acc:	f005 ff3e 	bl	800794c <_Znwj>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	461c      	mov	r4, r3
 8001ad4:	4620      	mov	r0, r4
 8001ad6:	f005 f855 	bl	8006b84 <_ZN19FuzzyRuleAntecedentC1Ev>
 8001ada:	617c      	str	r4, [r7, #20]
	if (fuzzySet2 == nullptr) {
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d115      	bne.n	8001b0e <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent+0x52>
		antecedent->joinSingle(fuzzySet1);
 8001ae2:	68b9      	ldr	r1, [r7, #8]
 8001ae4:	6978      	ldr	r0, [r7, #20]
 8001ae6:	f005 f869 	bl	8006bbc <_ZN19FuzzyRuleAntecedent10joinSingleEP8FuzzySet>
		fuzzy->addFuzzyRule(new FuzzyRule(ruleNumber, antecedent, Consequent));
 8001aea:	4b16      	ldr	r3, [pc, #88]	@ (8001b44 <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent+0x88>)
 8001aec:	681c      	ldr	r4, [r3, #0]
 8001aee:	2010      	movs	r0, #16
 8001af0:	f005 ff2c 	bl	800794c <_Znwj>
 8001af4:	4603      	mov	r3, r0
 8001af6:	461d      	mov	r5, r3
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	697a      	ldr	r2, [r7, #20]
 8001afc:	68f9      	ldr	r1, [r7, #12]
 8001afe:	4628      	mov	r0, r5
 8001b00:	f004 fffa 	bl	8006af8 <_ZN9FuzzyRuleC1EiP19FuzzyRuleAntecedentP19FuzzyRuleConsequent>
 8001b04:	4629      	mov	r1, r5
 8001b06:	4620      	mov	r0, r4
 8001b08:	f003 fdce 	bl	80056a8 <_ZN5Fuzzy12addFuzzyRuleEP9FuzzyRule>
	} else {
		antecedent->joinWithAND(fuzzySet1, fuzzySet2);
		fuzzy->addFuzzyRule(new FuzzyRule(ruleNumber, antecedent, Consequent));
	}
}
 8001b0c:	e015      	b.n	8001b3a <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent+0x7e>
		antecedent->joinWithAND(fuzzySet1, fuzzySet2);
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	68b9      	ldr	r1, [r7, #8]
 8001b12:	6978      	ldr	r0, [r7, #20]
 8001b14:	f005 f868 	bl	8006be8 <_ZN19FuzzyRuleAntecedent11joinWithANDEP8FuzzySetS1_>
		fuzzy->addFuzzyRule(new FuzzyRule(ruleNumber, antecedent, Consequent));
 8001b18:	4b0a      	ldr	r3, [pc, #40]	@ (8001b44 <_Z7addRuleiP8FuzzySetS0_P19FuzzyRuleConsequent+0x88>)
 8001b1a:	681c      	ldr	r4, [r3, #0]
 8001b1c:	2010      	movs	r0, #16
 8001b1e:	f005 ff15 	bl	800794c <_Znwj>
 8001b22:	4603      	mov	r3, r0
 8001b24:	461d      	mov	r5, r3
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	697a      	ldr	r2, [r7, #20]
 8001b2a:	68f9      	ldr	r1, [r7, #12]
 8001b2c:	4628      	mov	r0, r5
 8001b2e:	f004 ffe3 	bl	8006af8 <_ZN9FuzzyRuleC1EiP19FuzzyRuleAntecedentP19FuzzyRuleConsequent>
 8001b32:	4629      	mov	r1, r5
 8001b34:	4620      	mov	r0, r4
 8001b36:	f003 fdb7 	bl	80056a8 <_ZN5Fuzzy12addFuzzyRuleEP9FuzzyRule>
}
 8001b3a:	bf00      	nop
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bdb0      	pop	{r4, r5, r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000320 	.word	0x20000320

08001b48 <_Z15scaleLightValuettttt>:

float scaleLightValue(uint16_t light, uint16_t fromLow, uint16_t fromHigh,
		uint16_t toLow, uint16_t toHigh) {
 8001b48:	b5b0      	push	{r4, r5, r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4604      	mov	r4, r0
 8001b50:	4608      	mov	r0, r1
 8001b52:	4611      	mov	r1, r2
 8001b54:	461a      	mov	r2, r3
 8001b56:	4623      	mov	r3, r4
 8001b58:	80fb      	strh	r3, [r7, #6]
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	80bb      	strh	r3, [r7, #4]
 8001b5e:	460b      	mov	r3, r1
 8001b60:	807b      	strh	r3, [r7, #2]
 8001b62:	4613      	mov	r3, r2
 8001b64:	803b      	strh	r3, [r7, #0]
	return ((light * 1.0 - fromLow) * (toHigh - toLow)) / (fromHigh - fromLow);
 8001b66:	88fb      	ldrh	r3, [r7, #6]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7fe fc4b 	bl	8000404 <__aeabi_i2d>
 8001b6e:	4604      	mov	r4, r0
 8001b70:	460d      	mov	r5, r1
 8001b72:	88bb      	ldrh	r3, [r7, #4]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7fe fc45 	bl	8000404 <__aeabi_i2d>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	4620      	mov	r0, r4
 8001b80:	4629      	mov	r1, r5
 8001b82:	f7fe faf1 	bl	8000168 <__aeabi_dsub>
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	4614      	mov	r4, r2
 8001b8c:	461d      	mov	r5, r3
 8001b8e:	8b3a      	ldrh	r2, [r7, #24]
 8001b90:	883b      	ldrh	r3, [r7, #0]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7fe fc35 	bl	8000404 <__aeabi_i2d>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	4620      	mov	r0, r4
 8001ba0:	4629      	mov	r1, r5
 8001ba2:	f7fe fc99 	bl	80004d8 <__aeabi_dmul>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	460b      	mov	r3, r1
 8001baa:	4614      	mov	r4, r2
 8001bac:	461d      	mov	r5, r3
 8001bae:	887a      	ldrh	r2, [r7, #2]
 8001bb0:	88bb      	ldrh	r3, [r7, #4]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7fe fc25 	bl	8000404 <__aeabi_i2d>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	4620      	mov	r0, r4
 8001bc0:	4629      	mov	r1, r5
 8001bc2:	f7fe fdb3 	bl	800072c <__aeabi_ddiv>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4610      	mov	r0, r2
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f7fe ff5b 	bl	8000a88 <__aeabi_d2f>
 8001bd2:	4603      	mov	r3, r0
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3708      	adds	r7, #8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bdb0      	pop	{r4, r5, r7, pc}

08001bdc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001be0:	b672      	cpsid	i
}
 8001be2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001be4:	bf00      	nop
 8001be6:	e7fd      	b.n	8001be4 <Error_Handler+0x8>

08001be8 <_Z41__static_initialization_and_destruction_0ii>:
	}
	/* USER CODE END Error_Handler_Debug */
}
 8001be8:	b590      	push	{r4, r7, lr}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af02      	add	r7, sp, #8
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	f040 80f7 	bne.w	8001de8 <_Z41__static_initialization_and_destruction_0ii+0x200>
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c00:	4293      	cmp	r3, r2
 8001c02:	f040 80f1 	bne.w	8001de8 <_Z41__static_initialization_and_destruction_0ii+0x200>
Fuzzy *fuzzy = new Fuzzy();
 8001c06:	200c      	movs	r0, #12
 8001c08:	f005 fea0 	bl	800794c <_Znwj>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	461c      	mov	r4, r3
 8001c10:	4620      	mov	r0, r4
 8001c12:	f003 fcbf 	bl	8005594 <_ZN5FuzzyC1Ev>
 8001c16:	4b76      	ldr	r3, [pc, #472]	@ (8001df0 <_Z41__static_initialization_and_destruction_0ii+0x208>)
 8001c18:	601c      	str	r4, [r3, #0]
FuzzySet *in_veryDark = new FuzzySet(0, 0, 10, 20);
 8001c1a:	2014      	movs	r0, #20
 8001c1c:	f005 fe96 	bl	800794c <_Znwj>
 8001c20:	4603      	mov	r3, r0
 8001c22:	461c      	mov	r4, r3
 8001c24:	4b73      	ldr	r3, [pc, #460]	@ (8001df4 <_Z41__static_initialization_and_destruction_0ii+0x20c>)
 8001c26:	9300      	str	r3, [sp, #0]
 8001c28:	4b73      	ldr	r3, [pc, #460]	@ (8001df8 <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8001c2a:	f04f 0200 	mov.w	r2, #0
 8001c2e:	f04f 0100 	mov.w	r1, #0
 8001c32:	4620      	mov	r0, r4
 8001c34:	f005 fa59 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001c38:	4b70      	ldr	r3, [pc, #448]	@ (8001dfc <_Z41__static_initialization_and_destruction_0ii+0x214>)
 8001c3a:	601c      	str	r4, [r3, #0]
FuzzySet *in_dark     = new FuzzySet(10, 20, 30, 40);
 8001c3c:	2014      	movs	r0, #20
 8001c3e:	f005 fe85 	bl	800794c <_Znwj>
 8001c42:	4603      	mov	r3, r0
 8001c44:	461c      	mov	r4, r3
 8001c46:	4b6e      	ldr	r3, [pc, #440]	@ (8001e00 <_Z41__static_initialization_and_destruction_0ii+0x218>)
 8001c48:	9300      	str	r3, [sp, #0]
 8001c4a:	4b6e      	ldr	r3, [pc, #440]	@ (8001e04 <_Z41__static_initialization_and_destruction_0ii+0x21c>)
 8001c4c:	4a69      	ldr	r2, [pc, #420]	@ (8001df4 <_Z41__static_initialization_and_destruction_0ii+0x20c>)
 8001c4e:	496a      	ldr	r1, [pc, #424]	@ (8001df8 <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8001c50:	4620      	mov	r0, r4
 8001c52:	f005 fa4a 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001c56:	4b6c      	ldr	r3, [pc, #432]	@ (8001e08 <_Z41__static_initialization_and_destruction_0ii+0x220>)
 8001c58:	601c      	str	r4, [r3, #0]
FuzzySet *in_moderate = new FuzzySet(30, 40, 50, 60);
 8001c5a:	2014      	movs	r0, #20
 8001c5c:	f005 fe76 	bl	800794c <_Znwj>
 8001c60:	4603      	mov	r3, r0
 8001c62:	461c      	mov	r4, r3
 8001c64:	4b69      	ldr	r3, [pc, #420]	@ (8001e0c <_Z41__static_initialization_and_destruction_0ii+0x224>)
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	4b69      	ldr	r3, [pc, #420]	@ (8001e10 <_Z41__static_initialization_and_destruction_0ii+0x228>)
 8001c6a:	4a65      	ldr	r2, [pc, #404]	@ (8001e00 <_Z41__static_initialization_and_destruction_0ii+0x218>)
 8001c6c:	4965      	ldr	r1, [pc, #404]	@ (8001e04 <_Z41__static_initialization_and_destruction_0ii+0x21c>)
 8001c6e:	4620      	mov	r0, r4
 8001c70:	f005 fa3b 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001c74:	4b67      	ldr	r3, [pc, #412]	@ (8001e14 <_Z41__static_initialization_and_destruction_0ii+0x22c>)
 8001c76:	601c      	str	r4, [r3, #0]
FuzzySet *in_bright   = new FuzzySet(50, 60, 70, 80);
 8001c78:	2014      	movs	r0, #20
 8001c7a:	f005 fe67 	bl	800794c <_Znwj>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	461c      	mov	r4, r3
 8001c82:	4b65      	ldr	r3, [pc, #404]	@ (8001e18 <_Z41__static_initialization_and_destruction_0ii+0x230>)
 8001c84:	9300      	str	r3, [sp, #0]
 8001c86:	4b65      	ldr	r3, [pc, #404]	@ (8001e1c <_Z41__static_initialization_and_destruction_0ii+0x234>)
 8001c88:	4a60      	ldr	r2, [pc, #384]	@ (8001e0c <_Z41__static_initialization_and_destruction_0ii+0x224>)
 8001c8a:	4961      	ldr	r1, [pc, #388]	@ (8001e10 <_Z41__static_initialization_and_destruction_0ii+0x228>)
 8001c8c:	4620      	mov	r0, r4
 8001c8e:	f005 fa2c 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001c92:	4b63      	ldr	r3, [pc, #396]	@ (8001e20 <_Z41__static_initialization_and_destruction_0ii+0x238>)
 8001c94:	601c      	str	r4, [r3, #0]
FuzzySet *in_veryBright = new FuzzySet(70, 80, 90, 100);
 8001c96:	2014      	movs	r0, #20
 8001c98:	f005 fe58 	bl	800794c <_Znwj>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	461c      	mov	r4, r3
 8001ca0:	4b60      	ldr	r3, [pc, #384]	@ (8001e24 <_Z41__static_initialization_and_destruction_0ii+0x23c>)
 8001ca2:	9300      	str	r3, [sp, #0]
 8001ca4:	4b60      	ldr	r3, [pc, #384]	@ (8001e28 <_Z41__static_initialization_and_destruction_0ii+0x240>)
 8001ca6:	4a5c      	ldr	r2, [pc, #368]	@ (8001e18 <_Z41__static_initialization_and_destruction_0ii+0x230>)
 8001ca8:	495c      	ldr	r1, [pc, #368]	@ (8001e1c <_Z41__static_initialization_and_destruction_0ii+0x234>)
 8001caa:	4620      	mov	r0, r4
 8001cac:	f005 fa1d 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001cb0:	4b5e      	ldr	r3, [pc, #376]	@ (8001e2c <_Z41__static_initialization_and_destruction_0ii+0x244>)
 8001cb2:	601c      	str	r4, [r3, #0]
FuzzySet *out_veryDark = new FuzzySet(0, 0, 10, 20);
 8001cb4:	2014      	movs	r0, #20
 8001cb6:	f005 fe49 	bl	800794c <_Znwj>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	461c      	mov	r4, r3
 8001cbe:	4b4d      	ldr	r3, [pc, #308]	@ (8001df4 <_Z41__static_initialization_and_destruction_0ii+0x20c>)
 8001cc0:	9300      	str	r3, [sp, #0]
 8001cc2:	4b4d      	ldr	r3, [pc, #308]	@ (8001df8 <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8001cc4:	f04f 0200 	mov.w	r2, #0
 8001cc8:	f04f 0100 	mov.w	r1, #0
 8001ccc:	4620      	mov	r0, r4
 8001cce:	f005 fa0c 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001cd2:	4b57      	ldr	r3, [pc, #348]	@ (8001e30 <_Z41__static_initialization_and_destruction_0ii+0x248>)
 8001cd4:	601c      	str	r4, [r3, #0]
FuzzySet *out_dark     = new FuzzySet(10, 20, 30, 40);
 8001cd6:	2014      	movs	r0, #20
 8001cd8:	f005 fe38 	bl	800794c <_Znwj>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	461c      	mov	r4, r3
 8001ce0:	4b47      	ldr	r3, [pc, #284]	@ (8001e00 <_Z41__static_initialization_and_destruction_0ii+0x218>)
 8001ce2:	9300      	str	r3, [sp, #0]
 8001ce4:	4b47      	ldr	r3, [pc, #284]	@ (8001e04 <_Z41__static_initialization_and_destruction_0ii+0x21c>)
 8001ce6:	4a43      	ldr	r2, [pc, #268]	@ (8001df4 <_Z41__static_initialization_and_destruction_0ii+0x20c>)
 8001ce8:	4943      	ldr	r1, [pc, #268]	@ (8001df8 <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8001cea:	4620      	mov	r0, r4
 8001cec:	f005 f9fd 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001cf0:	4b50      	ldr	r3, [pc, #320]	@ (8001e34 <_Z41__static_initialization_and_destruction_0ii+0x24c>)
 8001cf2:	601c      	str	r4, [r3, #0]
FuzzySet *out_moderate = new FuzzySet(30, 40, 50, 60);
 8001cf4:	2014      	movs	r0, #20
 8001cf6:	f005 fe29 	bl	800794c <_Znwj>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	461c      	mov	r4, r3
 8001cfe:	4b43      	ldr	r3, [pc, #268]	@ (8001e0c <_Z41__static_initialization_and_destruction_0ii+0x224>)
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	4b43      	ldr	r3, [pc, #268]	@ (8001e10 <_Z41__static_initialization_and_destruction_0ii+0x228>)
 8001d04:	4a3e      	ldr	r2, [pc, #248]	@ (8001e00 <_Z41__static_initialization_and_destruction_0ii+0x218>)
 8001d06:	493f      	ldr	r1, [pc, #252]	@ (8001e04 <_Z41__static_initialization_and_destruction_0ii+0x21c>)
 8001d08:	4620      	mov	r0, r4
 8001d0a:	f005 f9ee 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001d0e:	4b4a      	ldr	r3, [pc, #296]	@ (8001e38 <_Z41__static_initialization_and_destruction_0ii+0x250>)
 8001d10:	601c      	str	r4, [r3, #0]
FuzzySet *out_bright   = new FuzzySet(50, 60, 70, 80);
 8001d12:	2014      	movs	r0, #20
 8001d14:	f005 fe1a 	bl	800794c <_Znwj>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	461c      	mov	r4, r3
 8001d1c:	4b3e      	ldr	r3, [pc, #248]	@ (8001e18 <_Z41__static_initialization_and_destruction_0ii+0x230>)
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	4b3e      	ldr	r3, [pc, #248]	@ (8001e1c <_Z41__static_initialization_and_destruction_0ii+0x234>)
 8001d22:	4a3a      	ldr	r2, [pc, #232]	@ (8001e0c <_Z41__static_initialization_and_destruction_0ii+0x224>)
 8001d24:	493a      	ldr	r1, [pc, #232]	@ (8001e10 <_Z41__static_initialization_and_destruction_0ii+0x228>)
 8001d26:	4620      	mov	r0, r4
 8001d28:	f005 f9df 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001d2c:	4b43      	ldr	r3, [pc, #268]	@ (8001e3c <_Z41__static_initialization_and_destruction_0ii+0x254>)
 8001d2e:	601c      	str	r4, [r3, #0]
FuzzySet *out_veryBright = new FuzzySet(70, 80, 90, 100);
 8001d30:	2014      	movs	r0, #20
 8001d32:	f005 fe0b 	bl	800794c <_Znwj>
 8001d36:	4603      	mov	r3, r0
 8001d38:	461c      	mov	r4, r3
 8001d3a:	4b3a      	ldr	r3, [pc, #232]	@ (8001e24 <_Z41__static_initialization_and_destruction_0ii+0x23c>)
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	4b3a      	ldr	r3, [pc, #232]	@ (8001e28 <_Z41__static_initialization_and_destruction_0ii+0x240>)
 8001d40:	4a35      	ldr	r2, [pc, #212]	@ (8001e18 <_Z41__static_initialization_and_destruction_0ii+0x230>)
 8001d42:	4936      	ldr	r1, [pc, #216]	@ (8001e1c <_Z41__static_initialization_and_destruction_0ii+0x234>)
 8001d44:	4620      	mov	r0, r4
 8001d46:	f005 f9d0 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001d4a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e40 <_Z41__static_initialization_and_destruction_0ii+0x258>)
 8001d4c:	601c      	str	r4, [r3, #0]
FuzzySet *veryLow	= new FuzzySet(0, 0, 10, 20);
 8001d4e:	2014      	movs	r0, #20
 8001d50:	f005 fdfc 	bl	800794c <_Znwj>
 8001d54:	4603      	mov	r3, r0
 8001d56:	461c      	mov	r4, r3
 8001d58:	4b26      	ldr	r3, [pc, #152]	@ (8001df4 <_Z41__static_initialization_and_destruction_0ii+0x20c>)
 8001d5a:	9300      	str	r3, [sp, #0]
 8001d5c:	4b26      	ldr	r3, [pc, #152]	@ (8001df8 <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8001d5e:	f04f 0200 	mov.w	r2, #0
 8001d62:	f04f 0100 	mov.w	r1, #0
 8001d66:	4620      	mov	r0, r4
 8001d68:	f005 f9bf 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001d6c:	4b35      	ldr	r3, [pc, #212]	@ (8001e44 <_Z41__static_initialization_and_destruction_0ii+0x25c>)
 8001d6e:	601c      	str	r4, [r3, #0]
FuzzySet *low		= new FuzzySet(10, 20, 30, 40);
 8001d70:	2014      	movs	r0, #20
 8001d72:	f005 fdeb 	bl	800794c <_Znwj>
 8001d76:	4603      	mov	r3, r0
 8001d78:	461c      	mov	r4, r3
 8001d7a:	4b21      	ldr	r3, [pc, #132]	@ (8001e00 <_Z41__static_initialization_and_destruction_0ii+0x218>)
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	4b21      	ldr	r3, [pc, #132]	@ (8001e04 <_Z41__static_initialization_and_destruction_0ii+0x21c>)
 8001d80:	4a1c      	ldr	r2, [pc, #112]	@ (8001df4 <_Z41__static_initialization_and_destruction_0ii+0x20c>)
 8001d82:	491d      	ldr	r1, [pc, #116]	@ (8001df8 <_Z41__static_initialization_and_destruction_0ii+0x210>)
 8001d84:	4620      	mov	r0, r4
 8001d86:	f005 f9b0 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001d8a:	4b2f      	ldr	r3, [pc, #188]	@ (8001e48 <_Z41__static_initialization_and_destruction_0ii+0x260>)
 8001d8c:	601c      	str	r4, [r3, #0]
FuzzySet *medium	= new FuzzySet(30, 40, 50, 60);
 8001d8e:	2014      	movs	r0, #20
 8001d90:	f005 fddc 	bl	800794c <_Znwj>
 8001d94:	4603      	mov	r3, r0
 8001d96:	461c      	mov	r4, r3
 8001d98:	4b1c      	ldr	r3, [pc, #112]	@ (8001e0c <_Z41__static_initialization_and_destruction_0ii+0x224>)
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	4b1c      	ldr	r3, [pc, #112]	@ (8001e10 <_Z41__static_initialization_and_destruction_0ii+0x228>)
 8001d9e:	4a18      	ldr	r2, [pc, #96]	@ (8001e00 <_Z41__static_initialization_and_destruction_0ii+0x218>)
 8001da0:	4918      	ldr	r1, [pc, #96]	@ (8001e04 <_Z41__static_initialization_and_destruction_0ii+0x21c>)
 8001da2:	4620      	mov	r0, r4
 8001da4:	f005 f9a1 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001da8:	4b28      	ldr	r3, [pc, #160]	@ (8001e4c <_Z41__static_initialization_and_destruction_0ii+0x264>)
 8001daa:	601c      	str	r4, [r3, #0]
FuzzySet *high		= new FuzzySet(50, 60, 70, 80);
 8001dac:	2014      	movs	r0, #20
 8001dae:	f005 fdcd 	bl	800794c <_Znwj>
 8001db2:	4603      	mov	r3, r0
 8001db4:	461c      	mov	r4, r3
 8001db6:	4b18      	ldr	r3, [pc, #96]	@ (8001e18 <_Z41__static_initialization_and_destruction_0ii+0x230>)
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	4b18      	ldr	r3, [pc, #96]	@ (8001e1c <_Z41__static_initialization_and_destruction_0ii+0x234>)
 8001dbc:	4a13      	ldr	r2, [pc, #76]	@ (8001e0c <_Z41__static_initialization_and_destruction_0ii+0x224>)
 8001dbe:	4914      	ldr	r1, [pc, #80]	@ (8001e10 <_Z41__static_initialization_and_destruction_0ii+0x228>)
 8001dc0:	4620      	mov	r0, r4
 8001dc2:	f005 f992 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001dc6:	4b22      	ldr	r3, [pc, #136]	@ (8001e50 <_Z41__static_initialization_and_destruction_0ii+0x268>)
 8001dc8:	601c      	str	r4, [r3, #0]
FuzzySet *veryHigh	= new FuzzySet(70, 80, 100, 100);
 8001dca:	2014      	movs	r0, #20
 8001dcc:	f005 fdbe 	bl	800794c <_Znwj>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	461c      	mov	r4, r3
 8001dd4:	4b13      	ldr	r3, [pc, #76]	@ (8001e24 <_Z41__static_initialization_and_destruction_0ii+0x23c>)
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	4b12      	ldr	r3, [pc, #72]	@ (8001e24 <_Z41__static_initialization_and_destruction_0ii+0x23c>)
 8001dda:	4a0f      	ldr	r2, [pc, #60]	@ (8001e18 <_Z41__static_initialization_and_destruction_0ii+0x230>)
 8001ddc:	490f      	ldr	r1, [pc, #60]	@ (8001e1c <_Z41__static_initialization_and_destruction_0ii+0x234>)
 8001dde:	4620      	mov	r0, r4
 8001de0:	f005 f983 	bl	80070ea <_ZN8FuzzySetC1Effff>
 8001de4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e54 <_Z41__static_initialization_and_destruction_0ii+0x26c>)
 8001de6:	601c      	str	r4, [r3, #0]
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd90      	pop	{r4, r7, pc}
 8001df0:	20000320 	.word	0x20000320
 8001df4:	41a00000 	.word	0x41a00000
 8001df8:	41200000 	.word	0x41200000
 8001dfc:	20000324 	.word	0x20000324
 8001e00:	42200000 	.word	0x42200000
 8001e04:	41f00000 	.word	0x41f00000
 8001e08:	20000328 	.word	0x20000328
 8001e0c:	42700000 	.word	0x42700000
 8001e10:	42480000 	.word	0x42480000
 8001e14:	2000032c 	.word	0x2000032c
 8001e18:	42a00000 	.word	0x42a00000
 8001e1c:	428c0000 	.word	0x428c0000
 8001e20:	20000330 	.word	0x20000330
 8001e24:	42c80000 	.word	0x42c80000
 8001e28:	42b40000 	.word	0x42b40000
 8001e2c:	20000334 	.word	0x20000334
 8001e30:	20000338 	.word	0x20000338
 8001e34:	2000033c 	.word	0x2000033c
 8001e38:	20000340 	.word	0x20000340
 8001e3c:	20000344 	.word	0x20000344
 8001e40:	20000348 	.word	0x20000348
 8001e44:	2000034c 	.word	0x2000034c
 8001e48:	20000350 	.word	0x20000350
 8001e4c:	20000354 	.word	0x20000354
 8001e50:	20000358 	.word	0x20000358
 8001e54:	2000035c 	.word	0x2000035c

08001e58 <_GLOBAL__sub_I_hadc1>:
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001e60:	2001      	movs	r0, #1
 8001e62:	f7ff fec1 	bl	8001be8 <_Z41__static_initialization_and_destruction_0ii>
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e6e:	4b15      	ldr	r3, [pc, #84]	@ (8001ec4 <HAL_MspInit+0x5c>)
 8001e70:	699b      	ldr	r3, [r3, #24]
 8001e72:	4a14      	ldr	r2, [pc, #80]	@ (8001ec4 <HAL_MspInit+0x5c>)
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	6193      	str	r3, [r2, #24]
 8001e7a:	4b12      	ldr	r3, [pc, #72]	@ (8001ec4 <HAL_MspInit+0x5c>)
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	60bb      	str	r3, [r7, #8]
 8001e84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e86:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec4 <HAL_MspInit+0x5c>)
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ec4 <HAL_MspInit+0x5c>)
 8001e8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e90:	61d3      	str	r3, [r2, #28]
 8001e92:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec4 <HAL_MspInit+0x5c>)
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e9a:	607b      	str	r3, [r7, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec8 <HAL_MspInit+0x60>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	4a04      	ldr	r2, [pc, #16]	@ (8001ec8 <HAL_MspInit+0x60>)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	40010000 	.word	0x40010000

08001ecc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b088      	sub	sp, #32
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed4:	f107 0310 	add.w	r3, r7, #16
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	605a      	str	r2, [r3, #4]
 8001ede:	609a      	str	r2, [r3, #8]
 8001ee0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a28      	ldr	r2, [pc, #160]	@ (8001f88 <HAL_ADC_MspInit+0xbc>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d149      	bne.n	8001f80 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001eec:	4b27      	ldr	r3, [pc, #156]	@ (8001f8c <HAL_ADC_MspInit+0xc0>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	4a26      	ldr	r2, [pc, #152]	@ (8001f8c <HAL_ADC_MspInit+0xc0>)
 8001ef2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ef6:	6193      	str	r3, [r2, #24]
 8001ef8:	4b24      	ldr	r3, [pc, #144]	@ (8001f8c <HAL_ADC_MspInit+0xc0>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f00:	60fb      	str	r3, [r7, #12]
 8001f02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f04:	4b21      	ldr	r3, [pc, #132]	@ (8001f8c <HAL_ADC_MspInit+0xc0>)
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	4a20      	ldr	r2, [pc, #128]	@ (8001f8c <HAL_ADC_MspInit+0xc0>)
 8001f0a:	f043 0304 	orr.w	r3, r3, #4
 8001f0e:	6193      	str	r3, [r2, #24]
 8001f10:	4b1e      	ldr	r3, [pc, #120]	@ (8001f8c <HAL_ADC_MspInit+0xc0>)
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	f003 0304 	and.w	r3, r3, #4
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001f1c:	2306      	movs	r3, #6
 8001f1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f20:	2303      	movs	r3, #3
 8001f22:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f24:	f107 0310 	add.w	r3, r7, #16
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4819      	ldr	r0, [pc, #100]	@ (8001f90 <HAL_ADC_MspInit+0xc4>)
 8001f2c:	f001 f950 	bl	80031d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001f30:	4b18      	ldr	r3, [pc, #96]	@ (8001f94 <HAL_ADC_MspInit+0xc8>)
 8001f32:	4a19      	ldr	r2, [pc, #100]	@ (8001f98 <HAL_ADC_MspInit+0xcc>)
 8001f34:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f36:	4b17      	ldr	r3, [pc, #92]	@ (8001f94 <HAL_ADC_MspInit+0xc8>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f3c:	4b15      	ldr	r3, [pc, #84]	@ (8001f94 <HAL_ADC_MspInit+0xc8>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f42:	4b14      	ldr	r3, [pc, #80]	@ (8001f94 <HAL_ADC_MspInit+0xc8>)
 8001f44:	2280      	movs	r2, #128	@ 0x80
 8001f46:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f48:	4b12      	ldr	r3, [pc, #72]	@ (8001f94 <HAL_ADC_MspInit+0xc8>)
 8001f4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f4e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f50:	4b10      	ldr	r3, [pc, #64]	@ (8001f94 <HAL_ADC_MspInit+0xc8>)
 8001f52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f56:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f58:	4b0e      	ldr	r3, [pc, #56]	@ (8001f94 <HAL_ADC_MspInit+0xc8>)
 8001f5a:	2220      	movs	r2, #32
 8001f5c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f94 <HAL_ADC_MspInit+0xc8>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f64:	480b      	ldr	r0, [pc, #44]	@ (8001f94 <HAL_ADC_MspInit+0xc8>)
 8001f66:	f000 ff45 	bl	8002df4 <HAL_DMA_Init>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001f70:	f7ff fe34 	bl	8001bdc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4a07      	ldr	r2, [pc, #28]	@ (8001f94 <HAL_ADC_MspInit+0xc8>)
 8001f78:	621a      	str	r2, [r3, #32]
 8001f7a:	4a06      	ldr	r2, [pc, #24]	@ (8001f94 <HAL_ADC_MspInit+0xc8>)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001f80:	bf00      	nop
 8001f82:	3720      	adds	r7, #32
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40012400 	.word	0x40012400
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	40010800 	.word	0x40010800
 8001f94:	20000228 	.word	0x20000228
 8001f98:	40020008 	.word	0x40020008

08001f9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b088      	sub	sp, #32
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa4:	f107 0310 	add.w	r3, r7, #16
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	605a      	str	r2, [r3, #4]
 8001fae:	609a      	str	r2, [r3, #8]
 8001fb0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a15      	ldr	r2, [pc, #84]	@ (800200c <HAL_I2C_MspInit+0x70>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d123      	bne.n	8002004 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fbc:	4b14      	ldr	r3, [pc, #80]	@ (8002010 <HAL_I2C_MspInit+0x74>)
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	4a13      	ldr	r2, [pc, #76]	@ (8002010 <HAL_I2C_MspInit+0x74>)
 8001fc2:	f043 0308 	orr.w	r3, r3, #8
 8001fc6:	6193      	str	r3, [r2, #24]
 8001fc8:	4b11      	ldr	r3, [pc, #68]	@ (8002010 <HAL_I2C_MspInit+0x74>)
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	f003 0308 	and.w	r3, r3, #8
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fd4:	23c0      	movs	r3, #192	@ 0xc0
 8001fd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fd8:	2312      	movs	r3, #18
 8001fda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe0:	f107 0310 	add.w	r3, r7, #16
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	480b      	ldr	r0, [pc, #44]	@ (8002014 <HAL_I2C_MspInit+0x78>)
 8001fe8:	f001 f8f2 	bl	80031d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fec:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <HAL_I2C_MspInit+0x74>)
 8001fee:	69db      	ldr	r3, [r3, #28]
 8001ff0:	4a07      	ldr	r2, [pc, #28]	@ (8002010 <HAL_I2C_MspInit+0x74>)
 8001ff2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ff6:	61d3      	str	r3, [r2, #28]
 8001ff8:	4b05      	ldr	r3, [pc, #20]	@ (8002010 <HAL_I2C_MspInit+0x74>)
 8001ffa:	69db      	ldr	r3, [r3, #28]
 8001ffc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002004:	bf00      	nop
 8002006:	3720      	adds	r7, #32
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40005400 	.word	0x40005400
 8002010:	40021000 	.word	0x40021000
 8002014:	40010c00 	.word	0x40010c00

08002018 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a09      	ldr	r2, [pc, #36]	@ (800204c <HAL_TIM_Base_MspInit+0x34>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d10b      	bne.n	8002042 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800202a:	4b09      	ldr	r3, [pc, #36]	@ (8002050 <HAL_TIM_Base_MspInit+0x38>)
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	4a08      	ldr	r2, [pc, #32]	@ (8002050 <HAL_TIM_Base_MspInit+0x38>)
 8002030:	f043 0302 	orr.w	r3, r3, #2
 8002034:	61d3      	str	r3, [r2, #28]
 8002036:	4b06      	ldr	r3, [pc, #24]	@ (8002050 <HAL_TIM_Base_MspInit+0x38>)
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr
 800204c:	40000400 	.word	0x40000400
 8002050:	40021000 	.word	0x40021000

08002054 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b088      	sub	sp, #32
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 0310 	add.w	r3, r7, #16
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a1b      	ldr	r2, [pc, #108]	@ (80020dc <HAL_TIM_MspPostInit+0x88>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d12f      	bne.n	80020d4 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002074:	4b1a      	ldr	r3, [pc, #104]	@ (80020e0 <HAL_TIM_MspPostInit+0x8c>)
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	4a19      	ldr	r2, [pc, #100]	@ (80020e0 <HAL_TIM_MspPostInit+0x8c>)
 800207a:	f043 0304 	orr.w	r3, r3, #4
 800207e:	6193      	str	r3, [r2, #24]
 8002080:	4b17      	ldr	r3, [pc, #92]	@ (80020e0 <HAL_TIM_MspPostInit+0x8c>)
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	f003 0304 	and.w	r3, r3, #4
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800208c:	4b14      	ldr	r3, [pc, #80]	@ (80020e0 <HAL_TIM_MspPostInit+0x8c>)
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	4a13      	ldr	r2, [pc, #76]	@ (80020e0 <HAL_TIM_MspPostInit+0x8c>)
 8002092:	f043 0308 	orr.w	r3, r3, #8
 8002096:	6193      	str	r3, [r2, #24]
 8002098:	4b11      	ldr	r3, [pc, #68]	@ (80020e0 <HAL_TIM_MspPostInit+0x8c>)
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	f003 0308 	and.w	r3, r3, #8
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020a4:	23c0      	movs	r3, #192	@ 0xc0
 80020a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a8:	2302      	movs	r3, #2
 80020aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ac:	2302      	movs	r3, #2
 80020ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b0:	f107 0310 	add.w	r3, r7, #16
 80020b4:	4619      	mov	r1, r3
 80020b6:	480b      	ldr	r0, [pc, #44]	@ (80020e4 <HAL_TIM_MspPostInit+0x90>)
 80020b8:	f001 f88a 	bl	80031d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020bc:	2301      	movs	r3, #1
 80020be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c0:	2302      	movs	r3, #2
 80020c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c4:	2302      	movs	r3, #2
 80020c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c8:	f107 0310 	add.w	r3, r7, #16
 80020cc:	4619      	mov	r1, r3
 80020ce:	4806      	ldr	r0, [pc, #24]	@ (80020e8 <HAL_TIM_MspPostInit+0x94>)
 80020d0:	f001 f87e 	bl	80031d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80020d4:	bf00      	nop
 80020d6:	3720      	adds	r7, #32
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40000400 	.word	0x40000400
 80020e0:	40021000 	.word	0x40021000
 80020e4:	40010800 	.word	0x40010800
 80020e8:	40010c00 	.word	0x40010c00

080020ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020f0:	bf00      	nop
 80020f2:	e7fd      	b.n	80020f0 <NMI_Handler+0x4>

080020f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <HardFault_Handler+0x4>

080020fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <MemManage_Handler+0x4>

08002104 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <BusFault_Handler+0x4>

0800210c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002110:	bf00      	nop
 8002112:	e7fd      	b.n	8002110 <UsageFault_Handler+0x4>

08002114 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002118:	bf00      	nop
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr

08002120 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	bc80      	pop	{r7}
 800212a:	4770      	bx	lr

0800212c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	bc80      	pop	{r7}
 8002136:	4770      	bx	lr

08002138 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800213c:	f000 f940 	bl	80023c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002140:	bf00      	nop
 8002142:	bd80      	pop	{r7, pc}

08002144 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002148:	4802      	ldr	r0, [pc, #8]	@ (8002154 <DMA1_Channel1_IRQHandler+0x10>)
 800214a:	f000 ff0d 	bl	8002f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	20000228 	.word	0x20000228

08002158 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  return 1;
 800215c:	2301      	movs	r3, #1
}
 800215e:	4618      	mov	r0, r3
 8002160:	46bd      	mov	sp, r7
 8002162:	bc80      	pop	{r7}
 8002164:	4770      	bx	lr

08002166 <_kill>:

int _kill(int pid, int sig)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	b082      	sub	sp, #8
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
 800216e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002170:	f006 faf4 	bl	800875c <__errno>
 8002174:	4603      	mov	r3, r0
 8002176:	2216      	movs	r2, #22
 8002178:	601a      	str	r2, [r3, #0]
  return -1;
 800217a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800217e:	4618      	mov	r0, r3
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <_exit>:

void _exit (int status)
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b082      	sub	sp, #8
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800218e:	f04f 31ff 	mov.w	r1, #4294967295
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f7ff ffe7 	bl	8002166 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <_exit+0x12>

0800219c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a8:	2300      	movs	r3, #0
 80021aa:	617b      	str	r3, [r7, #20]
 80021ac:	e00a      	b.n	80021c4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021ae:	f3af 8000 	nop.w
 80021b2:	4601      	mov	r1, r0
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	1c5a      	adds	r2, r3, #1
 80021b8:	60ba      	str	r2, [r7, #8]
 80021ba:	b2ca      	uxtb	r2, r1
 80021bc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	3301      	adds	r3, #1
 80021c2:	617b      	str	r3, [r7, #20]
 80021c4:	697a      	ldr	r2, [r7, #20]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	dbf0      	blt.n	80021ae <_read+0x12>
  }

  return len;
 80021cc:	687b      	ldr	r3, [r7, #4]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3718      	adds	r7, #24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b086      	sub	sp, #24
 80021da:	af00      	add	r7, sp, #0
 80021dc:	60f8      	str	r0, [r7, #12]
 80021de:	60b9      	str	r1, [r7, #8]
 80021e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
 80021e6:	e009      	b.n	80021fc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	1c5a      	adds	r2, r3, #1
 80021ec:	60ba      	str	r2, [r7, #8]
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	3301      	adds	r3, #1
 80021fa:	617b      	str	r3, [r7, #20]
 80021fc:	697a      	ldr	r2, [r7, #20]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	429a      	cmp	r2, r3
 8002202:	dbf1      	blt.n	80021e8 <_write+0x12>
  }
  return len;
 8002204:	687b      	ldr	r3, [r7, #4]
}
 8002206:	4618      	mov	r0, r3
 8002208:	3718      	adds	r7, #24
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <_close>:

int _close(int file)
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002216:	f04f 33ff 	mov.w	r3, #4294967295
}
 800221a:	4618      	mov	r0, r3
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr

08002224 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002234:	605a      	str	r2, [r3, #4]
  return 0;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	bc80      	pop	{r7}
 8002240:	4770      	bx	lr

08002242 <_isatty>:

int _isatty(int file)
{
 8002242:	b480      	push	{r7}
 8002244:	b083      	sub	sp, #12
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800224a:	2301      	movs	r3, #1
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	bc80      	pop	{r7}
 8002254:	4770      	bx	lr

08002256 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002256:	b480      	push	{r7}
 8002258:	b085      	sub	sp, #20
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	bc80      	pop	{r7}
 800226c:	4770      	bx	lr
	...

08002270 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002278:	4a14      	ldr	r2, [pc, #80]	@ (80022cc <_sbrk+0x5c>)
 800227a:	4b15      	ldr	r3, [pc, #84]	@ (80022d0 <_sbrk+0x60>)
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002284:	4b13      	ldr	r3, [pc, #76]	@ (80022d4 <_sbrk+0x64>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d102      	bne.n	8002292 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800228c:	4b11      	ldr	r3, [pc, #68]	@ (80022d4 <_sbrk+0x64>)
 800228e:	4a12      	ldr	r2, [pc, #72]	@ (80022d8 <_sbrk+0x68>)
 8002290:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002292:	4b10      	ldr	r3, [pc, #64]	@ (80022d4 <_sbrk+0x64>)
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4413      	add	r3, r2
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	429a      	cmp	r2, r3
 800229e:	d207      	bcs.n	80022b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022a0:	f006 fa5c 	bl	800875c <__errno>
 80022a4:	4603      	mov	r3, r0
 80022a6:	220c      	movs	r2, #12
 80022a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022aa:	f04f 33ff 	mov.w	r3, #4294967295
 80022ae:	e009      	b.n	80022c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022b0:	4b08      	ldr	r3, [pc, #32]	@ (80022d4 <_sbrk+0x64>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022b6:	4b07      	ldr	r3, [pc, #28]	@ (80022d4 <_sbrk+0x64>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4413      	add	r3, r2
 80022be:	4a05      	ldr	r2, [pc, #20]	@ (80022d4 <_sbrk+0x64>)
 80022c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022c2:	68fb      	ldr	r3, [r7, #12]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20005000 	.word	0x20005000
 80022d0:	00000400 	.word	0x00000400
 80022d4:	20000360 	.word	0x20000360
 80022d8:	200008c0 	.word	0x200008c0

080022dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr

080022e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022e8:	f7ff fff8 	bl	80022dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022ec:	480b      	ldr	r0, [pc, #44]	@ (800231c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80022ee:	490c      	ldr	r1, [pc, #48]	@ (8002320 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80022f0:	4a0c      	ldr	r2, [pc, #48]	@ (8002324 <LoopFillZerobss+0x16>)
  movs r3, #0
 80022f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022f4:	e002      	b.n	80022fc <LoopCopyDataInit>

080022f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022fa:	3304      	adds	r3, #4

080022fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002300:	d3f9      	bcc.n	80022f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002302:	4a09      	ldr	r2, [pc, #36]	@ (8002328 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002304:	4c09      	ldr	r4, [pc, #36]	@ (800232c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002306:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002308:	e001      	b.n	800230e <LoopFillZerobss>

0800230a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800230a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800230c:	3204      	adds	r2, #4

0800230e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800230e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002310:	d3fb      	bcc.n	800230a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002312:	f006 fa29 	bl	8008768 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002316:	f7fe fefb 	bl	8001110 <main>
  bx lr
 800231a:	4770      	bx	lr
  ldr r0, =_sdata
 800231c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002320:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002324:	0800b1b4 	.word	0x0800b1b4
  ldr r2, =_sbss
 8002328:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800232c:	200008c0 	.word	0x200008c0

08002330 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002330:	e7fe      	b.n	8002330 <ADC1_2_IRQHandler>
	...

08002334 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002338:	4b08      	ldr	r3, [pc, #32]	@ (800235c <HAL_Init+0x28>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a07      	ldr	r2, [pc, #28]	@ (800235c <HAL_Init+0x28>)
 800233e:	f043 0310 	orr.w	r3, r3, #16
 8002342:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002344:	2003      	movs	r0, #3
 8002346:	f000 fd13 	bl	8002d70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800234a:	200f      	movs	r0, #15
 800234c:	f000 f808 	bl	8002360 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002350:	f7ff fd8a 	bl	8001e68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40022000 	.word	0x40022000

08002360 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002368:	4b12      	ldr	r3, [pc, #72]	@ (80023b4 <HAL_InitTick+0x54>)
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	4b12      	ldr	r3, [pc, #72]	@ (80023b8 <HAL_InitTick+0x58>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	4619      	mov	r1, r3
 8002372:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002376:	fbb3 f3f1 	udiv	r3, r3, r1
 800237a:	fbb2 f3f3 	udiv	r3, r2, r3
 800237e:	4618      	mov	r0, r3
 8002380:	f000 fd2b 	bl	8002dda <HAL_SYSTICK_Config>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e00e      	b.n	80023ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b0f      	cmp	r3, #15
 8002392:	d80a      	bhi.n	80023aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002394:	2200      	movs	r2, #0
 8002396:	6879      	ldr	r1, [r7, #4]
 8002398:	f04f 30ff 	mov.w	r0, #4294967295
 800239c:	f000 fcf3 	bl	8002d86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023a0:	4a06      	ldr	r2, [pc, #24]	@ (80023bc <HAL_InitTick+0x5c>)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
 80023a8:	e000      	b.n	80023ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20000000 	.word	0x20000000
 80023b8:	20000008 	.word	0x20000008
 80023bc:	20000004 	.word	0x20000004

080023c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023c4:	4b05      	ldr	r3, [pc, #20]	@ (80023dc <HAL_IncTick+0x1c>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	461a      	mov	r2, r3
 80023ca:	4b05      	ldr	r3, [pc, #20]	@ (80023e0 <HAL_IncTick+0x20>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4413      	add	r3, r2
 80023d0:	4a03      	ldr	r2, [pc, #12]	@ (80023e0 <HAL_IncTick+0x20>)
 80023d2:	6013      	str	r3, [r2, #0]
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bc80      	pop	{r7}
 80023da:	4770      	bx	lr
 80023dc:	20000008 	.word	0x20000008
 80023e0:	20000364 	.word	0x20000364

080023e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  return uwTick;
 80023e8:	4b02      	ldr	r3, [pc, #8]	@ (80023f4 <HAL_GetTick+0x10>)
 80023ea:	681b      	ldr	r3, [r3, #0]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr
 80023f4:	20000364 	.word	0x20000364

080023f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002400:	f7ff fff0 	bl	80023e4 <HAL_GetTick>
 8002404:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002410:	d005      	beq.n	800241e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002412:	4b0a      	ldr	r3, [pc, #40]	@ (800243c <HAL_Delay+0x44>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	461a      	mov	r2, r3
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	4413      	add	r3, r2
 800241c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800241e:	bf00      	nop
 8002420:	f7ff ffe0 	bl	80023e4 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	429a      	cmp	r2, r3
 800242e:	d8f7      	bhi.n	8002420 <HAL_Delay+0x28>
  {
  }
}
 8002430:	bf00      	nop
 8002432:	bf00      	nop
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20000008 	.word	0x20000008

08002440 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002448:	2300      	movs	r3, #0
 800244a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800244c:	2300      	movs	r3, #0
 800244e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002450:	2300      	movs	r3, #0
 8002452:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002454:	2300      	movs	r3, #0
 8002456:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d101      	bne.n	8002462 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e0be      	b.n	80025e0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800246c:	2b00      	cmp	r3, #0
 800246e:	d109      	bne.n	8002484 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f7ff fd24 	bl	8001ecc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f000 faff 	bl	8002a88 <ADC_ConversionStop_Disable>
 800248a:	4603      	mov	r3, r0
 800248c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002492:	f003 0310 	and.w	r3, r3, #16
 8002496:	2b00      	cmp	r3, #0
 8002498:	f040 8099 	bne.w	80025ce <HAL_ADC_Init+0x18e>
 800249c:	7dfb      	ldrb	r3, [r7, #23]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f040 8095 	bne.w	80025ce <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024a8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024ac:	f023 0302 	bic.w	r3, r3, #2
 80024b0:	f043 0202 	orr.w	r2, r3, #2
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80024c0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	7b1b      	ldrb	r3, [r3, #12]
 80024c6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80024c8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80024ca:	68ba      	ldr	r2, [r7, #8]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024d8:	d003      	beq.n	80024e2 <HAL_ADC_Init+0xa2>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d102      	bne.n	80024e8 <HAL_ADC_Init+0xa8>
 80024e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024e6:	e000      	b.n	80024ea <HAL_ADC_Init+0xaa>
 80024e8:	2300      	movs	r3, #0
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	7d1b      	ldrb	r3, [r3, #20]
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d119      	bne.n	800252c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	7b1b      	ldrb	r3, [r3, #12]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d109      	bne.n	8002514 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	3b01      	subs	r3, #1
 8002506:	035a      	lsls	r2, r3, #13
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	4313      	orrs	r3, r2
 800250c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002510:	613b      	str	r3, [r7, #16]
 8002512:	e00b      	b.n	800252c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002518:	f043 0220 	orr.w	r2, r3, #32
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002524:	f043 0201 	orr.w	r2, r3, #1
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	430a      	orrs	r2, r1
 800253e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689a      	ldr	r2, [r3, #8]
 8002546:	4b28      	ldr	r3, [pc, #160]	@ (80025e8 <HAL_ADC_Init+0x1a8>)
 8002548:	4013      	ands	r3, r2
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	6812      	ldr	r2, [r2, #0]
 800254e:	68b9      	ldr	r1, [r7, #8]
 8002550:	430b      	orrs	r3, r1
 8002552:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800255c:	d003      	beq.n	8002566 <HAL_ADC_Init+0x126>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d104      	bne.n	8002570 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	3b01      	subs	r3, #1
 800256c:	051b      	lsls	r3, r3, #20
 800256e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002576:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	430a      	orrs	r2, r1
 8002582:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	689a      	ldr	r2, [r3, #8]
 800258a:	4b18      	ldr	r3, [pc, #96]	@ (80025ec <HAL_ADC_Init+0x1ac>)
 800258c:	4013      	ands	r3, r2
 800258e:	68ba      	ldr	r2, [r7, #8]
 8002590:	429a      	cmp	r2, r3
 8002592:	d10b      	bne.n	80025ac <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800259e:	f023 0303 	bic.w	r3, r3, #3
 80025a2:	f043 0201 	orr.w	r2, r3, #1
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80025aa:	e018      	b.n	80025de <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b0:	f023 0312 	bic.w	r3, r3, #18
 80025b4:	f043 0210 	orr.w	r2, r3, #16
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c0:	f043 0201 	orr.w	r2, r3, #1
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80025cc:	e007      	b.n	80025de <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d2:	f043 0210 	orr.w	r2, r3, #16
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80025de:	7dfb      	ldrb	r3, [r7, #23]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3718      	adds	r7, #24
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	ffe1f7fd 	.word	0xffe1f7fd
 80025ec:	ff1f0efe 	.word	0xff1f0efe

080025f0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025fc:	2300      	movs	r3, #0
 80025fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a64      	ldr	r2, [pc, #400]	@ (8002798 <HAL_ADC_Start_DMA+0x1a8>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d004      	beq.n	8002614 <HAL_ADC_Start_DMA+0x24>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a63      	ldr	r2, [pc, #396]	@ (800279c <HAL_ADC_Start_DMA+0x1ac>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d106      	bne.n	8002622 <HAL_ADC_Start_DMA+0x32>
 8002614:	4b60      	ldr	r3, [pc, #384]	@ (8002798 <HAL_ADC_Start_DMA+0x1a8>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800261c:	2b00      	cmp	r3, #0
 800261e:	f040 80b3 	bne.w	8002788 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002628:	2b01      	cmp	r3, #1
 800262a:	d101      	bne.n	8002630 <HAL_ADC_Start_DMA+0x40>
 800262c:	2302      	movs	r3, #2
 800262e:	e0ae      	b.n	800278e <HAL_ADC_Start_DMA+0x19e>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 f9cb 	bl	80029d4 <ADC_Enable>
 800263e:	4603      	mov	r3, r0
 8002640:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002642:	7dfb      	ldrb	r3, [r7, #23]
 8002644:	2b00      	cmp	r3, #0
 8002646:	f040 809a 	bne.w	800277e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002652:	f023 0301 	bic.w	r3, r3, #1
 8002656:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a4e      	ldr	r2, [pc, #312]	@ (800279c <HAL_ADC_Start_DMA+0x1ac>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d105      	bne.n	8002674 <HAL_ADC_Start_DMA+0x84>
 8002668:	4b4b      	ldr	r3, [pc, #300]	@ (8002798 <HAL_ADC_Start_DMA+0x1a8>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d115      	bne.n	80026a0 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002678:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800268a:	2b00      	cmp	r3, #0
 800268c:	d026      	beq.n	80026dc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002692:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002696:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800269e:	e01d      	b.n	80026dc <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a39      	ldr	r2, [pc, #228]	@ (8002798 <HAL_ADC_Start_DMA+0x1a8>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d004      	beq.n	80026c0 <HAL_ADC_Start_DMA+0xd0>
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a38      	ldr	r2, [pc, #224]	@ (800279c <HAL_ADC_Start_DMA+0x1ac>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d10d      	bne.n	80026dc <HAL_ADC_Start_DMA+0xec>
 80026c0:	4b35      	ldr	r3, [pc, #212]	@ (8002798 <HAL_ADC_Start_DMA+0x1a8>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d007      	beq.n	80026dc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80026d4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d006      	beq.n	80026f6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ec:	f023 0206 	bic.w	r2, r3, #6
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80026f4:	e002      	b.n	80026fc <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6a1b      	ldr	r3, [r3, #32]
 8002708:	4a25      	ldr	r2, [pc, #148]	@ (80027a0 <HAL_ADC_Start_DMA+0x1b0>)
 800270a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	4a24      	ldr	r2, [pc, #144]	@ (80027a4 <HAL_ADC_Start_DMA+0x1b4>)
 8002712:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	4a23      	ldr	r2, [pc, #140]	@ (80027a8 <HAL_ADC_Start_DMA+0x1b8>)
 800271a:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f06f 0202 	mvn.w	r2, #2
 8002724:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	689a      	ldr	r2, [r3, #8]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002734:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6a18      	ldr	r0, [r3, #32]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	334c      	adds	r3, #76	@ 0x4c
 8002740:	4619      	mov	r1, r3
 8002742:	68ba      	ldr	r2, [r7, #8]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f000 fbaf 	bl	8002ea8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002754:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002758:	d108      	bne.n	800276c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002768:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800276a:	e00f      	b.n	800278c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	689a      	ldr	r2, [r3, #8]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800277a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800277c:	e006      	b.n	800278c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002786:	e001      	b.n	800278c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800278c:	7dfb      	ldrb	r3, [r7, #23]
}
 800278e:	4618      	mov	r0, r3
 8002790:	3718      	adds	r7, #24
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40012400 	.word	0x40012400
 800279c:	40012800 	.word	0x40012800
 80027a0:	08002b0b 	.word	0x08002b0b
 80027a4:	08002b87 	.word	0x08002b87
 80027a8:	08002ba3 	.word	0x08002ba3

080027ac <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80027b4:	bf00      	nop
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr

080027be <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr

080027d0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr
	...

080027e4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027ee:	2300      	movs	r3, #0
 80027f0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80027f2:	2300      	movs	r3, #0
 80027f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d101      	bne.n	8002804 <HAL_ADC_ConfigChannel+0x20>
 8002800:	2302      	movs	r3, #2
 8002802:	e0dc      	b.n	80029be <HAL_ADC_ConfigChannel+0x1da>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2b06      	cmp	r3, #6
 8002812:	d81c      	bhi.n	800284e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	4613      	mov	r3, r2
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	4413      	add	r3, r2
 8002824:	3b05      	subs	r3, #5
 8002826:	221f      	movs	r2, #31
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	43db      	mvns	r3, r3
 800282e:	4019      	ands	r1, r3
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	6818      	ldr	r0, [r3, #0]
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	4613      	mov	r3, r2
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4413      	add	r3, r2
 800283e:	3b05      	subs	r3, #5
 8002840:	fa00 f203 	lsl.w	r2, r0, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	430a      	orrs	r2, r1
 800284a:	635a      	str	r2, [r3, #52]	@ 0x34
 800284c:	e03c      	b.n	80028c8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	2b0c      	cmp	r3, #12
 8002854:	d81c      	bhi.n	8002890 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685a      	ldr	r2, [r3, #4]
 8002860:	4613      	mov	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4413      	add	r3, r2
 8002866:	3b23      	subs	r3, #35	@ 0x23
 8002868:	221f      	movs	r2, #31
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	43db      	mvns	r3, r3
 8002870:	4019      	ands	r1, r3
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	6818      	ldr	r0, [r3, #0]
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685a      	ldr	r2, [r3, #4]
 800287a:	4613      	mov	r3, r2
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	4413      	add	r3, r2
 8002880:	3b23      	subs	r3, #35	@ 0x23
 8002882:	fa00 f203 	lsl.w	r2, r0, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	631a      	str	r2, [r3, #48]	@ 0x30
 800288e:	e01b      	b.n	80028c8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	685a      	ldr	r2, [r3, #4]
 800289a:	4613      	mov	r3, r2
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	4413      	add	r3, r2
 80028a0:	3b41      	subs	r3, #65	@ 0x41
 80028a2:	221f      	movs	r2, #31
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	43db      	mvns	r3, r3
 80028aa:	4019      	ands	r1, r3
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	6818      	ldr	r0, [r3, #0]
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685a      	ldr	r2, [r3, #4]
 80028b4:	4613      	mov	r3, r2
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	4413      	add	r3, r2
 80028ba:	3b41      	subs	r3, #65	@ 0x41
 80028bc:	fa00 f203 	lsl.w	r2, r0, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	430a      	orrs	r2, r1
 80028c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2b09      	cmp	r3, #9
 80028ce:	d91c      	bls.n	800290a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68d9      	ldr	r1, [r3, #12]
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	4613      	mov	r3, r2
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	4413      	add	r3, r2
 80028e0:	3b1e      	subs	r3, #30
 80028e2:	2207      	movs	r2, #7
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	43db      	mvns	r3, r3
 80028ea:	4019      	ands	r1, r3
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	6898      	ldr	r0, [r3, #8]
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	4613      	mov	r3, r2
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	4413      	add	r3, r2
 80028fa:	3b1e      	subs	r3, #30
 80028fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	430a      	orrs	r2, r1
 8002906:	60da      	str	r2, [r3, #12]
 8002908:	e019      	b.n	800293e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6919      	ldr	r1, [r3, #16]
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4613      	mov	r3, r2
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	4413      	add	r3, r2
 800291a:	2207      	movs	r2, #7
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	43db      	mvns	r3, r3
 8002922:	4019      	ands	r1, r3
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	6898      	ldr	r0, [r3, #8]
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	4613      	mov	r3, r2
 800292e:	005b      	lsls	r3, r3, #1
 8002930:	4413      	add	r3, r2
 8002932:	fa00 f203 	lsl.w	r2, r0, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	430a      	orrs	r2, r1
 800293c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2b10      	cmp	r3, #16
 8002944:	d003      	beq.n	800294e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800294a:	2b11      	cmp	r3, #17
 800294c:	d132      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a1d      	ldr	r2, [pc, #116]	@ (80029c8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d125      	bne.n	80029a4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d126      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002974:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2b10      	cmp	r3, #16
 800297c:	d11a      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800297e:	4b13      	ldr	r3, [pc, #76]	@ (80029cc <HAL_ADC_ConfigChannel+0x1e8>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a13      	ldr	r2, [pc, #76]	@ (80029d0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002984:	fba2 2303 	umull	r2, r3, r2, r3
 8002988:	0c9a      	lsrs	r2, r3, #18
 800298a:	4613      	mov	r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	4413      	add	r3, r2
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002994:	e002      	b.n	800299c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	3b01      	subs	r3, #1
 800299a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1f9      	bne.n	8002996 <HAL_ADC_ConfigChannel+0x1b2>
 80029a2:	e007      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a8:	f043 0220 	orr.w	r2, r3, #32
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr
 80029c8:	40012400 	.word	0x40012400
 80029cc:	20000000 	.word	0x20000000
 80029d0:	431bde83 	.word	0x431bde83

080029d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029dc:	2300      	movs	r3, #0
 80029de:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80029e0:	2300      	movs	r3, #0
 80029e2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f003 0301 	and.w	r3, r3, #1
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d040      	beq.n	8002a74 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	689a      	ldr	r2, [r3, #8]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f042 0201 	orr.w	r2, r2, #1
 8002a00:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a02:	4b1f      	ldr	r3, [pc, #124]	@ (8002a80 <ADC_Enable+0xac>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a1f      	ldr	r2, [pc, #124]	@ (8002a84 <ADC_Enable+0xb0>)
 8002a08:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0c:	0c9b      	lsrs	r3, r3, #18
 8002a0e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a10:	e002      	b.n	8002a18 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	3b01      	subs	r3, #1
 8002a16:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1f9      	bne.n	8002a12 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a1e:	f7ff fce1 	bl	80023e4 <HAL_GetTick>
 8002a22:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a24:	e01f      	b.n	8002a66 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a26:	f7ff fcdd 	bl	80023e4 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d918      	bls.n	8002a66 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d011      	beq.n	8002a66 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a46:	f043 0210 	orr.w	r2, r3, #16
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a52:	f043 0201 	orr.w	r2, r3, #1
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e007      	b.n	8002a76 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f003 0301 	and.w	r3, r3, #1
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d1d8      	bne.n	8002a26 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	20000000 	.word	0x20000000
 8002a84:	431bde83 	.word	0x431bde83

08002a88 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a90:	2300      	movs	r3, #0
 8002a92:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d12e      	bne.n	8002b00 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f022 0201 	bic.w	r2, r2, #1
 8002ab0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ab2:	f7ff fc97 	bl	80023e4 <HAL_GetTick>
 8002ab6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002ab8:	e01b      	b.n	8002af2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002aba:	f7ff fc93 	bl	80023e4 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d914      	bls.n	8002af2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 0301 	and.w	r3, r3, #1
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d10d      	bne.n	8002af2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ada:	f043 0210 	orr.w	r2, r3, #16
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae6:	f043 0201 	orr.w	r2, r3, #1
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e007      	b.n	8002b02 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f003 0301 	and.w	r3, r3, #1
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d0dc      	beq.n	8002aba <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}

08002b0a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b0a:	b580      	push	{r7, lr}
 8002b0c:	b084      	sub	sp, #16
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b16:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b1c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d127      	bne.n	8002b74 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b28:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002b3a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002b3e:	d115      	bne.n	8002b6c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d111      	bne.n	8002b6c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d105      	bne.n	8002b6c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b64:	f043 0201 	orr.w	r2, r3, #1
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b6c:	68f8      	ldr	r0, [r7, #12]
 8002b6e:	f7ff fe1d 	bl	80027ac <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002b72:	e004      	b.n	8002b7e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6a1b      	ldr	r3, [r3, #32]
 8002b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	4798      	blx	r3
}
 8002b7e:	bf00      	nop
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b084      	sub	sp, #16
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b92:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f7ff fe12 	bl	80027be <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b9a:	bf00      	nop
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b084      	sub	sp, #16
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bae:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc0:	f043 0204 	orr.w	r2, r3, #4
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002bc8:	68f8      	ldr	r0, [r7, #12]
 8002bca:	f7ff fe01 	bl	80027d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bce:	bf00      	nop
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
	...

08002bd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f003 0307 	and.w	r3, r3, #7
 8002be6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002be8:	4b0c      	ldr	r3, [pc, #48]	@ (8002c1c <__NVIC_SetPriorityGrouping+0x44>)
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bee:	68ba      	ldr	r2, [r7, #8]
 8002bf0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c0a:	4a04      	ldr	r2, [pc, #16]	@ (8002c1c <__NVIC_SetPriorityGrouping+0x44>)
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	60d3      	str	r3, [r2, #12]
}
 8002c10:	bf00      	nop
 8002c12:	3714      	adds	r7, #20
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bc80      	pop	{r7}
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	e000ed00 	.word	0xe000ed00

08002c20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c24:	4b04      	ldr	r3, [pc, #16]	@ (8002c38 <__NVIC_GetPriorityGrouping+0x18>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	0a1b      	lsrs	r3, r3, #8
 8002c2a:	f003 0307 	and.w	r3, r3, #7
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	e000ed00 	.word	0xe000ed00

08002c3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	4603      	mov	r3, r0
 8002c44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	db0b      	blt.n	8002c66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	f003 021f 	and.w	r2, r3, #31
 8002c54:	4906      	ldr	r1, [pc, #24]	@ (8002c70 <__NVIC_EnableIRQ+0x34>)
 8002c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5a:	095b      	lsrs	r3, r3, #5
 8002c5c:	2001      	movs	r0, #1
 8002c5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr
 8002c70:	e000e100 	.word	0xe000e100

08002c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	6039      	str	r1, [r7, #0]
 8002c7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	db0a      	blt.n	8002c9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	490c      	ldr	r1, [pc, #48]	@ (8002cc0 <__NVIC_SetPriority+0x4c>)
 8002c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c92:	0112      	lsls	r2, r2, #4
 8002c94:	b2d2      	uxtb	r2, r2
 8002c96:	440b      	add	r3, r1
 8002c98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c9c:	e00a      	b.n	8002cb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	b2da      	uxtb	r2, r3
 8002ca2:	4908      	ldr	r1, [pc, #32]	@ (8002cc4 <__NVIC_SetPriority+0x50>)
 8002ca4:	79fb      	ldrb	r3, [r7, #7]
 8002ca6:	f003 030f 	and.w	r3, r3, #15
 8002caa:	3b04      	subs	r3, #4
 8002cac:	0112      	lsls	r2, r2, #4
 8002cae:	b2d2      	uxtb	r2, r2
 8002cb0:	440b      	add	r3, r1
 8002cb2:	761a      	strb	r2, [r3, #24]
}
 8002cb4:	bf00      	nop
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bc80      	pop	{r7}
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	e000e100 	.word	0xe000e100
 8002cc4:	e000ed00 	.word	0xe000ed00

08002cc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b089      	sub	sp, #36	@ 0x24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f1c3 0307 	rsb	r3, r3, #7
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	bf28      	it	cs
 8002ce6:	2304      	movcs	r3, #4
 8002ce8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	3304      	adds	r3, #4
 8002cee:	2b06      	cmp	r3, #6
 8002cf0:	d902      	bls.n	8002cf8 <NVIC_EncodePriority+0x30>
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	3b03      	subs	r3, #3
 8002cf6:	e000      	b.n	8002cfa <NVIC_EncodePriority+0x32>
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	43da      	mvns	r2, r3
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	401a      	ands	r2, r3
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d10:	f04f 31ff 	mov.w	r1, #4294967295
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1a:	43d9      	mvns	r1, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d20:	4313      	orrs	r3, r2
         );
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3724      	adds	r7, #36	@ 0x24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bc80      	pop	{r7}
 8002d2a:	4770      	bx	lr

08002d2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3b01      	subs	r3, #1
 8002d38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d3c:	d301      	bcc.n	8002d42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e00f      	b.n	8002d62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d42:	4a0a      	ldr	r2, [pc, #40]	@ (8002d6c <SysTick_Config+0x40>)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	3b01      	subs	r3, #1
 8002d48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d4a:	210f      	movs	r1, #15
 8002d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d50:	f7ff ff90 	bl	8002c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d54:	4b05      	ldr	r3, [pc, #20]	@ (8002d6c <SysTick_Config+0x40>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d5a:	4b04      	ldr	r3, [pc, #16]	@ (8002d6c <SysTick_Config+0x40>)
 8002d5c:	2207      	movs	r2, #7
 8002d5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	e000e010 	.word	0xe000e010

08002d70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f7ff ff2d 	bl	8002bd8 <__NVIC_SetPriorityGrouping>
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b086      	sub	sp, #24
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	607a      	str	r2, [r7, #4]
 8002d92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d94:	2300      	movs	r3, #0
 8002d96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d98:	f7ff ff42 	bl	8002c20 <__NVIC_GetPriorityGrouping>
 8002d9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	68b9      	ldr	r1, [r7, #8]
 8002da2:	6978      	ldr	r0, [r7, #20]
 8002da4:	f7ff ff90 	bl	8002cc8 <NVIC_EncodePriority>
 8002da8:	4602      	mov	r2, r0
 8002daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dae:	4611      	mov	r1, r2
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff ff5f 	bl	8002c74 <__NVIC_SetPriority>
}
 8002db6:	bf00      	nop
 8002db8:	3718      	adds	r7, #24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff ff35 	bl	8002c3c <__NVIC_EnableIRQ>
}
 8002dd2:	bf00      	nop
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b082      	sub	sp, #8
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7ff ffa2 	bl	8002d2c <SysTick_Config>
 8002de8:	4603      	mov	r3, r0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
	...

08002df4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b085      	sub	sp, #20
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e043      	b.n	8002e92 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	4b22      	ldr	r3, [pc, #136]	@ (8002e9c <HAL_DMA_Init+0xa8>)
 8002e12:	4413      	add	r3, r2
 8002e14:	4a22      	ldr	r2, [pc, #136]	@ (8002ea0 <HAL_DMA_Init+0xac>)
 8002e16:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1a:	091b      	lsrs	r3, r3, #4
 8002e1c:	009a      	lsls	r2, r3, #2
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a1f      	ldr	r2, [pc, #124]	@ (8002ea4 <HAL_DMA_Init+0xb0>)
 8002e26:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2202      	movs	r2, #2
 8002e2c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002e3e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002e42:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002e4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002e6c:	68fa      	ldr	r2, [r7, #12]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3714      	adds	r7, #20
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr
 8002e9c:	bffdfff8 	.word	0xbffdfff8
 8002ea0:	cccccccd 	.word	0xcccccccd
 8002ea4:	40020000 	.word	0x40020000

08002ea8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b086      	sub	sp, #24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
 8002eb4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d101      	bne.n	8002ec8 <HAL_DMA_Start_IT+0x20>
 8002ec4:	2302      	movs	r3, #2
 8002ec6:	e04b      	b.n	8002f60 <HAL_DMA_Start_IT+0xb8>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d13a      	bne.n	8002f52 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2202      	movs	r2, #2
 8002ee0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 0201 	bic.w	r2, r2, #1
 8002ef8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	68b9      	ldr	r1, [r7, #8]
 8002f00:	68f8      	ldr	r0, [r7, #12]
 8002f02:	f000 f937 	bl	8003174 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d008      	beq.n	8002f20 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f042 020e 	orr.w	r2, r2, #14
 8002f1c:	601a      	str	r2, [r3, #0]
 8002f1e:	e00f      	b.n	8002f40 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0204 	bic.w	r2, r2, #4
 8002f2e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f042 020a 	orr.w	r2, r2, #10
 8002f3e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f042 0201 	orr.w	r2, r2, #1
 8002f4e:	601a      	str	r2, [r3, #0]
 8002f50:	e005      	b.n	8002f5e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002f5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3718      	adds	r7, #24
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f84:	2204      	movs	r2, #4
 8002f86:	409a      	lsls	r2, r3
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d04f      	beq.n	8003030 <HAL_DMA_IRQHandler+0xc8>
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	f003 0304 	and.w	r3, r3, #4
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d04a      	beq.n	8003030 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0320 	and.w	r3, r3, #32
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d107      	bne.n	8002fb8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f022 0204 	bic.w	r2, r2, #4
 8002fb6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a66      	ldr	r2, [pc, #408]	@ (8003158 <HAL_DMA_IRQHandler+0x1f0>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d029      	beq.n	8003016 <HAL_DMA_IRQHandler+0xae>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a65      	ldr	r2, [pc, #404]	@ (800315c <HAL_DMA_IRQHandler+0x1f4>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d022      	beq.n	8003012 <HAL_DMA_IRQHandler+0xaa>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a63      	ldr	r2, [pc, #396]	@ (8003160 <HAL_DMA_IRQHandler+0x1f8>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d01a      	beq.n	800300c <HAL_DMA_IRQHandler+0xa4>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a62      	ldr	r2, [pc, #392]	@ (8003164 <HAL_DMA_IRQHandler+0x1fc>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d012      	beq.n	8003006 <HAL_DMA_IRQHandler+0x9e>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a60      	ldr	r2, [pc, #384]	@ (8003168 <HAL_DMA_IRQHandler+0x200>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d00a      	beq.n	8003000 <HAL_DMA_IRQHandler+0x98>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a5f      	ldr	r2, [pc, #380]	@ (800316c <HAL_DMA_IRQHandler+0x204>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d102      	bne.n	8002ffa <HAL_DMA_IRQHandler+0x92>
 8002ff4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002ff8:	e00e      	b.n	8003018 <HAL_DMA_IRQHandler+0xb0>
 8002ffa:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002ffe:	e00b      	b.n	8003018 <HAL_DMA_IRQHandler+0xb0>
 8003000:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003004:	e008      	b.n	8003018 <HAL_DMA_IRQHandler+0xb0>
 8003006:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800300a:	e005      	b.n	8003018 <HAL_DMA_IRQHandler+0xb0>
 800300c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003010:	e002      	b.n	8003018 <HAL_DMA_IRQHandler+0xb0>
 8003012:	2340      	movs	r3, #64	@ 0x40
 8003014:	e000      	b.n	8003018 <HAL_DMA_IRQHandler+0xb0>
 8003016:	2304      	movs	r3, #4
 8003018:	4a55      	ldr	r2, [pc, #340]	@ (8003170 <HAL_DMA_IRQHandler+0x208>)
 800301a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003020:	2b00      	cmp	r3, #0
 8003022:	f000 8094 	beq.w	800314e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800302e:	e08e      	b.n	800314e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003034:	2202      	movs	r2, #2
 8003036:	409a      	lsls	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	4013      	ands	r3, r2
 800303c:	2b00      	cmp	r3, #0
 800303e:	d056      	beq.n	80030ee <HAL_DMA_IRQHandler+0x186>
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	2b00      	cmp	r3, #0
 8003048:	d051      	beq.n	80030ee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0320 	and.w	r3, r3, #32
 8003054:	2b00      	cmp	r3, #0
 8003056:	d10b      	bne.n	8003070 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f022 020a 	bic.w	r2, r2, #10
 8003066:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a38      	ldr	r2, [pc, #224]	@ (8003158 <HAL_DMA_IRQHandler+0x1f0>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d029      	beq.n	80030ce <HAL_DMA_IRQHandler+0x166>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a37      	ldr	r2, [pc, #220]	@ (800315c <HAL_DMA_IRQHandler+0x1f4>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d022      	beq.n	80030ca <HAL_DMA_IRQHandler+0x162>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a35      	ldr	r2, [pc, #212]	@ (8003160 <HAL_DMA_IRQHandler+0x1f8>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d01a      	beq.n	80030c4 <HAL_DMA_IRQHandler+0x15c>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a34      	ldr	r2, [pc, #208]	@ (8003164 <HAL_DMA_IRQHandler+0x1fc>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d012      	beq.n	80030be <HAL_DMA_IRQHandler+0x156>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a32      	ldr	r2, [pc, #200]	@ (8003168 <HAL_DMA_IRQHandler+0x200>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d00a      	beq.n	80030b8 <HAL_DMA_IRQHandler+0x150>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a31      	ldr	r2, [pc, #196]	@ (800316c <HAL_DMA_IRQHandler+0x204>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d102      	bne.n	80030b2 <HAL_DMA_IRQHandler+0x14a>
 80030ac:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80030b0:	e00e      	b.n	80030d0 <HAL_DMA_IRQHandler+0x168>
 80030b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80030b6:	e00b      	b.n	80030d0 <HAL_DMA_IRQHandler+0x168>
 80030b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030bc:	e008      	b.n	80030d0 <HAL_DMA_IRQHandler+0x168>
 80030be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030c2:	e005      	b.n	80030d0 <HAL_DMA_IRQHandler+0x168>
 80030c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80030c8:	e002      	b.n	80030d0 <HAL_DMA_IRQHandler+0x168>
 80030ca:	2320      	movs	r3, #32
 80030cc:	e000      	b.n	80030d0 <HAL_DMA_IRQHandler+0x168>
 80030ce:	2302      	movs	r3, #2
 80030d0:	4a27      	ldr	r2, [pc, #156]	@ (8003170 <HAL_DMA_IRQHandler+0x208>)
 80030d2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d034      	beq.n	800314e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80030ec:	e02f      	b.n	800314e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f2:	2208      	movs	r2, #8
 80030f4:	409a      	lsls	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d028      	beq.n	8003150 <HAL_DMA_IRQHandler+0x1e8>
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b00      	cmp	r3, #0
 8003106:	d023      	beq.n	8003150 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f022 020e 	bic.w	r2, r2, #14
 8003116:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003120:	2101      	movs	r1, #1
 8003122:	fa01 f202 	lsl.w	r2, r1, r2
 8003126:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2201      	movs	r2, #1
 8003132:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003142:	2b00      	cmp	r3, #0
 8003144:	d004      	beq.n	8003150 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	4798      	blx	r3
    }
  }
  return;
 800314e:	bf00      	nop
 8003150:	bf00      	nop
}
 8003152:	3710      	adds	r7, #16
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}
 8003158:	40020008 	.word	0x40020008
 800315c:	4002001c 	.word	0x4002001c
 8003160:	40020030 	.word	0x40020030
 8003164:	40020044 	.word	0x40020044
 8003168:	40020058 	.word	0x40020058
 800316c:	4002006c 	.word	0x4002006c
 8003170:	40020000 	.word	0x40020000

08003174 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
 8003180:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800318a:	2101      	movs	r1, #1
 800318c:	fa01 f202 	lsl.w	r2, r1, r2
 8003190:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	2b10      	cmp	r3, #16
 80031a0:	d108      	bne.n	80031b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	68ba      	ldr	r2, [r7, #8]
 80031b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80031b2:	e007      	b.n	80031c4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	68ba      	ldr	r2, [r7, #8]
 80031ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	60da      	str	r2, [r3, #12]
}
 80031c4:	bf00      	nop
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bc80      	pop	{r7}
 80031cc:	4770      	bx	lr
	...

080031d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b08b      	sub	sp, #44	@ 0x2c
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
 80031d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031da:	2300      	movs	r3, #0
 80031dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80031de:	2300      	movs	r3, #0
 80031e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031e2:	e169      	b.n	80034b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80031e4:	2201      	movs	r2, #1
 80031e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	69fa      	ldr	r2, [r7, #28]
 80031f4:	4013      	ands	r3, r2
 80031f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	f040 8158 	bne.w	80034b2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	4a9a      	ldr	r2, [pc, #616]	@ (8003470 <HAL_GPIO_Init+0x2a0>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d05e      	beq.n	80032ca <HAL_GPIO_Init+0xfa>
 800320c:	4a98      	ldr	r2, [pc, #608]	@ (8003470 <HAL_GPIO_Init+0x2a0>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d875      	bhi.n	80032fe <HAL_GPIO_Init+0x12e>
 8003212:	4a98      	ldr	r2, [pc, #608]	@ (8003474 <HAL_GPIO_Init+0x2a4>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d058      	beq.n	80032ca <HAL_GPIO_Init+0xfa>
 8003218:	4a96      	ldr	r2, [pc, #600]	@ (8003474 <HAL_GPIO_Init+0x2a4>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d86f      	bhi.n	80032fe <HAL_GPIO_Init+0x12e>
 800321e:	4a96      	ldr	r2, [pc, #600]	@ (8003478 <HAL_GPIO_Init+0x2a8>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d052      	beq.n	80032ca <HAL_GPIO_Init+0xfa>
 8003224:	4a94      	ldr	r2, [pc, #592]	@ (8003478 <HAL_GPIO_Init+0x2a8>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d869      	bhi.n	80032fe <HAL_GPIO_Init+0x12e>
 800322a:	4a94      	ldr	r2, [pc, #592]	@ (800347c <HAL_GPIO_Init+0x2ac>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d04c      	beq.n	80032ca <HAL_GPIO_Init+0xfa>
 8003230:	4a92      	ldr	r2, [pc, #584]	@ (800347c <HAL_GPIO_Init+0x2ac>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d863      	bhi.n	80032fe <HAL_GPIO_Init+0x12e>
 8003236:	4a92      	ldr	r2, [pc, #584]	@ (8003480 <HAL_GPIO_Init+0x2b0>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d046      	beq.n	80032ca <HAL_GPIO_Init+0xfa>
 800323c:	4a90      	ldr	r2, [pc, #576]	@ (8003480 <HAL_GPIO_Init+0x2b0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d85d      	bhi.n	80032fe <HAL_GPIO_Init+0x12e>
 8003242:	2b12      	cmp	r3, #18
 8003244:	d82a      	bhi.n	800329c <HAL_GPIO_Init+0xcc>
 8003246:	2b12      	cmp	r3, #18
 8003248:	d859      	bhi.n	80032fe <HAL_GPIO_Init+0x12e>
 800324a:	a201      	add	r2, pc, #4	@ (adr r2, 8003250 <HAL_GPIO_Init+0x80>)
 800324c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003250:	080032cb 	.word	0x080032cb
 8003254:	080032a5 	.word	0x080032a5
 8003258:	080032b7 	.word	0x080032b7
 800325c:	080032f9 	.word	0x080032f9
 8003260:	080032ff 	.word	0x080032ff
 8003264:	080032ff 	.word	0x080032ff
 8003268:	080032ff 	.word	0x080032ff
 800326c:	080032ff 	.word	0x080032ff
 8003270:	080032ff 	.word	0x080032ff
 8003274:	080032ff 	.word	0x080032ff
 8003278:	080032ff 	.word	0x080032ff
 800327c:	080032ff 	.word	0x080032ff
 8003280:	080032ff 	.word	0x080032ff
 8003284:	080032ff 	.word	0x080032ff
 8003288:	080032ff 	.word	0x080032ff
 800328c:	080032ff 	.word	0x080032ff
 8003290:	080032ff 	.word	0x080032ff
 8003294:	080032ad 	.word	0x080032ad
 8003298:	080032c1 	.word	0x080032c1
 800329c:	4a79      	ldr	r2, [pc, #484]	@ (8003484 <HAL_GPIO_Init+0x2b4>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d013      	beq.n	80032ca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80032a2:	e02c      	b.n	80032fe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	623b      	str	r3, [r7, #32]
          break;
 80032aa:	e029      	b.n	8003300 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	3304      	adds	r3, #4
 80032b2:	623b      	str	r3, [r7, #32]
          break;
 80032b4:	e024      	b.n	8003300 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	3308      	adds	r3, #8
 80032bc:	623b      	str	r3, [r7, #32]
          break;
 80032be:	e01f      	b.n	8003300 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	330c      	adds	r3, #12
 80032c6:	623b      	str	r3, [r7, #32]
          break;
 80032c8:	e01a      	b.n	8003300 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d102      	bne.n	80032d8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80032d2:	2304      	movs	r3, #4
 80032d4:	623b      	str	r3, [r7, #32]
          break;
 80032d6:	e013      	b.n	8003300 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d105      	bne.n	80032ec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032e0:	2308      	movs	r3, #8
 80032e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	69fa      	ldr	r2, [r7, #28]
 80032e8:	611a      	str	r2, [r3, #16]
          break;
 80032ea:	e009      	b.n	8003300 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032ec:	2308      	movs	r3, #8
 80032ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	69fa      	ldr	r2, [r7, #28]
 80032f4:	615a      	str	r2, [r3, #20]
          break;
 80032f6:	e003      	b.n	8003300 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032f8:	2300      	movs	r3, #0
 80032fa:	623b      	str	r3, [r7, #32]
          break;
 80032fc:	e000      	b.n	8003300 <HAL_GPIO_Init+0x130>
          break;
 80032fe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	2bff      	cmp	r3, #255	@ 0xff
 8003304:	d801      	bhi.n	800330a <HAL_GPIO_Init+0x13a>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	e001      	b.n	800330e <HAL_GPIO_Init+0x13e>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	3304      	adds	r3, #4
 800330e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	2bff      	cmp	r3, #255	@ 0xff
 8003314:	d802      	bhi.n	800331c <HAL_GPIO_Init+0x14c>
 8003316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	e002      	b.n	8003322 <HAL_GPIO_Init+0x152>
 800331c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800331e:	3b08      	subs	r3, #8
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	210f      	movs	r1, #15
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	fa01 f303 	lsl.w	r3, r1, r3
 8003330:	43db      	mvns	r3, r3
 8003332:	401a      	ands	r2, r3
 8003334:	6a39      	ldr	r1, [r7, #32]
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	fa01 f303 	lsl.w	r3, r1, r3
 800333c:	431a      	orrs	r2, r3
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800334a:	2b00      	cmp	r3, #0
 800334c:	f000 80b1 	beq.w	80034b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003350:	4b4d      	ldr	r3, [pc, #308]	@ (8003488 <HAL_GPIO_Init+0x2b8>)
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	4a4c      	ldr	r2, [pc, #304]	@ (8003488 <HAL_GPIO_Init+0x2b8>)
 8003356:	f043 0301 	orr.w	r3, r3, #1
 800335a:	6193      	str	r3, [r2, #24]
 800335c:	4b4a      	ldr	r3, [pc, #296]	@ (8003488 <HAL_GPIO_Init+0x2b8>)
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	f003 0301 	and.w	r3, r3, #1
 8003364:	60bb      	str	r3, [r7, #8]
 8003366:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003368:	4a48      	ldr	r2, [pc, #288]	@ (800348c <HAL_GPIO_Init+0x2bc>)
 800336a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336c:	089b      	lsrs	r3, r3, #2
 800336e:	3302      	adds	r3, #2
 8003370:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003374:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	f003 0303 	and.w	r3, r3, #3
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	220f      	movs	r2, #15
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	43db      	mvns	r3, r3
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	4013      	ands	r3, r2
 800338a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a40      	ldr	r2, [pc, #256]	@ (8003490 <HAL_GPIO_Init+0x2c0>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d013      	beq.n	80033bc <HAL_GPIO_Init+0x1ec>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a3f      	ldr	r2, [pc, #252]	@ (8003494 <HAL_GPIO_Init+0x2c4>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d00d      	beq.n	80033b8 <HAL_GPIO_Init+0x1e8>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4a3e      	ldr	r2, [pc, #248]	@ (8003498 <HAL_GPIO_Init+0x2c8>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d007      	beq.n	80033b4 <HAL_GPIO_Init+0x1e4>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a3d      	ldr	r2, [pc, #244]	@ (800349c <HAL_GPIO_Init+0x2cc>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d101      	bne.n	80033b0 <HAL_GPIO_Init+0x1e0>
 80033ac:	2303      	movs	r3, #3
 80033ae:	e006      	b.n	80033be <HAL_GPIO_Init+0x1ee>
 80033b0:	2304      	movs	r3, #4
 80033b2:	e004      	b.n	80033be <HAL_GPIO_Init+0x1ee>
 80033b4:	2302      	movs	r3, #2
 80033b6:	e002      	b.n	80033be <HAL_GPIO_Init+0x1ee>
 80033b8:	2301      	movs	r3, #1
 80033ba:	e000      	b.n	80033be <HAL_GPIO_Init+0x1ee>
 80033bc:	2300      	movs	r3, #0
 80033be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033c0:	f002 0203 	and.w	r2, r2, #3
 80033c4:	0092      	lsls	r2, r2, #2
 80033c6:	4093      	lsls	r3, r2
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80033ce:	492f      	ldr	r1, [pc, #188]	@ (800348c <HAL_GPIO_Init+0x2bc>)
 80033d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d2:	089b      	lsrs	r3, r3, #2
 80033d4:	3302      	adds	r3, #2
 80033d6:	68fa      	ldr	r2, [r7, #12]
 80033d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d006      	beq.n	80033f6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033e8:	4b2d      	ldr	r3, [pc, #180]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 80033ea:	689a      	ldr	r2, [r3, #8]
 80033ec:	492c      	ldr	r1, [pc, #176]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	608b      	str	r3, [r1, #8]
 80033f4:	e006      	b.n	8003404 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033f6:	4b2a      	ldr	r3, [pc, #168]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 80033f8:	689a      	ldr	r2, [r3, #8]
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	43db      	mvns	r3, r3
 80033fe:	4928      	ldr	r1, [pc, #160]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 8003400:	4013      	ands	r3, r2
 8003402:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d006      	beq.n	800341e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003410:	4b23      	ldr	r3, [pc, #140]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 8003412:	68da      	ldr	r2, [r3, #12]
 8003414:	4922      	ldr	r1, [pc, #136]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	4313      	orrs	r3, r2
 800341a:	60cb      	str	r3, [r1, #12]
 800341c:	e006      	b.n	800342c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800341e:	4b20      	ldr	r3, [pc, #128]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 8003420:	68da      	ldr	r2, [r3, #12]
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	43db      	mvns	r3, r3
 8003426:	491e      	ldr	r1, [pc, #120]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 8003428:	4013      	ands	r3, r2
 800342a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d006      	beq.n	8003446 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003438:	4b19      	ldr	r3, [pc, #100]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 800343a:	685a      	ldr	r2, [r3, #4]
 800343c:	4918      	ldr	r1, [pc, #96]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	4313      	orrs	r3, r2
 8003442:	604b      	str	r3, [r1, #4]
 8003444:	e006      	b.n	8003454 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003446:	4b16      	ldr	r3, [pc, #88]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 8003448:	685a      	ldr	r2, [r3, #4]
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	43db      	mvns	r3, r3
 800344e:	4914      	ldr	r1, [pc, #80]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 8003450:	4013      	ands	r3, r2
 8003452:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d021      	beq.n	80034a4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003460:	4b0f      	ldr	r3, [pc, #60]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	490e      	ldr	r1, [pc, #56]	@ (80034a0 <HAL_GPIO_Init+0x2d0>)
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	4313      	orrs	r3, r2
 800346a:	600b      	str	r3, [r1, #0]
 800346c:	e021      	b.n	80034b2 <HAL_GPIO_Init+0x2e2>
 800346e:	bf00      	nop
 8003470:	10320000 	.word	0x10320000
 8003474:	10310000 	.word	0x10310000
 8003478:	10220000 	.word	0x10220000
 800347c:	10210000 	.word	0x10210000
 8003480:	10120000 	.word	0x10120000
 8003484:	10110000 	.word	0x10110000
 8003488:	40021000 	.word	0x40021000
 800348c:	40010000 	.word	0x40010000
 8003490:	40010800 	.word	0x40010800
 8003494:	40010c00 	.word	0x40010c00
 8003498:	40011000 	.word	0x40011000
 800349c:	40011400 	.word	0x40011400
 80034a0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80034a4:	4b0b      	ldr	r3, [pc, #44]	@ (80034d4 <HAL_GPIO_Init+0x304>)
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	43db      	mvns	r3, r3
 80034ac:	4909      	ldr	r1, [pc, #36]	@ (80034d4 <HAL_GPIO_Init+0x304>)
 80034ae:	4013      	ands	r3, r2
 80034b0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80034b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b4:	3301      	adds	r3, #1
 80034b6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034be:	fa22 f303 	lsr.w	r3, r2, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	f47f ae8e 	bne.w	80031e4 <HAL_GPIO_Init+0x14>
  }
}
 80034c8:	bf00      	nop
 80034ca:	bf00      	nop
 80034cc:	372c      	adds	r7, #44	@ 0x2c
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bc80      	pop	{r7}
 80034d2:	4770      	bx	lr
 80034d4:	40010400 	.word	0x40010400

080034d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d101      	bne.n	80034ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e12b      	b.n	8003742 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d106      	bne.n	8003504 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f7fe fd4c 	bl	8001f9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2224      	movs	r2, #36	@ 0x24
 8003508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0201 	bic.w	r2, r2, #1
 800351a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800352a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800353a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800353c:	f001 f960 	bl	8004800 <HAL_RCC_GetPCLK1Freq>
 8003540:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	4a81      	ldr	r2, [pc, #516]	@ (800374c <HAL_I2C_Init+0x274>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d807      	bhi.n	800355c <HAL_I2C_Init+0x84>
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	4a80      	ldr	r2, [pc, #512]	@ (8003750 <HAL_I2C_Init+0x278>)
 8003550:	4293      	cmp	r3, r2
 8003552:	bf94      	ite	ls
 8003554:	2301      	movls	r3, #1
 8003556:	2300      	movhi	r3, #0
 8003558:	b2db      	uxtb	r3, r3
 800355a:	e006      	b.n	800356a <HAL_I2C_Init+0x92>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	4a7d      	ldr	r2, [pc, #500]	@ (8003754 <HAL_I2C_Init+0x27c>)
 8003560:	4293      	cmp	r3, r2
 8003562:	bf94      	ite	ls
 8003564:	2301      	movls	r3, #1
 8003566:	2300      	movhi	r3, #0
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e0e7      	b.n	8003742 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	4a78      	ldr	r2, [pc, #480]	@ (8003758 <HAL_I2C_Init+0x280>)
 8003576:	fba2 2303 	umull	r2, r3, r2, r3
 800357a:	0c9b      	lsrs	r3, r3, #18
 800357c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68ba      	ldr	r2, [r7, #8]
 800358e:	430a      	orrs	r2, r1
 8003590:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	4a6a      	ldr	r2, [pc, #424]	@ (800374c <HAL_I2C_Init+0x274>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d802      	bhi.n	80035ac <HAL_I2C_Init+0xd4>
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	3301      	adds	r3, #1
 80035aa:	e009      	b.n	80035c0 <HAL_I2C_Init+0xe8>
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80035b2:	fb02 f303 	mul.w	r3, r2, r3
 80035b6:	4a69      	ldr	r2, [pc, #420]	@ (800375c <HAL_I2C_Init+0x284>)
 80035b8:	fba2 2303 	umull	r2, r3, r2, r3
 80035bc:	099b      	lsrs	r3, r3, #6
 80035be:	3301      	adds	r3, #1
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	6812      	ldr	r2, [r2, #0]
 80035c4:	430b      	orrs	r3, r1
 80035c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80035d2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	495c      	ldr	r1, [pc, #368]	@ (800374c <HAL_I2C_Init+0x274>)
 80035dc:	428b      	cmp	r3, r1
 80035de:	d819      	bhi.n	8003614 <HAL_I2C_Init+0x13c>
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	1e59      	subs	r1, r3, #1
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80035ee:	1c59      	adds	r1, r3, #1
 80035f0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80035f4:	400b      	ands	r3, r1
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00a      	beq.n	8003610 <HAL_I2C_Init+0x138>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	1e59      	subs	r1, r3, #1
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	fbb1 f3f3 	udiv	r3, r1, r3
 8003608:	3301      	adds	r3, #1
 800360a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800360e:	e051      	b.n	80036b4 <HAL_I2C_Init+0x1dc>
 8003610:	2304      	movs	r3, #4
 8003612:	e04f      	b.n	80036b4 <HAL_I2C_Init+0x1dc>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d111      	bne.n	8003640 <HAL_I2C_Init+0x168>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	1e58      	subs	r0, r3, #1
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6859      	ldr	r1, [r3, #4]
 8003624:	460b      	mov	r3, r1
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	440b      	add	r3, r1
 800362a:	fbb0 f3f3 	udiv	r3, r0, r3
 800362e:	3301      	adds	r3, #1
 8003630:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003634:	2b00      	cmp	r3, #0
 8003636:	bf0c      	ite	eq
 8003638:	2301      	moveq	r3, #1
 800363a:	2300      	movne	r3, #0
 800363c:	b2db      	uxtb	r3, r3
 800363e:	e012      	b.n	8003666 <HAL_I2C_Init+0x18e>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	1e58      	subs	r0, r3, #1
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6859      	ldr	r1, [r3, #4]
 8003648:	460b      	mov	r3, r1
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	440b      	add	r3, r1
 800364e:	0099      	lsls	r1, r3, #2
 8003650:	440b      	add	r3, r1
 8003652:	fbb0 f3f3 	udiv	r3, r0, r3
 8003656:	3301      	adds	r3, #1
 8003658:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800365c:	2b00      	cmp	r3, #0
 800365e:	bf0c      	ite	eq
 8003660:	2301      	moveq	r3, #1
 8003662:	2300      	movne	r3, #0
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <HAL_I2C_Init+0x196>
 800366a:	2301      	movs	r3, #1
 800366c:	e022      	b.n	80036b4 <HAL_I2C_Init+0x1dc>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10e      	bne.n	8003694 <HAL_I2C_Init+0x1bc>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	1e58      	subs	r0, r3, #1
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6859      	ldr	r1, [r3, #4]
 800367e:	460b      	mov	r3, r1
 8003680:	005b      	lsls	r3, r3, #1
 8003682:	440b      	add	r3, r1
 8003684:	fbb0 f3f3 	udiv	r3, r0, r3
 8003688:	3301      	adds	r3, #1
 800368a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800368e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003692:	e00f      	b.n	80036b4 <HAL_I2C_Init+0x1dc>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	1e58      	subs	r0, r3, #1
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6859      	ldr	r1, [r3, #4]
 800369c:	460b      	mov	r3, r1
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	440b      	add	r3, r1
 80036a2:	0099      	lsls	r1, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036aa:	3301      	adds	r3, #1
 80036ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80036b4:	6879      	ldr	r1, [r7, #4]
 80036b6:	6809      	ldr	r1, [r1, #0]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	69da      	ldr	r2, [r3, #28]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	431a      	orrs	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80036e2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	6911      	ldr	r1, [r2, #16]
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	68d2      	ldr	r2, [r2, #12]
 80036ee:	4311      	orrs	r1, r2
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	6812      	ldr	r2, [r2, #0]
 80036f4:	430b      	orrs	r3, r1
 80036f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	695a      	ldr	r2, [r3, #20]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	431a      	orrs	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f042 0201 	orr.w	r2, r2, #1
 8003722:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2220      	movs	r2, #32
 800372e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	000186a0 	.word	0x000186a0
 8003750:	001e847f 	.word	0x001e847f
 8003754:	003d08ff 	.word	0x003d08ff
 8003758:	431bde83 	.word	0x431bde83
 800375c:	10624dd3 	.word	0x10624dd3

08003760 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b088      	sub	sp, #32
 8003764:	af02      	add	r7, sp, #8
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	607a      	str	r2, [r7, #4]
 800376a:	461a      	mov	r2, r3
 800376c:	460b      	mov	r3, r1
 800376e:	817b      	strh	r3, [r7, #10]
 8003770:	4613      	mov	r3, r2
 8003772:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003774:	f7fe fe36 	bl	80023e4 <HAL_GetTick>
 8003778:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b20      	cmp	r3, #32
 8003784:	f040 80e0 	bne.w	8003948 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	2319      	movs	r3, #25
 800378e:	2201      	movs	r2, #1
 8003790:	4970      	ldr	r1, [pc, #448]	@ (8003954 <HAL_I2C_Master_Transmit+0x1f4>)
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 fa92 	bl	8003cbc <I2C_WaitOnFlagUntilTimeout>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800379e:	2302      	movs	r3, #2
 80037a0:	e0d3      	b.n	800394a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d101      	bne.n	80037b0 <HAL_I2C_Master_Transmit+0x50>
 80037ac:	2302      	movs	r3, #2
 80037ae:	e0cc      	b.n	800394a <HAL_I2C_Master_Transmit+0x1ea>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d007      	beq.n	80037d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f042 0201 	orr.w	r2, r2, #1
 80037d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2221      	movs	r2, #33	@ 0x21
 80037ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2210      	movs	r2, #16
 80037f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	893a      	ldrh	r2, [r7, #8]
 8003806:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800380c:	b29a      	uxth	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	4a50      	ldr	r2, [pc, #320]	@ (8003958 <HAL_I2C_Master_Transmit+0x1f8>)
 8003816:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003818:	8979      	ldrh	r1, [r7, #10]
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	6a3a      	ldr	r2, [r7, #32]
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 f9ca 	bl	8003bb8 <I2C_MasterRequestWrite>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e08d      	b.n	800394a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800382e:	2300      	movs	r3, #0
 8003830:	613b      	str	r3, [r7, #16]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	695b      	ldr	r3, [r3, #20]
 8003838:	613b      	str	r3, [r7, #16]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	699b      	ldr	r3, [r3, #24]
 8003840:	613b      	str	r3, [r7, #16]
 8003842:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003844:	e066      	b.n	8003914 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003846:	697a      	ldr	r2, [r7, #20]
 8003848:	6a39      	ldr	r1, [r7, #32]
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f000 fb50 	bl	8003ef0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d00d      	beq.n	8003872 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385a:	2b04      	cmp	r3, #4
 800385c:	d107      	bne.n	800386e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800386c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e06b      	b.n	800394a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003876:	781a      	ldrb	r2, [r3, #0]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003882:	1c5a      	adds	r2, r3, #1
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800388c:	b29b      	uxth	r3, r3
 800388e:	3b01      	subs	r3, #1
 8003890:	b29a      	uxth	r2, r3
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800389a:	3b01      	subs	r3, #1
 800389c:	b29a      	uxth	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	f003 0304 	and.w	r3, r3, #4
 80038ac:	2b04      	cmp	r3, #4
 80038ae:	d11b      	bne.n	80038e8 <HAL_I2C_Master_Transmit+0x188>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d017      	beq.n	80038e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038bc:	781a      	ldrb	r2, [r3, #0]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c8:	1c5a      	adds	r2, r3, #1
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	3b01      	subs	r3, #1
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e0:	3b01      	subs	r3, #1
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038e8:	697a      	ldr	r2, [r7, #20]
 80038ea:	6a39      	ldr	r1, [r7, #32]
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 fb47 	bl	8003f80 <I2C_WaitOnBTFFlagUntilTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00d      	beq.n	8003914 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fc:	2b04      	cmp	r3, #4
 80038fe:	d107      	bne.n	8003910 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800390e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e01a      	b.n	800394a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003918:	2b00      	cmp	r3, #0
 800391a:	d194      	bne.n	8003846 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800392a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2220      	movs	r2, #32
 8003930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003944:	2300      	movs	r3, #0
 8003946:	e000      	b.n	800394a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003948:	2302      	movs	r3, #2
  }
}
 800394a:	4618      	mov	r0, r3
 800394c:	3718      	adds	r7, #24
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	00100002 	.word	0x00100002
 8003958:	ffff0000 	.word	0xffff0000

0800395c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b08a      	sub	sp, #40	@ 0x28
 8003960:	af02      	add	r7, sp, #8
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	607a      	str	r2, [r7, #4]
 8003966:	603b      	str	r3, [r7, #0]
 8003968:	460b      	mov	r3, r1
 800396a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800396c:	f7fe fd3a 	bl	80023e4 <HAL_GetTick>
 8003970:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003972:	2300      	movs	r3, #0
 8003974:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b20      	cmp	r3, #32
 8003980:	f040 8111 	bne.w	8003ba6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	2319      	movs	r3, #25
 800398a:	2201      	movs	r2, #1
 800398c:	4988      	ldr	r1, [pc, #544]	@ (8003bb0 <HAL_I2C_IsDeviceReady+0x254>)
 800398e:	68f8      	ldr	r0, [r7, #12]
 8003990:	f000 f994 	bl	8003cbc <I2C_WaitOnFlagUntilTimeout>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d001      	beq.n	800399e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800399a:	2302      	movs	r3, #2
 800399c:	e104      	b.n	8003ba8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d101      	bne.n	80039ac <HAL_I2C_IsDeviceReady+0x50>
 80039a8:	2302      	movs	r3, #2
 80039aa:	e0fd      	b.n	8003ba8 <HAL_I2C_IsDeviceReady+0x24c>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d007      	beq.n	80039d2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f042 0201 	orr.w	r2, r2, #1
 80039d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039e0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2224      	movs	r2, #36	@ 0x24
 80039e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2200      	movs	r2, #0
 80039ee:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	4a70      	ldr	r2, [pc, #448]	@ (8003bb4 <HAL_I2C_IsDeviceReady+0x258>)
 80039f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a04:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a12:	68f8      	ldr	r0, [r7, #12]
 8003a14:	f000 f952 	bl	8003cbc <I2C_WaitOnFlagUntilTimeout>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00d      	beq.n	8003a3a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a2c:	d103      	bne.n	8003a36 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a34:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e0b6      	b.n	8003ba8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a3a:	897b      	ldrh	r3, [r7, #10]
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	461a      	mov	r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a48:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003a4a:	f7fe fccb 	bl	80023e4 <HAL_GetTick>
 8003a4e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	bf0c      	ite	eq
 8003a5e:	2301      	moveq	r3, #1
 8003a60:	2300      	movne	r3, #0
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a74:	bf0c      	ite	eq
 8003a76:	2301      	moveq	r3, #1
 8003a78:	2300      	movne	r3, #0
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003a7e:	e025      	b.n	8003acc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a80:	f7fe fcb0 	bl	80023e4 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d302      	bcc.n	8003a96 <HAL_I2C_IsDeviceReady+0x13a>
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d103      	bne.n	8003a9e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	22a0      	movs	r2, #160	@ 0xa0
 8003a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	bf0c      	ite	eq
 8003aac:	2301      	moveq	r3, #1
 8003aae:	2300      	movne	r3, #0
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003abe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ac2:	bf0c      	ite	eq
 8003ac4:	2301      	moveq	r3, #1
 8003ac6:	2300      	movne	r3, #0
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	2ba0      	cmp	r3, #160	@ 0xa0
 8003ad6:	d005      	beq.n	8003ae4 <HAL_I2C_IsDeviceReady+0x188>
 8003ad8:	7dfb      	ldrb	r3, [r7, #23]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d102      	bne.n	8003ae4 <HAL_I2C_IsDeviceReady+0x188>
 8003ade:	7dbb      	ldrb	r3, [r7, #22]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0cd      	beq.n	8003a80 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2220      	movs	r2, #32
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d129      	bne.n	8003b4e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b08:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	613b      	str	r3, [r7, #16]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	695b      	ldr	r3, [r3, #20]
 8003b14:	613b      	str	r3, [r7, #16]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	613b      	str	r3, [r7, #16]
 8003b1e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	9300      	str	r3, [sp, #0]
 8003b24:	2319      	movs	r3, #25
 8003b26:	2201      	movs	r2, #1
 8003b28:	4921      	ldr	r1, [pc, #132]	@ (8003bb0 <HAL_I2C_IsDeviceReady+0x254>)
 8003b2a:	68f8      	ldr	r0, [r7, #12]
 8003b2c:	f000 f8c6 	bl	8003cbc <I2C_WaitOnFlagUntilTimeout>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e036      	b.n	8003ba8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2220      	movs	r2, #32
 8003b3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	e02c      	b.n	8003ba8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b5c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b66:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	9300      	str	r3, [sp, #0]
 8003b6c:	2319      	movs	r3, #25
 8003b6e:	2201      	movs	r2, #1
 8003b70:	490f      	ldr	r1, [pc, #60]	@ (8003bb0 <HAL_I2C_IsDeviceReady+0x254>)
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f000 f8a2 	bl	8003cbc <I2C_WaitOnFlagUntilTimeout>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e012      	b.n	8003ba8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	3301      	adds	r3, #1
 8003b86:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003b88:	69ba      	ldr	r2, [r7, #24]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	f4ff af32 	bcc.w	80039f6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2220      	movs	r2, #32
 8003b96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e000      	b.n	8003ba8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003ba6:	2302      	movs	r3, #2
  }
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3720      	adds	r7, #32
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	00100002 	.word	0x00100002
 8003bb4:	ffff0000 	.word	0xffff0000

08003bb8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b088      	sub	sp, #32
 8003bbc:	af02      	add	r7, sp, #8
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	607a      	str	r2, [r7, #4]
 8003bc2:	603b      	str	r3, [r7, #0]
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bcc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	d006      	beq.n	8003be2 <I2C_MasterRequestWrite+0x2a>
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d003      	beq.n	8003be2 <I2C_MasterRequestWrite+0x2a>
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003be0:	d108      	bne.n	8003bf4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	e00b      	b.n	8003c0c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf8:	2b12      	cmp	r3, #18
 8003bfa:	d107      	bne.n	8003c0c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c0a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	9300      	str	r3, [sp, #0]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f000 f84f 	bl	8003cbc <I2C_WaitOnFlagUntilTimeout>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00d      	beq.n	8003c40 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c32:	d103      	bne.n	8003c3c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c3a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e035      	b.n	8003cac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c48:	d108      	bne.n	8003c5c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c4a:	897b      	ldrh	r3, [r7, #10]
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	461a      	mov	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c58:	611a      	str	r2, [r3, #16]
 8003c5a:	e01b      	b.n	8003c94 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c5c:	897b      	ldrh	r3, [r7, #10]
 8003c5e:	11db      	asrs	r3, r3, #7
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	f003 0306 	and.w	r3, r3, #6
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	f063 030f 	orn	r3, r3, #15
 8003c6c:	b2da      	uxtb	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	490e      	ldr	r1, [pc, #56]	@ (8003cb4 <I2C_MasterRequestWrite+0xfc>)
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f000 f898 	bl	8003db0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e010      	b.n	8003cac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003c8a:	897b      	ldrh	r3, [r7, #10]
 8003c8c:	b2da      	uxtb	r2, r3
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	4907      	ldr	r1, [pc, #28]	@ (8003cb8 <I2C_MasterRequestWrite+0x100>)
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f000 f888 	bl	8003db0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e000      	b.n	8003cac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3718      	adds	r7, #24
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	00010008 	.word	0x00010008
 8003cb8:	00010002 	.word	0x00010002

08003cbc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	603b      	str	r3, [r7, #0]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ccc:	e048      	b.n	8003d60 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd4:	d044      	beq.n	8003d60 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cd6:	f7fe fb85 	bl	80023e4 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d302      	bcc.n	8003cec <I2C_WaitOnFlagUntilTimeout+0x30>
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d139      	bne.n	8003d60 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	0c1b      	lsrs	r3, r3, #16
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d10d      	bne.n	8003d12 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	695b      	ldr	r3, [r3, #20]
 8003cfc:	43da      	mvns	r2, r3
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	4013      	ands	r3, r2
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	bf0c      	ite	eq
 8003d08:	2301      	moveq	r3, #1
 8003d0a:	2300      	movne	r3, #0
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	461a      	mov	r2, r3
 8003d10:	e00c      	b.n	8003d2c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	43da      	mvns	r2, r3
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	bf0c      	ite	eq
 8003d24:	2301      	moveq	r3, #1
 8003d26:	2300      	movne	r3, #0
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	79fb      	ldrb	r3, [r7, #7]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d116      	bne.n	8003d60 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2200      	movs	r2, #0
 8003d36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4c:	f043 0220 	orr.w	r2, r3, #32
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e023      	b.n	8003da8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	0c1b      	lsrs	r3, r3, #16
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d10d      	bne.n	8003d86 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	695b      	ldr	r3, [r3, #20]
 8003d70:	43da      	mvns	r2, r3
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	4013      	ands	r3, r2
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	bf0c      	ite	eq
 8003d7c:	2301      	moveq	r3, #1
 8003d7e:	2300      	movne	r3, #0
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	461a      	mov	r2, r3
 8003d84:	e00c      	b.n	8003da0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	43da      	mvns	r2, r3
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	4013      	ands	r3, r2
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	bf0c      	ite	eq
 8003d98:	2301      	moveq	r3, #1
 8003d9a:	2300      	movne	r3, #0
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	461a      	mov	r2, r3
 8003da0:	79fb      	ldrb	r3, [r7, #7]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d093      	beq.n	8003cce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]
 8003dbc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003dbe:	e071      	b.n	8003ea4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dce:	d123      	bne.n	8003e18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dde:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003de8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2220      	movs	r2, #32
 8003df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e04:	f043 0204 	orr.w	r2, r3, #4
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e067      	b.n	8003ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1e:	d041      	beq.n	8003ea4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e20:	f7fe fae0 	bl	80023e4 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d302      	bcc.n	8003e36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d136      	bne.n	8003ea4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	0c1b      	lsrs	r3, r3, #16
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d10c      	bne.n	8003e5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	43da      	mvns	r2, r3
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	bf14      	ite	ne
 8003e52:	2301      	movne	r3, #1
 8003e54:	2300      	moveq	r3, #0
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	e00b      	b.n	8003e72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	699b      	ldr	r3, [r3, #24]
 8003e60:	43da      	mvns	r2, r3
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	4013      	ands	r3, r2
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	bf14      	ite	ne
 8003e6c:	2301      	movne	r3, #1
 8003e6e:	2300      	moveq	r3, #0
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d016      	beq.n	8003ea4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2220      	movs	r2, #32
 8003e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e90:	f043 0220 	orr.w	r2, r3, #32
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e021      	b.n	8003ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	0c1b      	lsrs	r3, r3, #16
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d10c      	bne.n	8003ec8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	43da      	mvns	r2, r3
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	bf14      	ite	ne
 8003ec0:	2301      	movne	r3, #1
 8003ec2:	2300      	moveq	r3, #0
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	e00b      	b.n	8003ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	43da      	mvns	r2, r3
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	bf14      	ite	ne
 8003eda:	2301      	movne	r3, #1
 8003edc:	2300      	moveq	r3, #0
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f47f af6d 	bne.w	8003dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003ee6:	2300      	movs	r3, #0
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003efc:	e034      	b.n	8003f68 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003efe:	68f8      	ldr	r0, [r7, #12]
 8003f00:	f000 f886 	bl	8004010 <I2C_IsAcknowledgeFailed>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d001      	beq.n	8003f0e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e034      	b.n	8003f78 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f14:	d028      	beq.n	8003f68 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f16:	f7fe fa65 	bl	80023e4 <HAL_GetTick>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	68ba      	ldr	r2, [r7, #8]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d302      	bcc.n	8003f2c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d11d      	bne.n	8003f68 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f36:	2b80      	cmp	r3, #128	@ 0x80
 8003f38:	d016      	beq.n	8003f68 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2220      	movs	r2, #32
 8003f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f54:	f043 0220 	orr.w	r2, r3, #32
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e007      	b.n	8003f78 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f72:	2b80      	cmp	r3, #128	@ 0x80
 8003f74:	d1c3      	bne.n	8003efe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	60b9      	str	r1, [r7, #8]
 8003f8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f8c:	e034      	b.n	8003ff8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 f83e 	bl	8004010 <I2C_IsAcknowledgeFailed>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e034      	b.n	8004008 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa4:	d028      	beq.n	8003ff8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fa6:	f7fe fa1d 	bl	80023e4 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	68ba      	ldr	r2, [r7, #8]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d302      	bcc.n	8003fbc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d11d      	bne.n	8003ff8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	f003 0304 	and.w	r3, r3, #4
 8003fc6:	2b04      	cmp	r3, #4
 8003fc8:	d016      	beq.n	8003ff8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2220      	movs	r2, #32
 8003fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe4:	f043 0220 	orr.w	r2, r3, #32
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e007      	b.n	8004008 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	f003 0304 	and.w	r3, r3, #4
 8004002:	2b04      	cmp	r3, #4
 8004004:	d1c3      	bne.n	8003f8e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004006:	2300      	movs	r3, #0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3710      	adds	r7, #16
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004022:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004026:	d11b      	bne.n	8004060 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004030:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2220      	movs	r2, #32
 800403c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404c:	f043 0204 	orr.w	r2, r3, #4
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e000      	b.n	8004062 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	370c      	adds	r7, #12
 8004066:	46bd      	mov	sp, r7
 8004068:	bc80      	pop	{r7}
 800406a:	4770      	bx	lr

0800406c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b086      	sub	sp, #24
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d101      	bne.n	800407e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e272      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b00      	cmp	r3, #0
 8004088:	f000 8087 	beq.w	800419a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800408c:	4b92      	ldr	r3, [pc, #584]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f003 030c 	and.w	r3, r3, #12
 8004094:	2b04      	cmp	r3, #4
 8004096:	d00c      	beq.n	80040b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004098:	4b8f      	ldr	r3, [pc, #572]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f003 030c 	and.w	r3, r3, #12
 80040a0:	2b08      	cmp	r3, #8
 80040a2:	d112      	bne.n	80040ca <HAL_RCC_OscConfig+0x5e>
 80040a4:	4b8c      	ldr	r3, [pc, #560]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040b0:	d10b      	bne.n	80040ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040b2:	4b89      	ldr	r3, [pc, #548]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d06c      	beq.n	8004198 <HAL_RCC_OscConfig+0x12c>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d168      	bne.n	8004198 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e24c      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040d2:	d106      	bne.n	80040e2 <HAL_RCC_OscConfig+0x76>
 80040d4:	4b80      	ldr	r3, [pc, #512]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a7f      	ldr	r2, [pc, #508]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80040da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040de:	6013      	str	r3, [r2, #0]
 80040e0:	e02e      	b.n	8004140 <HAL_RCC_OscConfig+0xd4>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d10c      	bne.n	8004104 <HAL_RCC_OscConfig+0x98>
 80040ea:	4b7b      	ldr	r3, [pc, #492]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a7a      	ldr	r2, [pc, #488]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80040f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040f4:	6013      	str	r3, [r2, #0]
 80040f6:	4b78      	ldr	r3, [pc, #480]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a77      	ldr	r2, [pc, #476]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80040fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004100:	6013      	str	r3, [r2, #0]
 8004102:	e01d      	b.n	8004140 <HAL_RCC_OscConfig+0xd4>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800410c:	d10c      	bne.n	8004128 <HAL_RCC_OscConfig+0xbc>
 800410e:	4b72      	ldr	r3, [pc, #456]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a71      	ldr	r2, [pc, #452]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 8004114:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004118:	6013      	str	r3, [r2, #0]
 800411a:	4b6f      	ldr	r3, [pc, #444]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a6e      	ldr	r2, [pc, #440]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 8004120:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004124:	6013      	str	r3, [r2, #0]
 8004126:	e00b      	b.n	8004140 <HAL_RCC_OscConfig+0xd4>
 8004128:	4b6b      	ldr	r3, [pc, #428]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a6a      	ldr	r2, [pc, #424]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 800412e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004132:	6013      	str	r3, [r2, #0]
 8004134:	4b68      	ldr	r3, [pc, #416]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a67      	ldr	r2, [pc, #412]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 800413a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800413e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d013      	beq.n	8004170 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004148:	f7fe f94c 	bl	80023e4 <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004150:	f7fe f948 	bl	80023e4 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b64      	cmp	r3, #100	@ 0x64
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e200      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004162:	4b5d      	ldr	r3, [pc, #372]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d0f0      	beq.n	8004150 <HAL_RCC_OscConfig+0xe4>
 800416e:	e014      	b.n	800419a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004170:	f7fe f938 	bl	80023e4 <HAL_GetTick>
 8004174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004176:	e008      	b.n	800418a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004178:	f7fe f934 	bl	80023e4 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b64      	cmp	r3, #100	@ 0x64
 8004184:	d901      	bls.n	800418a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e1ec      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800418a:	4b53      	ldr	r3, [pc, #332]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1f0      	bne.n	8004178 <HAL_RCC_OscConfig+0x10c>
 8004196:	e000      	b.n	800419a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d063      	beq.n	800426e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041a6:	4b4c      	ldr	r3, [pc, #304]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f003 030c 	and.w	r3, r3, #12
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00b      	beq.n	80041ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80041b2:	4b49      	ldr	r3, [pc, #292]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f003 030c 	and.w	r3, r3, #12
 80041ba:	2b08      	cmp	r3, #8
 80041bc:	d11c      	bne.n	80041f8 <HAL_RCC_OscConfig+0x18c>
 80041be:	4b46      	ldr	r3, [pc, #280]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d116      	bne.n	80041f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ca:	4b43      	ldr	r3, [pc, #268]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0302 	and.w	r3, r3, #2
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d005      	beq.n	80041e2 <HAL_RCC_OscConfig+0x176>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d001      	beq.n	80041e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e1c0      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041e2:	4b3d      	ldr	r3, [pc, #244]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	00db      	lsls	r3, r3, #3
 80041f0:	4939      	ldr	r1, [pc, #228]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041f6:	e03a      	b.n	800426e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d020      	beq.n	8004242 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004200:	4b36      	ldr	r3, [pc, #216]	@ (80042dc <HAL_RCC_OscConfig+0x270>)
 8004202:	2201      	movs	r2, #1
 8004204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004206:	f7fe f8ed 	bl	80023e4 <HAL_GetTick>
 800420a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800420c:	e008      	b.n	8004220 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800420e:	f7fe f8e9 	bl	80023e4 <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	2b02      	cmp	r3, #2
 800421a:	d901      	bls.n	8004220 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e1a1      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004220:	4b2d      	ldr	r3, [pc, #180]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0302 	and.w	r3, r3, #2
 8004228:	2b00      	cmp	r3, #0
 800422a:	d0f0      	beq.n	800420e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800422c:	4b2a      	ldr	r3, [pc, #168]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	695b      	ldr	r3, [r3, #20]
 8004238:	00db      	lsls	r3, r3, #3
 800423a:	4927      	ldr	r1, [pc, #156]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 800423c:	4313      	orrs	r3, r2
 800423e:	600b      	str	r3, [r1, #0]
 8004240:	e015      	b.n	800426e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004242:	4b26      	ldr	r3, [pc, #152]	@ (80042dc <HAL_RCC_OscConfig+0x270>)
 8004244:	2200      	movs	r2, #0
 8004246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004248:	f7fe f8cc 	bl	80023e4 <HAL_GetTick>
 800424c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800424e:	e008      	b.n	8004262 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004250:	f7fe f8c8 	bl	80023e4 <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	2b02      	cmp	r3, #2
 800425c:	d901      	bls.n	8004262 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e180      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004262:	4b1d      	ldr	r3, [pc, #116]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0302 	and.w	r3, r3, #2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1f0      	bne.n	8004250 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0308 	and.w	r3, r3, #8
 8004276:	2b00      	cmp	r3, #0
 8004278:	d03a      	beq.n	80042f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d019      	beq.n	80042b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004282:	4b17      	ldr	r3, [pc, #92]	@ (80042e0 <HAL_RCC_OscConfig+0x274>)
 8004284:	2201      	movs	r2, #1
 8004286:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004288:	f7fe f8ac 	bl	80023e4 <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004290:	f7fe f8a8 	bl	80023e4 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e160      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042a2:	4b0d      	ldr	r3, [pc, #52]	@ (80042d8 <HAL_RCC_OscConfig+0x26c>)
 80042a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0f0      	beq.n	8004290 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80042ae:	2001      	movs	r0, #1
 80042b0:	f000 faba 	bl	8004828 <RCC_Delay>
 80042b4:	e01c      	b.n	80042f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042b6:	4b0a      	ldr	r3, [pc, #40]	@ (80042e0 <HAL_RCC_OscConfig+0x274>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042bc:	f7fe f892 	bl	80023e4 <HAL_GetTick>
 80042c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042c2:	e00f      	b.n	80042e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042c4:	f7fe f88e 	bl	80023e4 <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d908      	bls.n	80042e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e146      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
 80042d6:	bf00      	nop
 80042d8:	40021000 	.word	0x40021000
 80042dc:	42420000 	.word	0x42420000
 80042e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042e4:	4b92      	ldr	r3, [pc, #584]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80042e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1e9      	bne.n	80042c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0304 	and.w	r3, r3, #4
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f000 80a6 	beq.w	800444a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042fe:	2300      	movs	r3, #0
 8004300:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004302:	4b8b      	ldr	r3, [pc, #556]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004304:	69db      	ldr	r3, [r3, #28]
 8004306:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10d      	bne.n	800432a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800430e:	4b88      	ldr	r3, [pc, #544]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004310:	69db      	ldr	r3, [r3, #28]
 8004312:	4a87      	ldr	r2, [pc, #540]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004314:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004318:	61d3      	str	r3, [r2, #28]
 800431a:	4b85      	ldr	r3, [pc, #532]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 800431c:	69db      	ldr	r3, [r3, #28]
 800431e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004322:	60bb      	str	r3, [r7, #8]
 8004324:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004326:	2301      	movs	r3, #1
 8004328:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800432a:	4b82      	ldr	r3, [pc, #520]	@ (8004534 <HAL_RCC_OscConfig+0x4c8>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004332:	2b00      	cmp	r3, #0
 8004334:	d118      	bne.n	8004368 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004336:	4b7f      	ldr	r3, [pc, #508]	@ (8004534 <HAL_RCC_OscConfig+0x4c8>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a7e      	ldr	r2, [pc, #504]	@ (8004534 <HAL_RCC_OscConfig+0x4c8>)
 800433c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004340:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004342:	f7fe f84f 	bl	80023e4 <HAL_GetTick>
 8004346:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004348:	e008      	b.n	800435c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800434a:	f7fe f84b 	bl	80023e4 <HAL_GetTick>
 800434e:	4602      	mov	r2, r0
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	2b64      	cmp	r3, #100	@ 0x64
 8004356:	d901      	bls.n	800435c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e103      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800435c:	4b75      	ldr	r3, [pc, #468]	@ (8004534 <HAL_RCC_OscConfig+0x4c8>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004364:	2b00      	cmp	r3, #0
 8004366:	d0f0      	beq.n	800434a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d106      	bne.n	800437e <HAL_RCC_OscConfig+0x312>
 8004370:	4b6f      	ldr	r3, [pc, #444]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004372:	6a1b      	ldr	r3, [r3, #32]
 8004374:	4a6e      	ldr	r2, [pc, #440]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004376:	f043 0301 	orr.w	r3, r3, #1
 800437a:	6213      	str	r3, [r2, #32]
 800437c:	e02d      	b.n	80043da <HAL_RCC_OscConfig+0x36e>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10c      	bne.n	80043a0 <HAL_RCC_OscConfig+0x334>
 8004386:	4b6a      	ldr	r3, [pc, #424]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	4a69      	ldr	r2, [pc, #420]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 800438c:	f023 0301 	bic.w	r3, r3, #1
 8004390:	6213      	str	r3, [r2, #32]
 8004392:	4b67      	ldr	r3, [pc, #412]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	4a66      	ldr	r2, [pc, #408]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004398:	f023 0304 	bic.w	r3, r3, #4
 800439c:	6213      	str	r3, [r2, #32]
 800439e:	e01c      	b.n	80043da <HAL_RCC_OscConfig+0x36e>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	2b05      	cmp	r3, #5
 80043a6:	d10c      	bne.n	80043c2 <HAL_RCC_OscConfig+0x356>
 80043a8:	4b61      	ldr	r3, [pc, #388]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80043aa:	6a1b      	ldr	r3, [r3, #32]
 80043ac:	4a60      	ldr	r2, [pc, #384]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80043ae:	f043 0304 	orr.w	r3, r3, #4
 80043b2:	6213      	str	r3, [r2, #32]
 80043b4:	4b5e      	ldr	r3, [pc, #376]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	4a5d      	ldr	r2, [pc, #372]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80043ba:	f043 0301 	orr.w	r3, r3, #1
 80043be:	6213      	str	r3, [r2, #32]
 80043c0:	e00b      	b.n	80043da <HAL_RCC_OscConfig+0x36e>
 80043c2:	4b5b      	ldr	r3, [pc, #364]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80043c4:	6a1b      	ldr	r3, [r3, #32]
 80043c6:	4a5a      	ldr	r2, [pc, #360]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80043c8:	f023 0301 	bic.w	r3, r3, #1
 80043cc:	6213      	str	r3, [r2, #32]
 80043ce:	4b58      	ldr	r3, [pc, #352]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80043d0:	6a1b      	ldr	r3, [r3, #32]
 80043d2:	4a57      	ldr	r2, [pc, #348]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80043d4:	f023 0304 	bic.w	r3, r3, #4
 80043d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d015      	beq.n	800440e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043e2:	f7fd ffff 	bl	80023e4 <HAL_GetTick>
 80043e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043e8:	e00a      	b.n	8004400 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ea:	f7fd fffb 	bl	80023e4 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d901      	bls.n	8004400 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e0b1      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004400:	4b4b      	ldr	r3, [pc, #300]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	f003 0302 	and.w	r3, r3, #2
 8004408:	2b00      	cmp	r3, #0
 800440a:	d0ee      	beq.n	80043ea <HAL_RCC_OscConfig+0x37e>
 800440c:	e014      	b.n	8004438 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800440e:	f7fd ffe9 	bl	80023e4 <HAL_GetTick>
 8004412:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004414:	e00a      	b.n	800442c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004416:	f7fd ffe5 	bl	80023e4 <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004424:	4293      	cmp	r3, r2
 8004426:	d901      	bls.n	800442c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e09b      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800442c:	4b40      	ldr	r3, [pc, #256]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 800442e:	6a1b      	ldr	r3, [r3, #32]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1ee      	bne.n	8004416 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004438:	7dfb      	ldrb	r3, [r7, #23]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d105      	bne.n	800444a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800443e:	4b3c      	ldr	r3, [pc, #240]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004440:	69db      	ldr	r3, [r3, #28]
 8004442:	4a3b      	ldr	r2, [pc, #236]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004444:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004448:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	69db      	ldr	r3, [r3, #28]
 800444e:	2b00      	cmp	r3, #0
 8004450:	f000 8087 	beq.w	8004562 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004454:	4b36      	ldr	r3, [pc, #216]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f003 030c 	and.w	r3, r3, #12
 800445c:	2b08      	cmp	r3, #8
 800445e:	d061      	beq.n	8004524 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	69db      	ldr	r3, [r3, #28]
 8004464:	2b02      	cmp	r3, #2
 8004466:	d146      	bne.n	80044f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004468:	4b33      	ldr	r3, [pc, #204]	@ (8004538 <HAL_RCC_OscConfig+0x4cc>)
 800446a:	2200      	movs	r2, #0
 800446c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800446e:	f7fd ffb9 	bl	80023e4 <HAL_GetTick>
 8004472:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004474:	e008      	b.n	8004488 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004476:	f7fd ffb5 	bl	80023e4 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d901      	bls.n	8004488 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e06d      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004488:	4b29      	ldr	r3, [pc, #164]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1f0      	bne.n	8004476 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a1b      	ldr	r3, [r3, #32]
 8004498:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800449c:	d108      	bne.n	80044b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800449e:	4b24      	ldr	r3, [pc, #144]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	4921      	ldr	r1, [pc, #132]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044b0:	4b1f      	ldr	r3, [pc, #124]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a19      	ldr	r1, [r3, #32]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c0:	430b      	orrs	r3, r1
 80044c2:	491b      	ldr	r1, [pc, #108]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004538 <HAL_RCC_OscConfig+0x4cc>)
 80044ca:	2201      	movs	r2, #1
 80044cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ce:	f7fd ff89 	bl	80023e4 <HAL_GetTick>
 80044d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044d4:	e008      	b.n	80044e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044d6:	f7fd ff85 	bl	80023e4 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d901      	bls.n	80044e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80044e4:	2303      	movs	r3, #3
 80044e6:	e03d      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044e8:	4b11      	ldr	r3, [pc, #68]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d0f0      	beq.n	80044d6 <HAL_RCC_OscConfig+0x46a>
 80044f4:	e035      	b.n	8004562 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044f6:	4b10      	ldr	r3, [pc, #64]	@ (8004538 <HAL_RCC_OscConfig+0x4cc>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044fc:	f7fd ff72 	bl	80023e4 <HAL_GetTick>
 8004500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004504:	f7fd ff6e 	bl	80023e4 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b02      	cmp	r3, #2
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e026      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004516:	4b06      	ldr	r3, [pc, #24]	@ (8004530 <HAL_RCC_OscConfig+0x4c4>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1f0      	bne.n	8004504 <HAL_RCC_OscConfig+0x498>
 8004522:	e01e      	b.n	8004562 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	2b01      	cmp	r3, #1
 800452a:	d107      	bne.n	800453c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e019      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
 8004530:	40021000 	.word	0x40021000
 8004534:	40007000 	.word	0x40007000
 8004538:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800453c:	4b0b      	ldr	r3, [pc, #44]	@ (800456c <HAL_RCC_OscConfig+0x500>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a1b      	ldr	r3, [r3, #32]
 800454c:	429a      	cmp	r2, r3
 800454e:	d106      	bne.n	800455e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800455a:	429a      	cmp	r2, r3
 800455c:	d001      	beq.n	8004562 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e000      	b.n	8004564 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004562:	2300      	movs	r3, #0
}
 8004564:	4618      	mov	r0, r3
 8004566:	3718      	adds	r7, #24
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	40021000 	.word	0x40021000

08004570 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d101      	bne.n	8004584 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e0d0      	b.n	8004726 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004584:	4b6a      	ldr	r3, [pc, #424]	@ (8004730 <HAL_RCC_ClockConfig+0x1c0>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0307 	and.w	r3, r3, #7
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d910      	bls.n	80045b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004592:	4b67      	ldr	r3, [pc, #412]	@ (8004730 <HAL_RCC_ClockConfig+0x1c0>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f023 0207 	bic.w	r2, r3, #7
 800459a:	4965      	ldr	r1, [pc, #404]	@ (8004730 <HAL_RCC_ClockConfig+0x1c0>)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	4313      	orrs	r3, r2
 80045a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045a2:	4b63      	ldr	r3, [pc, #396]	@ (8004730 <HAL_RCC_ClockConfig+0x1c0>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0307 	and.w	r3, r3, #7
 80045aa:	683a      	ldr	r2, [r7, #0]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d001      	beq.n	80045b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e0b8      	b.n	8004726 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0302 	and.w	r3, r3, #2
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d020      	beq.n	8004602 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0304 	and.w	r3, r3, #4
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d005      	beq.n	80045d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045cc:	4b59      	ldr	r3, [pc, #356]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	4a58      	ldr	r2, [pc, #352]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 80045d2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80045d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0308 	and.w	r3, r3, #8
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d005      	beq.n	80045f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045e4:	4b53      	ldr	r3, [pc, #332]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	4a52      	ldr	r2, [pc, #328]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 80045ea:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80045ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045f0:	4b50      	ldr	r3, [pc, #320]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	494d      	ldr	r1, [pc, #308]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	2b00      	cmp	r3, #0
 800460c:	d040      	beq.n	8004690 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d107      	bne.n	8004626 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004616:	4b47      	ldr	r3, [pc, #284]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d115      	bne.n	800464e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e07f      	b.n	8004726 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	2b02      	cmp	r3, #2
 800462c:	d107      	bne.n	800463e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800462e:	4b41      	ldr	r3, [pc, #260]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d109      	bne.n	800464e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e073      	b.n	8004726 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800463e:	4b3d      	ldr	r3, [pc, #244]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d101      	bne.n	800464e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e06b      	b.n	8004726 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800464e:	4b39      	ldr	r3, [pc, #228]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f023 0203 	bic.w	r2, r3, #3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	4936      	ldr	r1, [pc, #216]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 800465c:	4313      	orrs	r3, r2
 800465e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004660:	f7fd fec0 	bl	80023e4 <HAL_GetTick>
 8004664:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004666:	e00a      	b.n	800467e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004668:	f7fd febc 	bl	80023e4 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004676:	4293      	cmp	r3, r2
 8004678:	d901      	bls.n	800467e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e053      	b.n	8004726 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800467e:	4b2d      	ldr	r3, [pc, #180]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f003 020c 	and.w	r2, r3, #12
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	429a      	cmp	r2, r3
 800468e:	d1eb      	bne.n	8004668 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004690:	4b27      	ldr	r3, [pc, #156]	@ (8004730 <HAL_RCC_ClockConfig+0x1c0>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0307 	and.w	r3, r3, #7
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	429a      	cmp	r2, r3
 800469c:	d210      	bcs.n	80046c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800469e:	4b24      	ldr	r3, [pc, #144]	@ (8004730 <HAL_RCC_ClockConfig+0x1c0>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f023 0207 	bic.w	r2, r3, #7
 80046a6:	4922      	ldr	r1, [pc, #136]	@ (8004730 <HAL_RCC_ClockConfig+0x1c0>)
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ae:	4b20      	ldr	r3, [pc, #128]	@ (8004730 <HAL_RCC_ClockConfig+0x1c0>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0307 	and.w	r3, r3, #7
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d001      	beq.n	80046c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e032      	b.n	8004726 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0304 	and.w	r3, r3, #4
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d008      	beq.n	80046de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046cc:	4b19      	ldr	r3, [pc, #100]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	4916      	ldr	r1, [pc, #88]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 80046da:	4313      	orrs	r3, r2
 80046dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0308 	and.w	r3, r3, #8
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d009      	beq.n	80046fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80046ea:	4b12      	ldr	r3, [pc, #72]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	00db      	lsls	r3, r3, #3
 80046f8:	490e      	ldr	r1, [pc, #56]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80046fe:	f000 f821 	bl	8004744 <HAL_RCC_GetSysClockFreq>
 8004702:	4602      	mov	r2, r0
 8004704:	4b0b      	ldr	r3, [pc, #44]	@ (8004734 <HAL_RCC_ClockConfig+0x1c4>)
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	091b      	lsrs	r3, r3, #4
 800470a:	f003 030f 	and.w	r3, r3, #15
 800470e:	490a      	ldr	r1, [pc, #40]	@ (8004738 <HAL_RCC_ClockConfig+0x1c8>)
 8004710:	5ccb      	ldrb	r3, [r1, r3]
 8004712:	fa22 f303 	lsr.w	r3, r2, r3
 8004716:	4a09      	ldr	r2, [pc, #36]	@ (800473c <HAL_RCC_ClockConfig+0x1cc>)
 8004718:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800471a:	4b09      	ldr	r3, [pc, #36]	@ (8004740 <HAL_RCC_ClockConfig+0x1d0>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4618      	mov	r0, r3
 8004720:	f7fd fe1e 	bl	8002360 <HAL_InitTick>

  return HAL_OK;
 8004724:	2300      	movs	r3, #0
}
 8004726:	4618      	mov	r0, r3
 8004728:	3710      	adds	r7, #16
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	40022000 	.word	0x40022000
 8004734:	40021000 	.word	0x40021000
 8004738:	0800a698 	.word	0x0800a698
 800473c:	20000000 	.word	0x20000000
 8004740:	20000004 	.word	0x20000004

08004744 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004744:	b480      	push	{r7}
 8004746:	b087      	sub	sp, #28
 8004748:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800474a:	2300      	movs	r3, #0
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	2300      	movs	r3, #0
 8004750:	60bb      	str	r3, [r7, #8]
 8004752:	2300      	movs	r3, #0
 8004754:	617b      	str	r3, [r7, #20]
 8004756:	2300      	movs	r3, #0
 8004758:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800475a:	2300      	movs	r3, #0
 800475c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800475e:	4b1e      	ldr	r3, [pc, #120]	@ (80047d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f003 030c 	and.w	r3, r3, #12
 800476a:	2b04      	cmp	r3, #4
 800476c:	d002      	beq.n	8004774 <HAL_RCC_GetSysClockFreq+0x30>
 800476e:	2b08      	cmp	r3, #8
 8004770:	d003      	beq.n	800477a <HAL_RCC_GetSysClockFreq+0x36>
 8004772:	e027      	b.n	80047c4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004774:	4b19      	ldr	r3, [pc, #100]	@ (80047dc <HAL_RCC_GetSysClockFreq+0x98>)
 8004776:	613b      	str	r3, [r7, #16]
      break;
 8004778:	e027      	b.n	80047ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	0c9b      	lsrs	r3, r3, #18
 800477e:	f003 030f 	and.w	r3, r3, #15
 8004782:	4a17      	ldr	r2, [pc, #92]	@ (80047e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004784:	5cd3      	ldrb	r3, [r2, r3]
 8004786:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d010      	beq.n	80047b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004792:	4b11      	ldr	r3, [pc, #68]	@ (80047d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	0c5b      	lsrs	r3, r3, #17
 8004798:	f003 0301 	and.w	r3, r3, #1
 800479c:	4a11      	ldr	r2, [pc, #68]	@ (80047e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800479e:	5cd3      	ldrb	r3, [r2, r3]
 80047a0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a0d      	ldr	r2, [pc, #52]	@ (80047dc <HAL_RCC_GetSysClockFreq+0x98>)
 80047a6:	fb03 f202 	mul.w	r2, r3, r2
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b0:	617b      	str	r3, [r7, #20]
 80047b2:	e004      	b.n	80047be <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a0c      	ldr	r2, [pc, #48]	@ (80047e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80047b8:	fb02 f303 	mul.w	r3, r2, r3
 80047bc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	613b      	str	r3, [r7, #16]
      break;
 80047c2:	e002      	b.n	80047ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80047c4:	4b05      	ldr	r3, [pc, #20]	@ (80047dc <HAL_RCC_GetSysClockFreq+0x98>)
 80047c6:	613b      	str	r3, [r7, #16]
      break;
 80047c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047ca:	693b      	ldr	r3, [r7, #16]
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	371c      	adds	r7, #28
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bc80      	pop	{r7}
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	40021000 	.word	0x40021000
 80047dc:	007a1200 	.word	0x007a1200
 80047e0:	0800a6b0 	.word	0x0800a6b0
 80047e4:	0800a6c0 	.word	0x0800a6c0
 80047e8:	003d0900 	.word	0x003d0900

080047ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047ec:	b480      	push	{r7}
 80047ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047f0:	4b02      	ldr	r3, [pc, #8]	@ (80047fc <HAL_RCC_GetHCLKFreq+0x10>)
 80047f2:	681b      	ldr	r3, [r3, #0]
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bc80      	pop	{r7}
 80047fa:	4770      	bx	lr
 80047fc:	20000000 	.word	0x20000000

08004800 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004804:	f7ff fff2 	bl	80047ec <HAL_RCC_GetHCLKFreq>
 8004808:	4602      	mov	r2, r0
 800480a:	4b05      	ldr	r3, [pc, #20]	@ (8004820 <HAL_RCC_GetPCLK1Freq+0x20>)
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	0a1b      	lsrs	r3, r3, #8
 8004810:	f003 0307 	and.w	r3, r3, #7
 8004814:	4903      	ldr	r1, [pc, #12]	@ (8004824 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004816:	5ccb      	ldrb	r3, [r1, r3]
 8004818:	fa22 f303 	lsr.w	r3, r2, r3
}
 800481c:	4618      	mov	r0, r3
 800481e:	bd80      	pop	{r7, pc}
 8004820:	40021000 	.word	0x40021000
 8004824:	0800a6a8 	.word	0x0800a6a8

08004828 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004828:	b480      	push	{r7}
 800482a:	b085      	sub	sp, #20
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004830:	4b0a      	ldr	r3, [pc, #40]	@ (800485c <RCC_Delay+0x34>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a0a      	ldr	r2, [pc, #40]	@ (8004860 <RCC_Delay+0x38>)
 8004836:	fba2 2303 	umull	r2, r3, r2, r3
 800483a:	0a5b      	lsrs	r3, r3, #9
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	fb02 f303 	mul.w	r3, r2, r3
 8004842:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004844:	bf00      	nop
  }
  while (Delay --);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	1e5a      	subs	r2, r3, #1
 800484a:	60fa      	str	r2, [r7, #12]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1f9      	bne.n	8004844 <RCC_Delay+0x1c>
}
 8004850:	bf00      	nop
 8004852:	bf00      	nop
 8004854:	3714      	adds	r7, #20
 8004856:	46bd      	mov	sp, r7
 8004858:	bc80      	pop	{r7}
 800485a:	4770      	bx	lr
 800485c:	20000000 	.word	0x20000000
 8004860:	10624dd3 	.word	0x10624dd3

08004864 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800486c:	2300      	movs	r3, #0
 800486e:	613b      	str	r3, [r7, #16]
 8004870:	2300      	movs	r3, #0
 8004872:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0301 	and.w	r3, r3, #1
 800487c:	2b00      	cmp	r3, #0
 800487e:	d07d      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004880:	2300      	movs	r3, #0
 8004882:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004884:	4b4f      	ldr	r3, [pc, #316]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004886:	69db      	ldr	r3, [r3, #28]
 8004888:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10d      	bne.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004890:	4b4c      	ldr	r3, [pc, #304]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004892:	69db      	ldr	r3, [r3, #28]
 8004894:	4a4b      	ldr	r2, [pc, #300]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004896:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800489a:	61d3      	str	r3, [r2, #28]
 800489c:	4b49      	ldr	r3, [pc, #292]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800489e:	69db      	ldr	r3, [r3, #28]
 80048a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048a4:	60bb      	str	r3, [r7, #8]
 80048a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048a8:	2301      	movs	r3, #1
 80048aa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ac:	4b46      	ldr	r3, [pc, #280]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d118      	bne.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048b8:	4b43      	ldr	r3, [pc, #268]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a42      	ldr	r2, [pc, #264]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048c4:	f7fd fd8e 	bl	80023e4 <HAL_GetTick>
 80048c8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ca:	e008      	b.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048cc:	f7fd fd8a 	bl	80023e4 <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b64      	cmp	r3, #100	@ 0x64
 80048d8:	d901      	bls.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e06d      	b.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048de:	4b3a      	ldr	r3, [pc, #232]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d0f0      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048ea:	4b36      	ldr	r3, [pc, #216]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048ec:	6a1b      	ldr	r3, [r3, #32]
 80048ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048f2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d02e      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	429a      	cmp	r2, r3
 8004906:	d027      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004908:	4b2e      	ldr	r3, [pc, #184]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800490a:	6a1b      	ldr	r3, [r3, #32]
 800490c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004910:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004912:	4b2e      	ldr	r3, [pc, #184]	@ (80049cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004914:	2201      	movs	r2, #1
 8004916:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004918:	4b2c      	ldr	r3, [pc, #176]	@ (80049cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800491a:	2200      	movs	r2, #0
 800491c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800491e:	4a29      	ldr	r2, [pc, #164]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b00      	cmp	r3, #0
 800492c:	d014      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800492e:	f7fd fd59 	bl	80023e4 <HAL_GetTick>
 8004932:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004934:	e00a      	b.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004936:	f7fd fd55 	bl	80023e4 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004944:	4293      	cmp	r3, r2
 8004946:	d901      	bls.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004948:	2303      	movs	r3, #3
 800494a:	e036      	b.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800494c:	4b1d      	ldr	r3, [pc, #116]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800494e:	6a1b      	ldr	r3, [r3, #32]
 8004950:	f003 0302 	and.w	r3, r3, #2
 8004954:	2b00      	cmp	r3, #0
 8004956:	d0ee      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004958:	4b1a      	ldr	r3, [pc, #104]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800495a:	6a1b      	ldr	r3, [r3, #32]
 800495c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	4917      	ldr	r1, [pc, #92]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004966:	4313      	orrs	r3, r2
 8004968:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800496a:	7dfb      	ldrb	r3, [r7, #23]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d105      	bne.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004970:	4b14      	ldr	r3, [pc, #80]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004972:	69db      	ldr	r3, [r3, #28]
 8004974:	4a13      	ldr	r2, [pc, #76]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004976:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800497a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d008      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004988:	4b0e      	ldr	r3, [pc, #56]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	490b      	ldr	r1, [pc, #44]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004996:	4313      	orrs	r3, r2
 8004998:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0310 	and.w	r3, r3, #16
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d008      	beq.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049a6:	4b07      	ldr	r3, [pc, #28]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	4904      	ldr	r1, [pc, #16]	@ (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3718      	adds	r7, #24
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	40021000 	.word	0x40021000
 80049c8:	40007000 	.word	0x40007000
 80049cc:	42420440 	.word	0x42420440

080049d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d101      	bne.n	80049e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e041      	b.n	8004a66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d106      	bne.n	80049fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f7fd fb0e 	bl	8002018 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2202      	movs	r2, #2
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	3304      	adds	r3, #4
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	4610      	mov	r0, r2
 8004a10:	f000 fab2 	bl	8004f78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3708      	adds	r7, #8
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b082      	sub	sp, #8
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d101      	bne.n	8004a80 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e041      	b.n	8004b04 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d106      	bne.n	8004a9a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 f839 	bl	8004b0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2202      	movs	r2, #2
 8004a9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	3304      	adds	r3, #4
 8004aaa:	4619      	mov	r1, r3
 8004aac:	4610      	mov	r0, r2
 8004aae:	f000 fa63 	bl	8004f78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2201      	movs	r2, #1
 8004ade:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3708      	adds	r7, #8
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bc80      	pop	{r7}
 8004b1c:	4770      	bx	lr
	...

08004b20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d109      	bne.n	8004b44 <HAL_TIM_PWM_Start+0x24>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	bf14      	ite	ne
 8004b3c:	2301      	movne	r3, #1
 8004b3e:	2300      	moveq	r3, #0
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	e022      	b.n	8004b8a <HAL_TIM_PWM_Start+0x6a>
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	d109      	bne.n	8004b5e <HAL_TIM_PWM_Start+0x3e>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	bf14      	ite	ne
 8004b56:	2301      	movne	r3, #1
 8004b58:	2300      	moveq	r3, #0
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	e015      	b.n	8004b8a <HAL_TIM_PWM_Start+0x6a>
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	2b08      	cmp	r3, #8
 8004b62:	d109      	bne.n	8004b78 <HAL_TIM_PWM_Start+0x58>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	bf14      	ite	ne
 8004b70:	2301      	movne	r3, #1
 8004b72:	2300      	moveq	r3, #0
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	e008      	b.n	8004b8a <HAL_TIM_PWM_Start+0x6a>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	bf14      	ite	ne
 8004b84:	2301      	movne	r3, #1
 8004b86:	2300      	moveq	r3, #0
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d001      	beq.n	8004b92 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e05e      	b.n	8004c50 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d104      	bne.n	8004ba2 <HAL_TIM_PWM_Start+0x82>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ba0:	e013      	b.n	8004bca <HAL_TIM_PWM_Start+0xaa>
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2b04      	cmp	r3, #4
 8004ba6:	d104      	bne.n	8004bb2 <HAL_TIM_PWM_Start+0x92>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2202      	movs	r2, #2
 8004bac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bb0:	e00b      	b.n	8004bca <HAL_TIM_PWM_Start+0xaa>
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2b08      	cmp	r3, #8
 8004bb6:	d104      	bne.n	8004bc2 <HAL_TIM_PWM_Start+0xa2>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2202      	movs	r2, #2
 8004bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bc0:	e003      	b.n	8004bca <HAL_TIM_PWM_Start+0xaa>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2202      	movs	r2, #2
 8004bc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	6839      	ldr	r1, [r7, #0]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f000 fc5c 	bl	8005490 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a1e      	ldr	r2, [pc, #120]	@ (8004c58 <HAL_TIM_PWM_Start+0x138>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d107      	bne.n	8004bf2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bf0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a18      	ldr	r2, [pc, #96]	@ (8004c58 <HAL_TIM_PWM_Start+0x138>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d00e      	beq.n	8004c1a <HAL_TIM_PWM_Start+0xfa>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c04:	d009      	beq.n	8004c1a <HAL_TIM_PWM_Start+0xfa>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a14      	ldr	r2, [pc, #80]	@ (8004c5c <HAL_TIM_PWM_Start+0x13c>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d004      	beq.n	8004c1a <HAL_TIM_PWM_Start+0xfa>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a12      	ldr	r2, [pc, #72]	@ (8004c60 <HAL_TIM_PWM_Start+0x140>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d111      	bne.n	8004c3e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2b06      	cmp	r3, #6
 8004c2a:	d010      	beq.n	8004c4e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f042 0201 	orr.w	r2, r2, #1
 8004c3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c3c:	e007      	b.n	8004c4e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f042 0201 	orr.w	r2, r2, #1
 8004c4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	40012c00 	.word	0x40012c00
 8004c5c:	40000400 	.word	0x40000400
 8004c60:	40000800 	.word	0x40000800

08004c64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c70:	2300      	movs	r3, #0
 8004c72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d101      	bne.n	8004c82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c7e:	2302      	movs	r3, #2
 8004c80:	e0ae      	b.n	8004de0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2201      	movs	r2, #1
 8004c86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b0c      	cmp	r3, #12
 8004c8e:	f200 809f 	bhi.w	8004dd0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c92:	a201      	add	r2, pc, #4	@ (adr r2, 8004c98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c98:	08004ccd 	.word	0x08004ccd
 8004c9c:	08004dd1 	.word	0x08004dd1
 8004ca0:	08004dd1 	.word	0x08004dd1
 8004ca4:	08004dd1 	.word	0x08004dd1
 8004ca8:	08004d0d 	.word	0x08004d0d
 8004cac:	08004dd1 	.word	0x08004dd1
 8004cb0:	08004dd1 	.word	0x08004dd1
 8004cb4:	08004dd1 	.word	0x08004dd1
 8004cb8:	08004d4f 	.word	0x08004d4f
 8004cbc:	08004dd1 	.word	0x08004dd1
 8004cc0:	08004dd1 	.word	0x08004dd1
 8004cc4:	08004dd1 	.word	0x08004dd1
 8004cc8:	08004d8f 	.word	0x08004d8f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68b9      	ldr	r1, [r7, #8]
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 f9be 	bl	8005054 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	699a      	ldr	r2, [r3, #24]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f042 0208 	orr.w	r2, r2, #8
 8004ce6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	699a      	ldr	r2, [r3, #24]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0204 	bic.w	r2, r2, #4
 8004cf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	6999      	ldr	r1, [r3, #24]
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	691a      	ldr	r2, [r3, #16]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	430a      	orrs	r2, r1
 8004d08:	619a      	str	r2, [r3, #24]
      break;
 8004d0a:	e064      	b.n	8004dd6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68b9      	ldr	r1, [r7, #8]
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 fa04 	bl	8005120 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	699a      	ldr	r2, [r3, #24]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	699a      	ldr	r2, [r3, #24]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	6999      	ldr	r1, [r3, #24]
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	021a      	lsls	r2, r3, #8
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	619a      	str	r2, [r3, #24]
      break;
 8004d4c:	e043      	b.n	8004dd6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68b9      	ldr	r1, [r7, #8]
 8004d54:	4618      	mov	r0, r3
 8004d56:	f000 fa4d 	bl	80051f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	69da      	ldr	r2, [r3, #28]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f042 0208 	orr.w	r2, r2, #8
 8004d68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	69da      	ldr	r2, [r3, #28]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f022 0204 	bic.w	r2, r2, #4
 8004d78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	69d9      	ldr	r1, [r3, #28]
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	691a      	ldr	r2, [r3, #16]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	61da      	str	r2, [r3, #28]
      break;
 8004d8c:	e023      	b.n	8004dd6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68b9      	ldr	r1, [r7, #8]
 8004d94:	4618      	mov	r0, r3
 8004d96:	f000 fa97 	bl	80052c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	69da      	ldr	r2, [r3, #28]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004da8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	69da      	ldr	r2, [r3, #28]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004db8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	69d9      	ldr	r1, [r3, #28]
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	021a      	lsls	r2, r3, #8
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	61da      	str	r2, [r3, #28]
      break;
 8004dce:	e002      	b.n	8004dd6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	75fb      	strb	r3, [r7, #23]
      break;
 8004dd4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004dde:	7dfb      	ldrb	r3, [r7, #23]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3718      	adds	r7, #24
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004df2:	2300      	movs	r3, #0
 8004df4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d101      	bne.n	8004e04 <HAL_TIM_ConfigClockSource+0x1c>
 8004e00:	2302      	movs	r3, #2
 8004e02:	e0b4      	b.n	8004f6e <HAL_TIM_ConfigClockSource+0x186>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	68ba      	ldr	r2, [r7, #8]
 8004e32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e3c:	d03e      	beq.n	8004ebc <HAL_TIM_ConfigClockSource+0xd4>
 8004e3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e42:	f200 8087 	bhi.w	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e4a:	f000 8086 	beq.w	8004f5a <HAL_TIM_ConfigClockSource+0x172>
 8004e4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e52:	d87f      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e54:	2b70      	cmp	r3, #112	@ 0x70
 8004e56:	d01a      	beq.n	8004e8e <HAL_TIM_ConfigClockSource+0xa6>
 8004e58:	2b70      	cmp	r3, #112	@ 0x70
 8004e5a:	d87b      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e5c:	2b60      	cmp	r3, #96	@ 0x60
 8004e5e:	d050      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0x11a>
 8004e60:	2b60      	cmp	r3, #96	@ 0x60
 8004e62:	d877      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e64:	2b50      	cmp	r3, #80	@ 0x50
 8004e66:	d03c      	beq.n	8004ee2 <HAL_TIM_ConfigClockSource+0xfa>
 8004e68:	2b50      	cmp	r3, #80	@ 0x50
 8004e6a:	d873      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e6c:	2b40      	cmp	r3, #64	@ 0x40
 8004e6e:	d058      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x13a>
 8004e70:	2b40      	cmp	r3, #64	@ 0x40
 8004e72:	d86f      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e74:	2b30      	cmp	r3, #48	@ 0x30
 8004e76:	d064      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x15a>
 8004e78:	2b30      	cmp	r3, #48	@ 0x30
 8004e7a:	d86b      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e7c:	2b20      	cmp	r3, #32
 8004e7e:	d060      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x15a>
 8004e80:	2b20      	cmp	r3, #32
 8004e82:	d867      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d05c      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x15a>
 8004e88:	2b10      	cmp	r3, #16
 8004e8a:	d05a      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x15a>
 8004e8c:	e062      	b.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e9e:	f000 fad8 	bl	8005452 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004eb0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	609a      	str	r2, [r3, #8]
      break;
 8004eba:	e04f      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ecc:	f000 fac1 	bl	8005452 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689a      	ldr	r2, [r3, #8]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ede:	609a      	str	r2, [r3, #8]
      break;
 8004ee0:	e03c      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eee:	461a      	mov	r2, r3
 8004ef0:	f000 fa38 	bl	8005364 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2150      	movs	r1, #80	@ 0x50
 8004efa:	4618      	mov	r0, r3
 8004efc:	f000 fa8f 	bl	800541e <TIM_ITRx_SetConfig>
      break;
 8004f00:	e02c      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f0e:	461a      	mov	r2, r3
 8004f10:	f000 fa56 	bl	80053c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2160      	movs	r1, #96	@ 0x60
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f000 fa7f 	bl	800541e <TIM_ITRx_SetConfig>
      break;
 8004f20:	e01c      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f2e:	461a      	mov	r2, r3
 8004f30:	f000 fa18 	bl	8005364 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2140      	movs	r1, #64	@ 0x40
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f000 fa6f 	bl	800541e <TIM_ITRx_SetConfig>
      break;
 8004f40:	e00c      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	4610      	mov	r0, r2
 8004f4e:	f000 fa66 	bl	800541e <TIM_ITRx_SetConfig>
      break;
 8004f52:	e003      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	73fb      	strb	r3, [r7, #15]
      break;
 8004f58:	e000      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3710      	adds	r7, #16
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
	...

08004f78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a2f      	ldr	r2, [pc, #188]	@ (8005048 <TIM_Base_SetConfig+0xd0>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d00b      	beq.n	8004fa8 <TIM_Base_SetConfig+0x30>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f96:	d007      	beq.n	8004fa8 <TIM_Base_SetConfig+0x30>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a2c      	ldr	r2, [pc, #176]	@ (800504c <TIM_Base_SetConfig+0xd4>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d003      	beq.n	8004fa8 <TIM_Base_SetConfig+0x30>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a2b      	ldr	r2, [pc, #172]	@ (8005050 <TIM_Base_SetConfig+0xd8>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d108      	bne.n	8004fba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a22      	ldr	r2, [pc, #136]	@ (8005048 <TIM_Base_SetConfig+0xd0>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d00b      	beq.n	8004fda <TIM_Base_SetConfig+0x62>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fc8:	d007      	beq.n	8004fda <TIM_Base_SetConfig+0x62>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a1f      	ldr	r2, [pc, #124]	@ (800504c <TIM_Base_SetConfig+0xd4>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d003      	beq.n	8004fda <TIM_Base_SetConfig+0x62>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a1e      	ldr	r2, [pc, #120]	@ (8005050 <TIM_Base_SetConfig+0xd8>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d108      	bne.n	8004fec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fe0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	68fa      	ldr	r2, [r7, #12]
 8004ffe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	689a      	ldr	r2, [r3, #8]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a0d      	ldr	r2, [pc, #52]	@ (8005048 <TIM_Base_SetConfig+0xd0>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d103      	bne.n	8005020 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	691a      	ldr	r2, [r3, #16]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	f003 0301 	and.w	r3, r3, #1
 800502e:	2b00      	cmp	r3, #0
 8005030:	d005      	beq.n	800503e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	f023 0201 	bic.w	r2, r3, #1
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	611a      	str	r2, [r3, #16]
  }
}
 800503e:	bf00      	nop
 8005040:	3714      	adds	r7, #20
 8005042:	46bd      	mov	sp, r7
 8005044:	bc80      	pop	{r7}
 8005046:	4770      	bx	lr
 8005048:	40012c00 	.word	0x40012c00
 800504c:	40000400 	.word	0x40000400
 8005050:	40000800 	.word	0x40000800

08005054 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005054:	b480      	push	{r7}
 8005056:	b087      	sub	sp, #28
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a1b      	ldr	r3, [r3, #32]
 8005068:	f023 0201 	bic.w	r2, r3, #1
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	699b      	ldr	r3, [r3, #24]
 800507a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f023 0303 	bic.w	r3, r3, #3
 800508a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	4313      	orrs	r3, r2
 8005094:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	f023 0302 	bic.w	r3, r3, #2
 800509c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a1c      	ldr	r2, [pc, #112]	@ (800511c <TIM_OC1_SetConfig+0xc8>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d10c      	bne.n	80050ca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	f023 0308 	bic.w	r3, r3, #8
 80050b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	697a      	ldr	r2, [r7, #20]
 80050be:	4313      	orrs	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	f023 0304 	bic.w	r3, r3, #4
 80050c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a13      	ldr	r2, [pc, #76]	@ (800511c <TIM_OC1_SetConfig+0xc8>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d111      	bne.n	80050f6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80050e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	693a      	ldr	r2, [r7, #16]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	699b      	ldr	r3, [r3, #24]
 80050f0:	693a      	ldr	r2, [r7, #16]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	693a      	ldr	r2, [r7, #16]
 80050fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	685a      	ldr	r2, [r3, #4]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	697a      	ldr	r2, [r7, #20]
 800510e:	621a      	str	r2, [r3, #32]
}
 8005110:	bf00      	nop
 8005112:	371c      	adds	r7, #28
 8005114:	46bd      	mov	sp, r7
 8005116:	bc80      	pop	{r7}
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	40012c00 	.word	0x40012c00

08005120 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005120:	b480      	push	{r7}
 8005122:	b087      	sub	sp, #28
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a1b      	ldr	r3, [r3, #32]
 800512e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	f023 0210 	bic.w	r2, r3, #16
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800514e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005156:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	021b      	lsls	r3, r3, #8
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	4313      	orrs	r3, r2
 8005162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	f023 0320 	bic.w	r3, r3, #32
 800516a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	011b      	lsls	r3, r3, #4
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	4313      	orrs	r3, r2
 8005176:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a1d      	ldr	r2, [pc, #116]	@ (80051f0 <TIM_OC2_SetConfig+0xd0>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d10d      	bne.n	800519c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005186:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	011b      	lsls	r3, r3, #4
 800518e:	697a      	ldr	r2, [r7, #20]
 8005190:	4313      	orrs	r3, r2
 8005192:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800519a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a14      	ldr	r2, [pc, #80]	@ (80051f0 <TIM_OC2_SetConfig+0xd0>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d113      	bne.n	80051cc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80051aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80051b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	695b      	ldr	r3, [r3, #20]
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	693a      	ldr	r2, [r7, #16]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	621a      	str	r2, [r3, #32]
}
 80051e6:	bf00      	nop
 80051e8:	371c      	adds	r7, #28
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bc80      	pop	{r7}
 80051ee:	4770      	bx	lr
 80051f0:	40012c00 	.word	0x40012c00

080051f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b087      	sub	sp, #28
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a1b      	ldr	r3, [r3, #32]
 8005202:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	69db      	ldr	r3, [r3, #28]
 800521a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f023 0303 	bic.w	r3, r3, #3
 800522a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	4313      	orrs	r3, r2
 8005234:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800523c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	021b      	lsls	r3, r3, #8
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	4313      	orrs	r3, r2
 8005248:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a1d      	ldr	r2, [pc, #116]	@ (80052c4 <TIM_OC3_SetConfig+0xd0>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d10d      	bne.n	800526e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005258:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	021b      	lsls	r3, r3, #8
 8005260:	697a      	ldr	r2, [r7, #20]
 8005262:	4313      	orrs	r3, r2
 8005264:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800526c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a14      	ldr	r2, [pc, #80]	@ (80052c4 <TIM_OC3_SetConfig+0xd0>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d113      	bne.n	800529e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800527c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005284:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	695b      	ldr	r3, [r3, #20]
 800528a:	011b      	lsls	r3, r3, #4
 800528c:	693a      	ldr	r2, [r7, #16]
 800528e:	4313      	orrs	r3, r2
 8005290:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	699b      	ldr	r3, [r3, #24]
 8005296:	011b      	lsls	r3, r3, #4
 8005298:	693a      	ldr	r2, [r7, #16]
 800529a:	4313      	orrs	r3, r2
 800529c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	693a      	ldr	r2, [r7, #16]
 80052a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	685a      	ldr	r2, [r3, #4]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	697a      	ldr	r2, [r7, #20]
 80052b6:	621a      	str	r2, [r3, #32]
}
 80052b8:	bf00      	nop
 80052ba:	371c      	adds	r7, #28
 80052bc:	46bd      	mov	sp, r7
 80052be:	bc80      	pop	{r7}
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	40012c00 	.word	0x40012c00

080052c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b087      	sub	sp, #28
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a1b      	ldr	r3, [r3, #32]
 80052d6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a1b      	ldr	r3, [r3, #32]
 80052dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	69db      	ldr	r3, [r3, #28]
 80052ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	021b      	lsls	r3, r3, #8
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	4313      	orrs	r3, r2
 800530a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005312:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	031b      	lsls	r3, r3, #12
 800531a:	693a      	ldr	r2, [r7, #16]
 800531c:	4313      	orrs	r3, r2
 800531e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a0f      	ldr	r2, [pc, #60]	@ (8005360 <TIM_OC4_SetConfig+0x98>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d109      	bne.n	800533c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800532e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	019b      	lsls	r3, r3, #6
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	4313      	orrs	r3, r2
 800533a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	697a      	ldr	r2, [r7, #20]
 8005340:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	685a      	ldr	r2, [r3, #4]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	621a      	str	r2, [r3, #32]
}
 8005356:	bf00      	nop
 8005358:	371c      	adds	r7, #28
 800535a:	46bd      	mov	sp, r7
 800535c:	bc80      	pop	{r7}
 800535e:	4770      	bx	lr
 8005360:	40012c00 	.word	0x40012c00

08005364 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005364:	b480      	push	{r7}
 8005366:	b087      	sub	sp, #28
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	f023 0201 	bic.w	r2, r3, #1
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	699b      	ldr	r3, [r3, #24]
 8005386:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800538e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	011b      	lsls	r3, r3, #4
 8005394:	693a      	ldr	r2, [r7, #16]
 8005396:	4313      	orrs	r3, r2
 8005398:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	f023 030a 	bic.w	r3, r3, #10
 80053a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	693a      	ldr	r2, [r7, #16]
 80053ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	697a      	ldr	r2, [r7, #20]
 80053b4:	621a      	str	r2, [r3, #32]
}
 80053b6:	bf00      	nop
 80053b8:	371c      	adds	r7, #28
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bc80      	pop	{r7}
 80053be:	4770      	bx	lr

080053c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b087      	sub	sp, #28
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6a1b      	ldr	r3, [r3, #32]
 80053d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	f023 0210 	bic.w	r2, r3, #16
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80053ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	031b      	lsls	r3, r3, #12
 80053f0:	693a      	ldr	r2, [r7, #16]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80053fc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	011b      	lsls	r3, r3, #4
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	4313      	orrs	r3, r2
 8005406:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	693a      	ldr	r2, [r7, #16]
 800540c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	697a      	ldr	r2, [r7, #20]
 8005412:	621a      	str	r2, [r3, #32]
}
 8005414:	bf00      	nop
 8005416:	371c      	adds	r7, #28
 8005418:	46bd      	mov	sp, r7
 800541a:	bc80      	pop	{r7}
 800541c:	4770      	bx	lr

0800541e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800541e:	b480      	push	{r7}
 8005420:	b085      	sub	sp, #20
 8005422:	af00      	add	r7, sp, #0
 8005424:	6078      	str	r0, [r7, #4]
 8005426:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005434:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005436:	683a      	ldr	r2, [r7, #0]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	4313      	orrs	r3, r2
 800543c:	f043 0307 	orr.w	r3, r3, #7
 8005440:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	609a      	str	r2, [r3, #8]
}
 8005448:	bf00      	nop
 800544a:	3714      	adds	r7, #20
 800544c:	46bd      	mov	sp, r7
 800544e:	bc80      	pop	{r7}
 8005450:	4770      	bx	lr

08005452 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005452:	b480      	push	{r7}
 8005454:	b087      	sub	sp, #28
 8005456:	af00      	add	r7, sp, #0
 8005458:	60f8      	str	r0, [r7, #12]
 800545a:	60b9      	str	r1, [r7, #8]
 800545c:	607a      	str	r2, [r7, #4]
 800545e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800546c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	021a      	lsls	r2, r3, #8
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	431a      	orrs	r2, r3
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	4313      	orrs	r3, r2
 800547a:	697a      	ldr	r2, [r7, #20]
 800547c:	4313      	orrs	r3, r2
 800547e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	609a      	str	r2, [r3, #8]
}
 8005486:	bf00      	nop
 8005488:	371c      	adds	r7, #28
 800548a:	46bd      	mov	sp, r7
 800548c:	bc80      	pop	{r7}
 800548e:	4770      	bx	lr

08005490 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005490:	b480      	push	{r7}
 8005492:	b087      	sub	sp, #28
 8005494:	af00      	add	r7, sp, #0
 8005496:	60f8      	str	r0, [r7, #12]
 8005498:	60b9      	str	r1, [r7, #8]
 800549a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	f003 031f 	and.w	r3, r3, #31
 80054a2:	2201      	movs	r2, #1
 80054a4:	fa02 f303 	lsl.w	r3, r2, r3
 80054a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6a1a      	ldr	r2, [r3, #32]
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	43db      	mvns	r3, r3
 80054b2:	401a      	ands	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6a1a      	ldr	r2, [r3, #32]
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	f003 031f 	and.w	r3, r3, #31
 80054c2:	6879      	ldr	r1, [r7, #4]
 80054c4:	fa01 f303 	lsl.w	r3, r1, r3
 80054c8:	431a      	orrs	r2, r3
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	621a      	str	r2, [r3, #32]
}
 80054ce:	bf00      	nop
 80054d0:	371c      	adds	r7, #28
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bc80      	pop	{r7}
 80054d6:	4770      	bx	lr

080054d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d101      	bne.n	80054f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80054ec:	2302      	movs	r3, #2
 80054ee:	e046      	b.n	800557e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2202      	movs	r2, #2
 80054fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005516:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	68fa      	ldr	r2, [r7, #12]
 800551e:	4313      	orrs	r3, r2
 8005520:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68fa      	ldr	r2, [r7, #12]
 8005528:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a16      	ldr	r2, [pc, #88]	@ (8005588 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d00e      	beq.n	8005552 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800553c:	d009      	beq.n	8005552 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a12      	ldr	r2, [pc, #72]	@ (800558c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d004      	beq.n	8005552 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a10      	ldr	r2, [pc, #64]	@ (8005590 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d10c      	bne.n	800556c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005558:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	4313      	orrs	r3, r2
 8005562:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3714      	adds	r7, #20
 8005582:	46bd      	mov	sp, r7
 8005584:	bc80      	pop	{r7}
 8005586:	4770      	bx	lr
 8005588:	40012c00 	.word	0x40012c00
 800558c:	40000400 	.word	0x40000400
 8005590:	40000800 	.word	0x40000800

08005594 <_ZN5FuzzyC1Ev>:
 *                      Kannya Leal <kannyal@hotmail.com>
 */
#include "Fuzzy.h"

// CONTRUCTORS
Fuzzy::Fuzzy()
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
{
    // Initializing pointers with NULL
    // FuzzyInput
    this->fuzzyInputs = NULL;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	601a      	str	r2, [r3, #0]
    // FuzzyOutput
    this->fuzzyOutputs = NULL;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	605a      	str	r2, [r3, #4]
    // FuzzyRule
    this->fuzzyRules = NULL;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	609a      	str	r2, [r3, #8]
}
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4618      	mov	r0, r3
 80055b2:	370c      	adds	r7, #12
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bc80      	pop	{r7}
 80055b8:	4770      	bx	lr

080055ba <_ZN5Fuzzy13addFuzzyInputEP10FuzzyInput>:

// PUBLIC METHODS

// Method to include a new FuzzyInput into Fuzzy
bool Fuzzy::addFuzzyInput(FuzzyInput *fuzzyInput)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b084      	sub	sp, #16
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	6039      	str	r1, [r7, #0]
    // auxiliary variable to handle the operation
    fuzzyInputArray *newOne;
    // allocating in memory
    if ((newOne = (fuzzyInputArray *)malloc(sizeof(fuzzyInputArray))) == NULL)
 80055c4:	2008      	movs	r0, #8
 80055c6:	f002 f9e3 	bl	8007990 <malloc>
 80055ca:	4603      	mov	r3, r0
 80055cc:	60bb      	str	r3, [r7, #8]
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	bf0c      	ite	eq
 80055d4:	2301      	moveq	r3, #1
 80055d6:	2300      	movne	r3, #0
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d001      	beq.n	80055e2 <_ZN5Fuzzy13addFuzzyInputEP10FuzzyInput+0x28>
    {
        // return false if in out of memory
        return false;
 80055de:	2300      	movs	r3, #0
 80055e0:	e021      	b.n	8005626 <_ZN5Fuzzy13addFuzzyInputEP10FuzzyInput+0x6c>
    }
    // building the object
    newOne->fuzzyInput = fuzzyInput;
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	683a      	ldr	r2, [r7, #0]
 80055e6:	601a      	str	r2, [r3, #0]
    newOne->next = NULL;
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	2200      	movs	r2, #0
 80055ec:	605a      	str	r2, [r3, #4]
    // if it is the first FuzzyInput, set it as the head
    if (this->fuzzyInputs == NULL)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d103      	bne.n	80055fe <_ZN5Fuzzy13addFuzzyInputEP10FuzzyInput+0x44>
    {
        this->fuzzyInputs = newOne;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	601a      	str	r2, [r3, #0]
 80055fc:	e012      	b.n	8005624 <_ZN5Fuzzy13addFuzzyInputEP10FuzzyInput+0x6a>
    }
    else
    {
        // auxiliary variable to handle the operation
        fuzzyInputArray *aux = this->fuzzyInputs;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	60fb      	str	r3, [r7, #12]
        // find the last element of the array
        while (aux != NULL)
 8005604:	e00b      	b.n	800561e <_ZN5Fuzzy13addFuzzyInputEP10FuzzyInput+0x64>
        {
            if (aux->next == NULL)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d104      	bne.n	8005618 <_ZN5Fuzzy13addFuzzyInputEP10FuzzyInput+0x5e>
            {
                // make the ralations between them
                aux->next = newOne;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	68ba      	ldr	r2, [r7, #8]
 8005612:	605a      	str	r2, [r3, #4]
                return true;
 8005614:	2301      	movs	r3, #1
 8005616:	e006      	b.n	8005626 <_ZN5Fuzzy13addFuzzyInputEP10FuzzyInput+0x6c>
            }
            aux = aux->next;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	60fb      	str	r3, [r7, #12]
        while (aux != NULL)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1f0      	bne.n	8005606 <_ZN5Fuzzy13addFuzzyInputEP10FuzzyInput+0x4c>
        }
    }
    return true;
 8005624:	2301      	movs	r3, #1
}
 8005626:	4618      	mov	r0, r3
 8005628:	3710      	adds	r7, #16
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}

0800562e <_ZN5Fuzzy14addFuzzyOutputEP11FuzzyOutput>:

// Method to include a new FuzzyOutput into Fuzzy
bool Fuzzy::addFuzzyOutput(FuzzyOutput *fuzzyOutput)
{
 800562e:	b580      	push	{r7, lr}
 8005630:	b084      	sub	sp, #16
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
 8005636:	6039      	str	r1, [r7, #0]
    // auxiliary variable to handle the operation
    fuzzyOutputArray *newOne;
    // allocating in memory
    if ((newOne = (fuzzyOutputArray *)malloc(sizeof(fuzzyOutputArray))) == NULL)
 8005638:	2008      	movs	r0, #8
 800563a:	f002 f9a9 	bl	8007990 <malloc>
 800563e:	4603      	mov	r3, r0
 8005640:	60bb      	str	r3, [r7, #8]
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	2b00      	cmp	r3, #0
 8005646:	bf0c      	ite	eq
 8005648:	2301      	moveq	r3, #1
 800564a:	2300      	movne	r3, #0
 800564c:	b2db      	uxtb	r3, r3
 800564e:	2b00      	cmp	r3, #0
 8005650:	d001      	beq.n	8005656 <_ZN5Fuzzy14addFuzzyOutputEP11FuzzyOutput+0x28>
    {
        // return false if in out of memory
        return false;
 8005652:	2300      	movs	r3, #0
 8005654:	e024      	b.n	80056a0 <_ZN5Fuzzy14addFuzzyOutputEP11FuzzyOutput+0x72>
    }
    // building the object
    newOne->fuzzyOutput = fuzzyOutput;
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	683a      	ldr	r2, [r7, #0]
 800565a:	601a      	str	r2, [r3, #0]
    newOne->next = NULL;
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	2200      	movs	r2, #0
 8005660:	605a      	str	r2, [r3, #4]
    // sorting the fuzzyOutput
    fuzzyOutput->order();
 8005662:	6838      	ldr	r0, [r7, #0]
 8005664:	f001 f8c5 	bl	80067f2 <_ZN11FuzzyOutput5orderEv>
    // if it is the first FuzzyOutput, set it as the head
    if (this->fuzzyOutputs == NULL)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d103      	bne.n	8005678 <_ZN5Fuzzy14addFuzzyOutputEP11FuzzyOutput+0x4a>
    {
        this->fuzzyOutputs = newOne;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	605a      	str	r2, [r3, #4]
 8005676:	e012      	b.n	800569e <_ZN5Fuzzy14addFuzzyOutputEP11FuzzyOutput+0x70>
    }
    else
    {
        // auxiliary variable to handle the operation
        fuzzyOutputArray *aux = this->fuzzyOutputs;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	60fb      	str	r3, [r7, #12]
        // find the last element of the array
        while (aux != NULL)
 800567e:	e00b      	b.n	8005698 <_ZN5Fuzzy14addFuzzyOutputEP11FuzzyOutput+0x6a>
        {
            if (aux->next == NULL)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d104      	bne.n	8005692 <_ZN5Fuzzy14addFuzzyOutputEP11FuzzyOutput+0x64>
            {
                // make the ralations between them
                aux->next = newOne;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	68ba      	ldr	r2, [r7, #8]
 800568c:	605a      	str	r2, [r3, #4]
                return true;
 800568e:	2301      	movs	r3, #1
 8005690:	e006      	b.n	80056a0 <_ZN5Fuzzy14addFuzzyOutputEP11FuzzyOutput+0x72>
            }
            aux = aux->next;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	60fb      	str	r3, [r7, #12]
        while (aux != NULL)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1f0      	bne.n	8005680 <_ZN5Fuzzy14addFuzzyOutputEP11FuzzyOutput+0x52>
        }
    }
    return true;
 800569e:	2301      	movs	r3, #1
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3710      	adds	r7, #16
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <_ZN5Fuzzy12addFuzzyRuleEP9FuzzyRule>:

// Method to include a new FuzzyRule into Fuzzy
bool Fuzzy::addFuzzyRule(FuzzyRule *fuzzyRule)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
    // auxiliary variable to handle the operation
    fuzzyRuleArray *newOne;
    // allocating in memory
    if ((newOne = (fuzzyRuleArray *)malloc(sizeof(fuzzyRuleArray))) == NULL)
 80056b2:	2008      	movs	r0, #8
 80056b4:	f002 f96c 	bl	8007990 <malloc>
 80056b8:	4603      	mov	r3, r0
 80056ba:	60bb      	str	r3, [r7, #8]
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	bf0c      	ite	eq
 80056c2:	2301      	moveq	r3, #1
 80056c4:	2300      	movne	r3, #0
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d001      	beq.n	80056d0 <_ZN5Fuzzy12addFuzzyRuleEP9FuzzyRule+0x28>
    {
        // return false if in out of memory
        return false;
 80056cc:	2300      	movs	r3, #0
 80056ce:	e021      	b.n	8005714 <_ZN5Fuzzy12addFuzzyRuleEP9FuzzyRule+0x6c>
    }
    // building the object
    newOne->fuzzyRule = fuzzyRule;
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	601a      	str	r2, [r3, #0]
    newOne->next = NULL;
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	2200      	movs	r2, #0
 80056da:	605a      	str	r2, [r3, #4]
    // if it is the first FuzzyOutput, set it as the head
    if (this->fuzzyRules == NULL)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d103      	bne.n	80056ec <_ZN5Fuzzy12addFuzzyRuleEP9FuzzyRule+0x44>
    {
        this->fuzzyRules = newOne;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	609a      	str	r2, [r3, #8]
 80056ea:	e012      	b.n	8005712 <_ZN5Fuzzy12addFuzzyRuleEP9FuzzyRule+0x6a>
    }
    else
    {
        // auxiliary variable to handle the operation
        fuzzyRuleArray *aux = this->fuzzyRules;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	60fb      	str	r3, [r7, #12]
        // find the last element of the array
        while (aux != NULL)
 80056f2:	e00b      	b.n	800570c <_ZN5Fuzzy12addFuzzyRuleEP9FuzzyRule+0x64>
        {
            if (aux->next == NULL)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d104      	bne.n	8005706 <_ZN5Fuzzy12addFuzzyRuleEP9FuzzyRule+0x5e>
            {
                // make the ralations between them
                aux->next = newOne;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	68ba      	ldr	r2, [r7, #8]
 8005700:	605a      	str	r2, [r3, #4]
                return true;
 8005702:	2301      	movs	r3, #1
 8005704:	e006      	b.n	8005714 <_ZN5Fuzzy12addFuzzyRuleEP9FuzzyRule+0x6c>
            }
            aux = aux->next;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	60fb      	str	r3, [r7, #12]
        while (aux != NULL)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1f0      	bne.n	80056f4 <_ZN5Fuzzy12addFuzzyRuleEP9FuzzyRule+0x4c>
        }
    }
    return true;
 8005712:	2301      	movs	r3, #1
}
 8005714:	4618      	mov	r0, r3
 8005716:	3710      	adds	r7, #16
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <_ZN5Fuzzy8setInputEif>:

// Method to set a crisp value to one FuzzyInput
bool Fuzzy::setInput(int fuzzyInputIndex, float crispValue)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b086      	sub	sp, #24
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	607a      	str	r2, [r7, #4]
    // auxiliary variable to handle the operation
    fuzzyInputArray *aux;
    // instantiate with the first element from array
    aux = this->fuzzyInputs;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	617b      	str	r3, [r7, #20]
    // while not in the end of the array, iterate
    while (aux != NULL)
 800572e:	e018      	b.n	8005762 <_ZN5Fuzzy8setInputEif+0x46>
    {
        // if the FuzzyInput index match with the desired
        if (aux->fuzzyInput->getIndex() == fuzzyInputIndex)
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4618      	mov	r0, r3
 8005736:	f000 fcfc 	bl	8006132 <_ZN7FuzzyIO8getIndexEv>
 800573a:	4602      	mov	r2, r0
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	4293      	cmp	r3, r2
 8005740:	bf0c      	ite	eq
 8005742:	2301      	moveq	r3, #1
 8005744:	2300      	movne	r3, #0
 8005746:	b2db      	uxtb	r3, r3
 8005748:	2b00      	cmp	r3, #0
 800574a:	d007      	beq.n	800575c <_ZN5Fuzzy8setInputEif+0x40>
        {
            // set crisp value for this FuzzyInput and return true
            aux->fuzzyInput->setCrispInput(crispValue);
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6879      	ldr	r1, [r7, #4]
 8005752:	4618      	mov	r0, r3
 8005754:	f000 fcf8 	bl	8006148 <_ZN7FuzzyIO13setCrispInputEf>
            return true;
 8005758:	2301      	movs	r3, #1
 800575a:	e006      	b.n	800576a <_ZN5Fuzzy8setInputEif+0x4e>
        }
        aux = aux->next;
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	617b      	str	r3, [r7, #20]
    while (aux != NULL)
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1e3      	bne.n	8005730 <_ZN5Fuzzy8setInputEif+0x14>
    }
    // if no FuzzyInput was found, return false
    return false;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3718      	adds	r7, #24
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <_ZN5Fuzzy7fuzzifyEv>:

// Method to start the calculate of the result
bool Fuzzy::fuzzify()
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b086      	sub	sp, #24
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
    fuzzyInputArray *fuzzyInputAux;
    fuzzyOutputArray *fuzzyOutputAux;
    fuzzyRuleArray *fuzzyRuleAux;
    // to reset the data of all FuzzyInput and FuzzyOutput objects
    // instantiate with first element of the array
    fuzzyInputAux = this->fuzzyInputs;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	617b      	str	r3, [r7, #20]
    // while not in the end of the array, iterate
    while (fuzzyInputAux != NULL)
 8005780:	e007      	b.n	8005792 <_ZN5Fuzzy7fuzzifyEv+0x20>
    {
        // for each FuzzyInput, reset its data
        fuzzyInputAux->fuzzyInput->resetFuzzySets();
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4618      	mov	r0, r3
 8005788:	f000 fd25 	bl	80061d6 <_ZN7FuzzyIO14resetFuzzySetsEv>
        fuzzyInputAux = fuzzyInputAux->next;
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	617b      	str	r3, [r7, #20]
    while (fuzzyInputAux != NULL)
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d1f4      	bne.n	8005782 <_ZN5Fuzzy7fuzzifyEv+0x10>
    }
    // instantiate with first element of the array
    fuzzyOutputAux = this->fuzzyOutputs;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	613b      	str	r3, [r7, #16]
    // while not in the end of the array, iterate
    while (fuzzyOutputAux != NULL)
 800579e:	e007      	b.n	80057b0 <_ZN5Fuzzy7fuzzifyEv+0x3e>
    {
        // for each FuzzyOutput, reset its data
        fuzzyOutputAux->fuzzyOutput->resetFuzzySets();
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4618      	mov	r0, r3
 80057a6:	f000 fd16 	bl	80061d6 <_ZN7FuzzyIO14resetFuzzySetsEv>
        fuzzyOutputAux = fuzzyOutputAux->next;
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	613b      	str	r3, [r7, #16]
    while (fuzzyOutputAux != NULL)
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1f4      	bne.n	80057a0 <_ZN5Fuzzy7fuzzifyEv+0x2e>
    }
    // to calculate the pertinence of all FuzzyInput objects
    // instantiate with first element of the array
    fuzzyInputAux = this->fuzzyInputs;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	617b      	str	r3, [r7, #20]
    // while not in the end of the array, iterate
    while (fuzzyInputAux != NULL)
 80057bc:	e007      	b.n	80057ce <_ZN5Fuzzy7fuzzifyEv+0x5c>
    {
        // for each FuzzyInput, calculate its pertinence
        fuzzyInputAux->fuzzyInput->calculateFuzzySetPertinences();
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 fd2e 	bl	8006224 <_ZN10FuzzyInput28calculateFuzzySetPertinencesEv>
        fuzzyInputAux = fuzzyInputAux->next;
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	617b      	str	r3, [r7, #20]
    while (fuzzyInputAux != NULL)
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d1f4      	bne.n	80057be <_ZN5Fuzzy7fuzzifyEv+0x4c>
    }
    // to evaluate which rules were triggered
    // instantiate with first element of the array
    fuzzyRuleAux = this->fuzzyRules;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	60fb      	str	r3, [r7, #12]
    // while not in the end of the array, iterate
    while (fuzzyRuleAux != NULL)
 80057da:	e007      	b.n	80057ec <_ZN5Fuzzy7fuzzifyEv+0x7a>
    {
        // for each FuzzyRule, evaluate its expressions
        fuzzyRuleAux->fuzzyRule->evaluateExpression();
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4618      	mov	r0, r3
 80057e2:	f001 f9a2 	bl	8006b2a <_ZN9FuzzyRule18evaluateExpressionEv>
        fuzzyRuleAux = fuzzyRuleAux->next;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	60fb      	str	r3, [r7, #12]
    while (fuzzyRuleAux != NULL)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d1f4      	bne.n	80057dc <_ZN5Fuzzy7fuzzifyEv+0x6a>
    }
    // to truncate the output sets
    // instantiate with first element of the array
    fuzzyOutputAux = this->fuzzyOutputs;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	613b      	str	r3, [r7, #16]
    // while not in the end of the array, iterate
    while (fuzzyOutputAux != NULL)
 80057f8:	e007      	b.n	800580a <_ZN5Fuzzy7fuzzifyEv+0x98>
    {
        // for each FuzzyOutput, truncate the result
        fuzzyOutputAux->fuzzyOutput->truncate();
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4618      	mov	r0, r3
 8005800:	f000 fd44 	bl	800628c <_ZN11FuzzyOutput8truncateEv>
        fuzzyOutputAux = fuzzyOutputAux->next;
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	613b      	str	r3, [r7, #16]
    while (fuzzyOutputAux != NULL)
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d1f4      	bne.n	80057fa <_ZN5Fuzzy7fuzzifyEv+0x88>
    }
    return true;
 8005810:	2301      	movs	r3, #1
}
 8005812:	4618      	mov	r0, r3
 8005814:	3718      	adds	r7, #24
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <_ZN5Fuzzy9defuzzifyEi>:
    return false;
}

// Method to retrieve the result of the process for one specific FuzzyOutput
float Fuzzy::defuzzify(int fuzzyOutputIndex)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b084      	sub	sp, #16
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
 8005822:	6039      	str	r1, [r7, #0]
    // auxiliary variable to handle the operation
    fuzzyOutputArray *aux;
    // instantiate with first element of the array
    aux = this->fuzzyOutputs;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	60fb      	str	r3, [r7, #12]
    // while not in the end of the array, iterate
    while (aux != NULL)
 800582a:	e017      	b.n	800585c <_ZN5Fuzzy9defuzzifyEi+0x42>
    {
        // if the FuzzyOutput index match with the desired
        if (aux->fuzzyOutput->getIndex() == fuzzyOutputIndex)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4618      	mov	r0, r3
 8005832:	f000 fc7e 	bl	8006132 <_ZN7FuzzyIO8getIndexEv>
 8005836:	4602      	mov	r2, r0
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	4293      	cmp	r3, r2
 800583c:	bf0c      	ite	eq
 800583e:	2301      	moveq	r3, #1
 8005840:	2300      	movne	r3, #0
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b00      	cmp	r3, #0
 8005846:	d006      	beq.n	8005856 <_ZN5Fuzzy9defuzzifyEi+0x3c>
        {
            // return the calculated result
            return aux->fuzzyOutput->getCrispOutput();
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4618      	mov	r0, r3
 800584e:	f000 ffc2 	bl	80067d6 <_ZN11FuzzyOutput14getCrispOutputEv>
 8005852:	4603      	mov	r3, r0
 8005854:	e007      	b.n	8005866 <_ZN5Fuzzy9defuzzifyEi+0x4c>
        }
        aux = aux->next;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	60fb      	str	r3, [r7, #12]
    while (aux != NULL)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1e4      	bne.n	800582c <_ZN5Fuzzy9defuzzifyEi+0x12>
    }
    return 0;
 8005862:	f04f 0300 	mov.w	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3710      	adds	r7, #16
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}

0800586e <_ZN16FuzzyCompositionC1Ev>:
 */
#include "FuzzyComposition.h"
#include <math.h>

// CONTRUCTORS
FuzzyComposition::FuzzyComposition()
 800586e:	b480      	push	{r7}
 8005870:	b083      	sub	sp, #12
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
{
    this->points = NULL;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	601a      	str	r2, [r3, #0]
}
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	4618      	mov	r0, r3
 8005880:	370c      	adds	r7, #12
 8005882:	46bd      	mov	sp, r7
 8005884:	bc80      	pop	{r7}
 8005886:	4770      	bx	lr

08005888 <_ZN16FuzzyComposition8addPointEff>:
    this->cleanPoints(this->points);
}

// Method to include a new pointsArray struct into FuzzyComposition
bool FuzzyComposition::addPoint(float point, float pertinence)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b086      	sub	sp, #24
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
    // auxiliary variable to handle the operation
    pointsArray *newOne;
    // allocating in memory
    if ((newOne = (pointsArray *)malloc(sizeof(pointsArray))) == NULL)
 8005894:	2010      	movs	r0, #16
 8005896:	f002 f87b 	bl	8007990 <malloc>
 800589a:	4603      	mov	r3, r0
 800589c:	613b      	str	r3, [r7, #16]
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	bf0c      	ite	eq
 80058a4:	2301      	moveq	r3, #1
 80058a6:	2300      	movne	r3, #0
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d001      	beq.n	80058b2 <_ZN16FuzzyComposition8addPointEff+0x2a>
    {
        // return false if in out of memory
        return false;
 80058ae:	2300      	movs	r3, #0
 80058b0:	e02a      	b.n	8005908 <_ZN16FuzzyComposition8addPointEff+0x80>
    }
    // populate the struct
    newOne->previous = NULL;
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	2200      	movs	r2, #0
 80058b6:	601a      	str	r2, [r3, #0]
    newOne->point = point;
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	68ba      	ldr	r2, [r7, #8]
 80058bc:	605a      	str	r2, [r3, #4]
    newOne->pertinence = pertinence;
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	609a      	str	r2, [r3, #8]
    newOne->next = NULL;
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	2200      	movs	r2, #0
 80058c8:	60da      	str	r2, [r3, #12]
    // if it is the first pointsArray, set it as the head
    if (this->points == NULL)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d103      	bne.n	80058da <_ZN16FuzzyComposition8addPointEff+0x52>
    {
        this->points = newOne;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	693a      	ldr	r2, [r7, #16]
 80058d6:	601a      	str	r2, [r3, #0]
 80058d8:	e015      	b.n	8005906 <_ZN16FuzzyComposition8addPointEff+0x7e>
    }
    else
    {
        // auxiliary variable to handle the operation
        pointsArray *aux = this->points;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	617b      	str	r3, [r7, #20]
        // find the last element of the array
        while (aux != NULL)
 80058e0:	e00e      	b.n	8005900 <_ZN16FuzzyComposition8addPointEff+0x78>
        {
            if (aux->next == NULL)
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	68db      	ldr	r3, [r3, #12]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d107      	bne.n	80058fa <_ZN16FuzzyComposition8addPointEff+0x72>
            {
                // make the relations between them
                newOne->previous = aux;
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	697a      	ldr	r2, [r7, #20]
 80058ee:	601a      	str	r2, [r3, #0]
                aux->next = newOne;
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	693a      	ldr	r2, [r7, #16]
 80058f4:	60da      	str	r2, [r3, #12]
                return true;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e006      	b.n	8005908 <_ZN16FuzzyComposition8addPointEff+0x80>
            }
            aux = aux->next;
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	617b      	str	r3, [r7, #20]
        while (aux != NULL)
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1ed      	bne.n	80058e2 <_ZN16FuzzyComposition8addPointEff+0x5a>
        }
    }
    return true;
 8005906:	2301      	movs	r3, #1
}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <_ZN16FuzzyComposition5buildEv>:
    return false;
}

// Method to iterate over the pointsArray, detect possible intersections and sent these points for "correction"
bool FuzzyComposition::build()
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b086      	sub	sp, #24
 8005914:	af02      	add	r7, sp, #8
 8005916:	6078      	str	r0, [r7, #4]
    // auxiliary variable to handle the operation, instantiate with the first element from array
    pointsArray *aux = this->points;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	60fb      	str	r3, [r7, #12]
    // while not in the end of the array, iterate
    while (aux != NULL)
 800591e:	e037      	b.n	8005990 <_ZN16FuzzyComposition5buildEv+0x80>
    {
        // another auxiliary variable to handle the operation
        pointsArray *temp = aux;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	60bb      	str	r3, [r7, #8]
        // while not in the beginning of the array, iterate
        while (temp->previous != NULL)
 8005924:	e00d      	b.n	8005942 <_ZN16FuzzyComposition5buildEv+0x32>
        {
            // if the previous point is greater then the current
            if (aux->point < temp->point)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	685a      	ldr	r2, [r3, #4]
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	4619      	mov	r1, r3
 8005930:	4610      	mov	r0, r2
 8005932:	f7fb fba5 	bl	8001080 <__aeabi_fcmplt>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d107      	bne.n	800594c <_ZN16FuzzyComposition5buildEv+0x3c>
            {
                // if yes, break an use this point
                break;
            }
            temp = temp->previous;
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	60bb      	str	r3, [r7, #8]
        while (temp->previous != NULL)
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1ed      	bne.n	8005926 <_ZN16FuzzyComposition5buildEv+0x16>
 800594a:	e01a      	b.n	8005982 <_ZN16FuzzyComposition5buildEv+0x72>
                break;
 800594c:	bf00      	nop
        }
        // iterate over the previous pointsArray
        while (temp->previous != NULL)
 800594e:	e018      	b.n	8005982 <_ZN16FuzzyComposition5buildEv+0x72>
        {
            // if previous of previous point is not NULL, and some intersection was fixed by rebuild
            if (this->rebuild(aux, aux->next, temp, temp->previous) == true)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	68da      	ldr	r2, [r3, #12]
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	9300      	str	r3, [sp, #0]
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	68f9      	ldr	r1, [r7, #12]
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 fa32 	bl	8005dc8 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_>
 8005964:	4603      	mov	r3, r0
 8005966:	2b01      	cmp	r3, #1
 8005968:	bf0c      	ite	eq
 800596a:	2301      	moveq	r3, #1
 800596c:	2300      	movne	r3, #0
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b00      	cmp	r3, #0
 8005972:	d003      	beq.n	800597c <_ZN16FuzzyComposition5buildEv+0x6c>
            {
                // move the first auxiliary to beginning of the array for a new validation, and breaks
                aux = this->points;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	60fb      	str	r3, [r7, #12]
                break;
 800597a:	e006      	b.n	800598a <_ZN16FuzzyComposition5buildEv+0x7a>
            }
            temp = temp->previous;
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	60bb      	str	r3, [r7, #8]
        while (temp->previous != NULL)
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d1e2      	bne.n	8005950 <_ZN16FuzzyComposition5buildEv+0x40>
        }
        aux = aux->next;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	60fb      	str	r3, [r7, #12]
    while (aux != NULL)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1c4      	bne.n	8005920 <_ZN16FuzzyComposition5buildEv+0x10>
    }
    return true;
 8005996:	2301      	movs	r3, #1
}
 8005998:	4618      	mov	r0, r3
 800599a:	3710      	adds	r7, #16
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <_ZN16FuzzyComposition9calculateEv>:

// Method to calculate the center of the area of this FuzzyComposition
float FuzzyComposition::calculate()
{
 80059a0:	b5b0      	push	{r4, r5, r7, lr}
 80059a2:	b088      	sub	sp, #32
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
    // auxiliary variable to handle the operation, instantiate with the first element from array
    pointsArray *aux = this->points;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	61fb      	str	r3, [r7, #28]
    float numerator = 0.0;
 80059ae:	f04f 0300 	mov.w	r3, #0
 80059b2:	61bb      	str	r3, [r7, #24]
    float denominator = 0.0;
 80059b4:	f04f 0300 	mov.w	r3, #0
 80059b8:	617b      	str	r3, [r7, #20]
    // while not in the end of the array, iterate
    while (aux != NULL && aux->next != NULL)
 80059ba:	e1bd      	b.n	8005d38 <_ZN16FuzzyComposition9calculateEv+0x398>
    {
        float area = 0.0;
 80059bc:	f04f 0300 	mov.w	r3, #0
 80059c0:	613b      	str	r3, [r7, #16]
        float middle = 0.0;
 80059c2:	f04f 0300 	mov.w	r3, #0
 80059c6:	60fb      	str	r3, [r7, #12]
        // if it is a singleton
        if (aux->pertinence != aux->next->pertinence && aux->point == aux->next->point)
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	689a      	ldr	r2, [r3, #8]
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	4619      	mov	r1, r3
 80059d4:	4610      	mov	r0, r2
 80059d6:	f7fb fb49 	bl	800106c <__aeabi_fcmpeq>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d11d      	bne.n	8005a1c <_ZN16FuzzyComposition9calculateEv+0x7c>
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	685a      	ldr	r2, [r3, #4]
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	4619      	mov	r1, r3
 80059ec:	4610      	mov	r0, r2
 80059ee:	f7fb fb3d 	bl	800106c <__aeabi_fcmpeq>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d011      	beq.n	8005a1c <_ZN16FuzzyComposition9calculateEv+0x7c>
        {
            // enter in all points of singleton, but calculate only once
            if (aux->pertinence > 0.0)
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f04f 0100 	mov.w	r1, #0
 8005a00:	4618      	mov	r0, r3
 8005a02:	f7fb fb5b 	bl	80010bc <__aeabi_fcmpgt>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	f000 8181 	beq.w	8005d10 <_ZN16FuzzyComposition9calculateEv+0x370>
            {
                area = aux->pertinence;
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	613b      	str	r3, [r7, #16]
                middle = aux->point;
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	60fb      	str	r3, [r7, #12]
            if (aux->pertinence > 0.0)
 8005a1a:	e179      	b.n	8005d10 <_ZN16FuzzyComposition9calculateEv+0x370>
            }
        }
        // if a triangle (Not properly a membership function)
        else if (aux->pertinence == 0.0 || aux->next->pertinence == 0.0)
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	f04f 0100 	mov.w	r1, #0
 8005a24:	4618      	mov	r0, r3
 8005a26:	f7fb fb21 	bl	800106c <__aeabi_fcmpeq>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10b      	bne.n	8005a48 <_ZN16FuzzyComposition9calculateEv+0xa8>
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	f04f 0100 	mov.w	r1, #0
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f7fb fb16 	bl	800106c <__aeabi_fcmpeq>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	f000 8088 	beq.w	8005b58 <_ZN16FuzzyComposition9calculateEv+0x1b8>
        {
            float pertinence;
            if (aux->pertinence > 0.0)
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	f04f 0100 	mov.w	r1, #0
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7fb fb33 	bl	80010bc <__aeabi_fcmpgt>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d003      	beq.n	8005a64 <_ZN16FuzzyComposition9calculateEv+0xc4>
            {
                pertinence = aux->pertinence;
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	60bb      	str	r3, [r7, #8]
 8005a62:	e003      	b.n	8005a6c <_ZN16FuzzyComposition9calculateEv+0xcc>
            }
            else
            {
                pertinence = aux->next->pertinence;
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	60bb      	str	r3, [r7, #8]
            }
            area = ((aux->next->point - aux->point) * pertinence) / 2.0;
 8005a6c:	69fb      	ldr	r3, [r7, #28]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	685a      	ldr	r2, [r3, #4]
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	4619      	mov	r1, r3
 8005a78:	4610      	mov	r0, r2
 8005a7a:	f7fb f859 	bl	8000b30 <__aeabi_fsub>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	68b9      	ldr	r1, [r7, #8]
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7fb f95e 	bl	8000d44 <__aeabi_fmul>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f7fb fa0c 	bl	8000eac <__aeabi_fdiv>
 8005a94:	4603      	mov	r3, r0
 8005a96:	613b      	str	r3, [r7, #16]
            if (aux->pertinence < aux->next->pertinence)
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	689a      	ldr	r2, [r3, #8]
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	4610      	mov	r0, r2
 8005aa6:	f7fb faeb 	bl	8001080 <__aeabi_fcmplt>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d029      	beq.n	8005b04 <_ZN16FuzzyComposition9calculateEv+0x164>
            {
                middle = ((aux->next->point - aux->point) / 1.5) + aux->point;
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	685a      	ldr	r2, [r3, #4]
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	4619      	mov	r1, r3
 8005abc:	4610      	mov	r0, r2
 8005abe:	f7fb f837 	bl	8000b30 <__aeabi_fsub>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f7fa fcaf 	bl	8000428 <__aeabi_f2d>
 8005aca:	f04f 0200 	mov.w	r2, #0
 8005ace:	4ba8      	ldr	r3, [pc, #672]	@ (8005d70 <_ZN16FuzzyComposition9calculateEv+0x3d0>)
 8005ad0:	f7fa fe2c 	bl	800072c <__aeabi_ddiv>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	4614      	mov	r4, r2
 8005ada:	461d      	mov	r5, r3
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f7fa fca1 	bl	8000428 <__aeabi_f2d>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	460b      	mov	r3, r1
 8005aea:	4620      	mov	r0, r4
 8005aec:	4629      	mov	r1, r5
 8005aee:	f7fa fb3d 	bl	800016c <__adddf3>
 8005af2:	4602      	mov	r2, r0
 8005af4:	460b      	mov	r3, r1
 8005af6:	4610      	mov	r0, r2
 8005af8:	4619      	mov	r1, r3
 8005afa:	f7fa ffc5 	bl	8000a88 <__aeabi_d2f>
 8005afe:	4603      	mov	r3, r0
 8005b00:	60fb      	str	r3, [r7, #12]
            }
            else
            {
                middle = ((aux->next->point - aux->point) / 3.0) + aux->point;
            }
        }
 8005b02:	e105      	b.n	8005d10 <_ZN16FuzzyComposition9calculateEv+0x370>
                middle = ((aux->next->point - aux->point) / 3.0) + aux->point;
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	685a      	ldr	r2, [r3, #4]
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	4619      	mov	r1, r3
 8005b10:	4610      	mov	r0, r2
 8005b12:	f7fb f80d 	bl	8000b30 <__aeabi_fsub>
 8005b16:	4603      	mov	r3, r0
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f7fa fc85 	bl	8000428 <__aeabi_f2d>
 8005b1e:	f04f 0200 	mov.w	r2, #0
 8005b22:	4b94      	ldr	r3, [pc, #592]	@ (8005d74 <_ZN16FuzzyComposition9calculateEv+0x3d4>)
 8005b24:	f7fa fe02 	bl	800072c <__aeabi_ddiv>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	4614      	mov	r4, r2
 8005b2e:	461d      	mov	r5, r3
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	4618      	mov	r0, r3
 8005b36:	f7fa fc77 	bl	8000428 <__aeabi_f2d>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	4620      	mov	r0, r4
 8005b40:	4629      	mov	r1, r5
 8005b42:	f7fa fb13 	bl	800016c <__adddf3>
 8005b46:	4602      	mov	r2, r0
 8005b48:	460b      	mov	r3, r1
 8005b4a:	4610      	mov	r0, r2
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	f7fa ff9b 	bl	8000a88 <__aeabi_d2f>
 8005b52:	4603      	mov	r3, r0
 8005b54:	60fb      	str	r3, [r7, #12]
        }
 8005b56:	e0db      	b.n	8005d10 <_ZN16FuzzyComposition9calculateEv+0x370>
        // else if a square (Not properly a membership function)
        else if ((aux->pertinence > 0.0 && aux->next->pertinence > 0.0) && aux->pertinence == aux->next->pertinence)
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	f04f 0100 	mov.w	r1, #0
 8005b60:	4618      	mov	r0, r3
 8005b62:	f7fb faab 	bl	80010bc <__aeabi_fcmpgt>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d054      	beq.n	8005c16 <_ZN16FuzzyComposition9calculateEv+0x276>
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	f04f 0100 	mov.w	r1, #0
 8005b76:	4618      	mov	r0, r3
 8005b78:	f7fb faa0 	bl	80010bc <__aeabi_fcmpgt>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d049      	beq.n	8005c16 <_ZN16FuzzyComposition9calculateEv+0x276>
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	689a      	ldr	r2, [r3, #8]
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	68db      	ldr	r3, [r3, #12]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	4610      	mov	r0, r2
 8005b90:	f7fb fa6c 	bl	800106c <__aeabi_fcmpeq>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d03d      	beq.n	8005c16 <_ZN16FuzzyComposition9calculateEv+0x276>
        {
            area = (aux->next->point - aux->point) * aux->pertinence;
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	4610      	mov	r0, r2
 8005ba8:	f7fa ffc2 	bl	8000b30 <__aeabi_fsub>
 8005bac:	4603      	mov	r3, r0
 8005bae:	461a      	mov	r2, r3
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	4619      	mov	r1, r3
 8005bb6:	4610      	mov	r0, r2
 8005bb8:	f7fb f8c4 	bl	8000d44 <__aeabi_fmul>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	613b      	str	r3, [r7, #16]
            middle = ((aux->next->point - aux->point) / 2.0) + aux->point;
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	4619      	mov	r1, r3
 8005bcc:	4610      	mov	r0, r2
 8005bce:	f7fa ffaf 	bl	8000b30 <__aeabi_fsub>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f7fa fc27 	bl	8000428 <__aeabi_f2d>
 8005bda:	f04f 0200 	mov.w	r2, #0
 8005bde:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005be2:	f7fa fda3 	bl	800072c <__aeabi_ddiv>
 8005be6:	4602      	mov	r2, r0
 8005be8:	460b      	mov	r3, r1
 8005bea:	4614      	mov	r4, r2
 8005bec:	461d      	mov	r5, r3
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f7fa fc18 	bl	8000428 <__aeabi_f2d>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	4620      	mov	r0, r4
 8005bfe:	4629      	mov	r1, r5
 8005c00:	f7fa fab4 	bl	800016c <__adddf3>
 8005c04:	4602      	mov	r2, r0
 8005c06:	460b      	mov	r3, r1
 8005c08:	4610      	mov	r0, r2
 8005c0a:	4619      	mov	r1, r3
 8005c0c:	f7fa ff3c 	bl	8000a88 <__aeabi_d2f>
 8005c10:	4603      	mov	r3, r0
 8005c12:	60fb      	str	r3, [r7, #12]
 8005c14:	e07c      	b.n	8005d10 <_ZN16FuzzyComposition9calculateEv+0x370>
        }
        // else if a trapeze (Not properly a membership function)
        else if ((aux->pertinence > 0.0 && aux->next->pertinence > 0.0) && aux->pertinence != aux->next->pertinence)
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f04f 0100 	mov.w	r1, #0
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f7fb fa4c 	bl	80010bc <__aeabi_fcmpgt>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d072      	beq.n	8005d10 <_ZN16FuzzyComposition9calculateEv+0x370>
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	f04f 0100 	mov.w	r1, #0
 8005c34:	4618      	mov	r0, r3
 8005c36:	f7fb fa41 	bl	80010bc <__aeabi_fcmpgt>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d067      	beq.n	8005d10 <_ZN16FuzzyComposition9calculateEv+0x370>
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	689a      	ldr	r2, [r3, #8]
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	4610      	mov	r0, r2
 8005c4e:	f7fb fa0d 	bl	800106c <__aeabi_fcmpeq>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d15b      	bne.n	8005d10 <_ZN16FuzzyComposition9calculateEv+0x370>
        {
            area = ((aux->pertinence + aux->next->pertinence) / 2.0) * (aux->next->point - aux->point);
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	689a      	ldr	r2, [r3, #8]
 8005c5c:	69fb      	ldr	r3, [r7, #28]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	4619      	mov	r1, r3
 8005c64:	4610      	mov	r0, r2
 8005c66:	f7fa ff65 	bl	8000b34 <__addsf3>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f7fa fbdb 	bl	8000428 <__aeabi_f2d>
 8005c72:	f04f 0200 	mov.w	r2, #0
 8005c76:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005c7a:	f7fa fd57 	bl	800072c <__aeabi_ddiv>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	460b      	mov	r3, r1
 8005c82:	4614      	mov	r4, r2
 8005c84:	461d      	mov	r5, r3
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	685a      	ldr	r2, [r3, #4]
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	4619      	mov	r1, r3
 8005c92:	4610      	mov	r0, r2
 8005c94:	f7fa ff4c 	bl	8000b30 <__aeabi_fsub>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7fa fbc4 	bl	8000428 <__aeabi_f2d>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	460b      	mov	r3, r1
 8005ca4:	4620      	mov	r0, r4
 8005ca6:	4629      	mov	r1, r5
 8005ca8:	f7fa fc16 	bl	80004d8 <__aeabi_dmul>
 8005cac:	4602      	mov	r2, r0
 8005cae:	460b      	mov	r3, r1
 8005cb0:	4610      	mov	r0, r2
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	f7fa fee8 	bl	8000a88 <__aeabi_d2f>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	613b      	str	r3, [r7, #16]
            middle = ((aux->next->point - aux->point) / 2.0) + aux->point;
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	685a      	ldr	r2, [r3, #4]
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	4610      	mov	r0, r2
 8005cca:	f7fa ff31 	bl	8000b30 <__aeabi_fsub>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f7fa fba9 	bl	8000428 <__aeabi_f2d>
 8005cd6:	f04f 0200 	mov.w	r2, #0
 8005cda:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005cde:	f7fa fd25 	bl	800072c <__aeabi_ddiv>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	4614      	mov	r4, r2
 8005ce8:	461d      	mov	r5, r3
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f7fa fb9a 	bl	8000428 <__aeabi_f2d>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	460b      	mov	r3, r1
 8005cf8:	4620      	mov	r0, r4
 8005cfa:	4629      	mov	r1, r5
 8005cfc:	f7fa fa36 	bl	800016c <__adddf3>
 8005d00:	4602      	mov	r2, r0
 8005d02:	460b      	mov	r3, r1
 8005d04:	4610      	mov	r0, r2
 8005d06:	4619      	mov	r1, r3
 8005d08:	f7fa febe 	bl	8000a88 <__aeabi_d2f>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	60fb      	str	r3, [r7, #12]
        }
        numerator += middle * area;
 8005d10:	6939      	ldr	r1, [r7, #16]
 8005d12:	68f8      	ldr	r0, [r7, #12]
 8005d14:	f7fb f816 	bl	8000d44 <__aeabi_fmul>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	69b8      	ldr	r0, [r7, #24]
 8005d1e:	f7fa ff09 	bl	8000b34 <__addsf3>
 8005d22:	4603      	mov	r3, r0
 8005d24:	61bb      	str	r3, [r7, #24]
        denominator += area;
 8005d26:	6939      	ldr	r1, [r7, #16]
 8005d28:	6978      	ldr	r0, [r7, #20]
 8005d2a:	f7fa ff03 	bl	8000b34 <__addsf3>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	617b      	str	r3, [r7, #20]
        aux = aux->next;
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	61fb      	str	r3, [r7, #28]
    while (aux != NULL && aux->next != NULL)
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d004      	beq.n	8005d48 <_ZN16FuzzyComposition9calculateEv+0x3a8>
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	f47f ae3a 	bne.w	80059bc <_ZN16FuzzyComposition9calculateEv+0x1c>
    }
    // avoiding zero division
    if (denominator == 0.0)
 8005d48:	f04f 0100 	mov.w	r1, #0
 8005d4c:	6978      	ldr	r0, [r7, #20]
 8005d4e:	f7fb f98d 	bl	800106c <__aeabi_fcmpeq>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d002      	beq.n	8005d5e <_ZN16FuzzyComposition9calculateEv+0x3be>
    {
        return 0.0;
 8005d58:	f04f 0300 	mov.w	r3, #0
 8005d5c:	e004      	b.n	8005d68 <_ZN16FuzzyComposition9calculateEv+0x3c8>
    }
    else
    {
        return numerator / denominator;
 8005d5e:	6979      	ldr	r1, [r7, #20]
 8005d60:	69b8      	ldr	r0, [r7, #24]
 8005d62:	f7fb f8a3 	bl	8000eac <__aeabi_fdiv>
 8005d66:	4603      	mov	r3, r0
    }
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3720      	adds	r7, #32
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bdb0      	pop	{r4, r5, r7, pc}
 8005d70:	3ff80000 	.word	0x3ff80000
 8005d74:	40080000 	.word	0x40080000

08005d78 <_ZN16FuzzyComposition5emptyEv>:

// Method to reset the Object
bool FuzzyComposition::empty()
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
    // clean all pointsArray from memory
    this->cleanPoints(this->points);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4619      	mov	r1, r3
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 f808 	bl	8005d9c <_ZN16FuzzyComposition11cleanPointsEP11pointsArray>
    // reset the pointer
    this->points = NULL;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	601a      	str	r2, [r3, #0]
    return true;
 8005d92:	2301      	movs	r3, #1
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3708      	adds	r7, #8
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <_ZN16FuzzyComposition11cleanPointsEP11pointsArray>:

// PRIVATE METHODS

// Method to recursively clean all pointsArray structs from memory
void FuzzyComposition::cleanPoints(pointsArray *aux)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b082      	sub	sp, #8
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]
    if (aux != NULL)
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d008      	beq.n	8005dbe <_ZN16FuzzyComposition11cleanPointsEP11pointsArray+0x22>
    {
        this->cleanPoints(aux->next);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	4619      	mov	r1, r3
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f7ff fff2 	bl	8005d9c <_ZN16FuzzyComposition11cleanPointsEP11pointsArray>
        // emptying allocated memory
        free(aux);
 8005db8:	6838      	ldr	r0, [r7, #0]
 8005dba:	f001 fdf1 	bl	80079a0 <free>
    }
}
 8005dbe:	bf00      	nop
 8005dc0:	3708      	adds	r7, #8
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
	...

08005dc8 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_>:

// Method to search intersection between two segments, if found, create a new pointsArray (in found intersection) and remove not necessary ones
bool FuzzyComposition::rebuild(pointsArray *aSegmentBegin, pointsArray *aSegmentEnd, pointsArray *bSegmentBegin, pointsArray *bSegmentEnd)
{
 8005dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dcc:	b097      	sub	sp, #92	@ 0x5c
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6178      	str	r0, [r7, #20]
 8005dd2:	6139      	str	r1, [r7, #16]
 8005dd4:	60fa      	str	r2, [r7, #12]
 8005dd6:	60bb      	str	r3, [r7, #8]
    // create a reference for each point
    float x1 = aSegmentBegin->point;
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	647b      	str	r3, [r7, #68]	@ 0x44
    float y1 = aSegmentBegin->pertinence;
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	643b      	str	r3, [r7, #64]	@ 0x40
    float x2 = aSegmentEnd->point;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    float y2 = aSegmentEnd->pertinence;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	63bb      	str	r3, [r7, #56]	@ 0x38
    float x3 = bSegmentBegin->point;
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	637b      	str	r3, [r7, #52]	@ 0x34
    float y3 = bSegmentBegin->pertinence;
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	633b      	str	r3, [r7, #48]	@ 0x30
    float x4 = bSegmentEnd->point;
 8005dfc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float y4 = bSegmentEnd->pertinence;
 8005e04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    // calculate the denominator and numerator
    float denom = (y4 - y3) * (x2 - x1) - (x4 - x3) * (y2 - y1);
 8005e0c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005e0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e10:	f7fa fe8e 	bl	8000b30 <__aeabi_fsub>
 8005e14:	4603      	mov	r3, r0
 8005e16:	461e      	mov	r6, r3
 8005e18:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005e1a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005e1c:	f7fa fe88 	bl	8000b30 <__aeabi_fsub>
 8005e20:	4603      	mov	r3, r0
 8005e22:	4619      	mov	r1, r3
 8005e24:	4630      	mov	r0, r6
 8005e26:	f7fa ff8d 	bl	8000d44 <__aeabi_fmul>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	461e      	mov	r6, r3
 8005e2e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005e30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e32:	f7fa fe7d 	bl	8000b30 <__aeabi_fsub>
 8005e36:	4603      	mov	r3, r0
 8005e38:	607b      	str	r3, [r7, #4]
 8005e3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e3c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005e3e:	f7fa fe77 	bl	8000b30 <__aeabi_fsub>
 8005e42:	4603      	mov	r3, r0
 8005e44:	4619      	mov	r1, r3
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f7fa ff7c 	bl	8000d44 <__aeabi_fmul>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	4619      	mov	r1, r3
 8005e50:	4630      	mov	r0, r6
 8005e52:	f7fa fe6d 	bl	8000b30 <__aeabi_fsub>
 8005e56:	4603      	mov	r3, r0
 8005e58:	657b      	str	r3, [r7, #84]	@ 0x54
    float numera = (x4 - x3) * (y1 - y3) - (y4 - y3) * (x1 - x3);
 8005e5a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005e5c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e5e:	f7fa fe67 	bl	8000b30 <__aeabi_fsub>
 8005e62:	4603      	mov	r3, r0
 8005e64:	461e      	mov	r6, r3
 8005e66:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005e68:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005e6a:	f7fa fe61 	bl	8000b30 <__aeabi_fsub>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	4619      	mov	r1, r3
 8005e72:	4630      	mov	r0, r6
 8005e74:	f7fa ff66 	bl	8000d44 <__aeabi_fmul>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	461e      	mov	r6, r3
 8005e7c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005e7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e80:	f7fa fe56 	bl	8000b30 <__aeabi_fsub>
 8005e84:	4603      	mov	r3, r0
 8005e86:	607b      	str	r3, [r7, #4]
 8005e88:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005e8a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8005e8c:	f7fa fe50 	bl	8000b30 <__aeabi_fsub>
 8005e90:	4603      	mov	r3, r0
 8005e92:	4619      	mov	r1, r3
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f7fa ff55 	bl	8000d44 <__aeabi_fmul>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	4630      	mov	r0, r6
 8005ea0:	f7fa fe46 	bl	8000b30 <__aeabi_fsub>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	653b      	str	r3, [r7, #80]	@ 0x50
    float numerb = (x2 - x1) * (y1 - y3) - (y2 - y1) * (x1 - x3);
 8005ea8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005eaa:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005eac:	f7fa fe40 	bl	8000b30 <__aeabi_fsub>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	461e      	mov	r6, r3
 8005eb4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005eb6:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005eb8:	f7fa fe3a 	bl	8000b30 <__aeabi_fsub>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	4619      	mov	r1, r3
 8005ec0:	4630      	mov	r0, r6
 8005ec2:	f7fa ff3f 	bl	8000d44 <__aeabi_fmul>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	461e      	mov	r6, r3
 8005eca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ecc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005ece:	f7fa fe2f 	bl	8000b30 <__aeabi_fsub>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	607b      	str	r3, [r7, #4]
 8005ed6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005ed8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8005eda:	f7fa fe29 	bl	8000b30 <__aeabi_fsub>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f7fa ff2e 	bl	8000d44 <__aeabi_fmul>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	4619      	mov	r1, r3
 8005eec:	4630      	mov	r0, r6
 8005eee:	f7fa fe1f 	bl	8000b30 <__aeabi_fsub>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    // if negative, convert to positive
    if (denom < 0.0)
 8005ef6:	f04f 0100 	mov.w	r1, #0
 8005efa:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8005efc:	f7fb f8c0 	bl	8001080 <__aeabi_fcmplt>
 8005f00:	4603      	mov	r3, r0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d00d      	beq.n	8005f22 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x15a>
    {
        denom *= -1.0;
 8005f06:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8005f08:	f7fa fa8e 	bl	8000428 <__aeabi_f2d>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	460b      	mov	r3, r1
 8005f10:	4692      	mov	sl, r2
 8005f12:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 8005f16:	4650      	mov	r0, sl
 8005f18:	4659      	mov	r1, fp
 8005f1a:	f7fa fdb5 	bl	8000a88 <__aeabi_d2f>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	657b      	str	r3, [r7, #84]	@ 0x54
    }
    // If the denominator is zero or close to it, it means that the lines are parallels, so return false for intersection
    if (denom < EPSILON_VALUE)
 8005f22:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8005f24:	f7fa fa80 	bl	8000428 <__aeabi_f2d>
 8005f28:	a36d      	add	r3, pc, #436	@ (adr r3, 80060e0 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x318>)
 8005f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2e:	f7fa fd45 	bl	80009bc <__aeabi_dcmplt>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x174>
    {
        // return false for intersection
        return false;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	e0ca      	b.n	80060d2 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x30a>
    }
    // if negative, convert to positive
    if (numera < 0.0)
 8005f3c:	f04f 0100 	mov.w	r1, #0
 8005f40:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8005f42:	f7fb f89d 	bl	8001080 <__aeabi_fcmplt>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00d      	beq.n	8005f68 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x1a0>
    {
        numera *= -1.0;
 8005f4c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8005f4e:	f7fa fa6b 	bl	8000428 <__aeabi_f2d>
 8005f52:	4602      	mov	r2, r0
 8005f54:	460b      	mov	r3, r1
 8005f56:	4690      	mov	r8, r2
 8005f58:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8005f5c:	4640      	mov	r0, r8
 8005f5e:	4649      	mov	r1, r9
 8005f60:	f7fa fd92 	bl	8000a88 <__aeabi_d2f>
 8005f64:	4603      	mov	r3, r0
 8005f66:	653b      	str	r3, [r7, #80]	@ 0x50
    }
    // if negative, convert to positive
    if (numerb < 0.0)
 8005f68:	f04f 0100 	mov.w	r1, #0
 8005f6c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005f6e:	f7fb f887 	bl	8001080 <__aeabi_fcmplt>
 8005f72:	4603      	mov	r3, r0
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d00d      	beq.n	8005f94 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x1cc>
    {
        numerb *= -1.0;
 8005f78:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005f7a:	f7fa fa55 	bl	8000428 <__aeabi_f2d>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	460b      	mov	r3, r1
 8005f82:	4614      	mov	r4, r2
 8005f84:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8005f88:	4620      	mov	r0, r4
 8005f8a:	4629      	mov	r1, r5
 8005f8c:	f7fa fd7c 	bl	8000a88 <__aeabi_d2f>
 8005f90:	4603      	mov	r3, r0
 8005f92:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
    // verify if has intersection between the segments
    float mua = numera / denom;
 8005f94:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f96:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8005f98:	f7fa ff88 	bl	8000eac <__aeabi_fdiv>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	627b      	str	r3, [r7, #36]	@ 0x24
    float mub = numerb / denom;
 8005fa0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005fa2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005fa4:	f7fa ff82 	bl	8000eac <__aeabi_fdiv>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	623b      	str	r3, [r7, #32]
    if (mua <= 0.0 || mua >= 1.0 || mub <= 0.0 || mub >= 1.0)
 8005fac:	f04f 0100 	mov.w	r1, #0
 8005fb0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005fb2:	f7fb f86f 	bl	8001094 <__aeabi_fcmple>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d117      	bne.n	8005fec <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x224>
 8005fbc:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005fc0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005fc2:	f7fb f871 	bl	80010a8 <__aeabi_fcmpge>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d10f      	bne.n	8005fec <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x224>
 8005fcc:	f04f 0100 	mov.w	r1, #0
 8005fd0:	6a38      	ldr	r0, [r7, #32]
 8005fd2:	f7fb f85f 	bl	8001094 <__aeabi_fcmple>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d107      	bne.n	8005fec <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x224>
 8005fdc:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005fe0:	6a38      	ldr	r0, [r7, #32]
 8005fe2:	f7fb f861 	bl	80010a8 <__aeabi_fcmpge>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d001      	beq.n	8005ff0 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x228>
    {
        // return false for intersection
        return false;
 8005fec:	2300      	movs	r3, #0
 8005fee:	e070      	b.n	80060d2 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x30a>
    {
        // we found an intersection
        // auxiliary variable to handle the operation
        pointsArray *aux;
        // allocating in memory
        if ((aux = (pointsArray *)malloc(sizeof(pointsArray))) == NULL)
 8005ff0:	2010      	movs	r0, #16
 8005ff2:	f001 fccd 	bl	8007990 <malloc>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	61fb      	str	r3, [r7, #28]
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	bf0c      	ite	eq
 8006000:	2301      	moveq	r3, #1
 8006002:	2300      	movne	r3, #0
 8006004:	b2db      	uxtb	r3, r3
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x246>
        {
            // return false if in out of memory
            return false;
 800600a:	2300      	movs	r3, #0
 800600c:	e061      	b.n	80060d2 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x30a>
        }
        // calculate the point (y) and its pertinence (y) for the new element (pointsArray)
        aux->previous = bSegmentEnd;
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006014:	601a      	str	r2, [r3, #0]
        aux->point = x1 + mua * (x2 - x1);
 8006016:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006018:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800601a:	f7fa fd89 	bl	8000b30 <__aeabi_fsub>
 800601e:	4603      	mov	r3, r0
 8006020:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006022:	4618      	mov	r0, r3
 8006024:	f7fa fe8e 	bl	8000d44 <__aeabi_fmul>
 8006028:	4603      	mov	r3, r0
 800602a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800602c:	4618      	mov	r0, r3
 800602e:	f7fa fd81 	bl	8000b34 <__addsf3>
 8006032:	4603      	mov	r3, r0
 8006034:	461a      	mov	r2, r3
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	605a      	str	r2, [r3, #4]
        aux->pertinence = y1 + mua * (y2 - y1);
 800603a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800603c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800603e:	f7fa fd77 	bl	8000b30 <__aeabi_fsub>
 8006042:	4603      	mov	r3, r0
 8006044:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006046:	4618      	mov	r0, r3
 8006048:	f7fa fe7c 	bl	8000d44 <__aeabi_fmul>
 800604c:	4603      	mov	r3, r0
 800604e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006050:	4618      	mov	r0, r3
 8006052:	f7fa fd6f 	bl	8000b34 <__addsf3>
 8006056:	4603      	mov	r3, r0
 8006058:	461a      	mov	r2, r3
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	609a      	str	r2, [r3, #8]
        aux->next = aSegmentEnd;
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	60da      	str	r2, [r3, #12]
        // changing pointsArray to accomplish with new state
        aSegmentBegin->next = aux;
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	69fa      	ldr	r2, [r7, #28]
 8006068:	60da      	str	r2, [r3, #12]
        aSegmentEnd->previous = aux;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	69fa      	ldr	r2, [r7, #28]
 800606e:	601a      	str	r2, [r3, #0]
        bSegmentBegin->previous = aux;
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	69fa      	ldr	r2, [r7, #28]
 8006074:	601a      	str	r2, [r3, #0]
        bSegmentEnd->next = aux;
 8006076:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800607a:	69fa      	ldr	r2, [r7, #28]
 800607c:	60da      	str	r2, [r3, #12]
        // initiate a proccess of remotion of not needed pointsArray
        // some variables to help in this proccess, the start pointsArray
        pointsArray *temp = bSegmentBegin;
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	64bb      	str	r3, [r7, #72]	@ 0x48
        // do, while
        do
        {
            // hold next
            pointsArray *excl = temp->next;
 8006082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	61bb      	str	r3, [r7, #24]
            // remove it from array
            this->rmvPoint(temp);
 8006088:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800608a:	6978      	ldr	r0, [r7, #20]
 800608c:	f000 f82c 	bl	80060e8 <_ZN16FuzzyComposition8rmvPointEP11pointsArray>
            // set new current
            temp = excl;
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	64bb      	str	r3, [r7, #72]	@ 0x48
            // check if it is the stop pointsArray
            if (temp != NULL && temp->point == aux->point && temp->pertinence == aux->pertinence)
 8006094:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006096:	2b00      	cmp	r3, #0
 8006098:	d015      	beq.n	80060c6 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x2fe>
 800609a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800609c:	685a      	ldr	r2, [r3, #4]
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	4619      	mov	r1, r3
 80060a4:	4610      	mov	r0, r2
 80060a6:	f7fa ffe1 	bl	800106c <__aeabi_fcmpeq>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d00a      	beq.n	80060c6 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x2fe>
 80060b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060b2:	689a      	ldr	r2, [r3, #8]
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	4619      	mov	r1, r3
 80060ba:	4610      	mov	r0, r2
 80060bc:	f7fa ffd6 	bl	800106c <__aeabi_fcmpeq>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d103      	bne.n	80060ce <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x306>
            {
                // if true, stop the deletions
                break;
            }
        } while (temp != NULL);
 80060c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d1da      	bne.n	8006082 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x2ba>
 80060cc:	e000      	b.n	80060d0 <_ZN16FuzzyComposition7rebuildEP11pointsArrayS1_S1_S1_+0x308>
                break;
 80060ce:	bf00      	nop
        return true;
 80060d0:	2301      	movs	r3, #1
    }
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	375c      	adds	r7, #92	@ 0x5c
 80060d6:	46bd      	mov	sp, r7
 80060d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060dc:	f3af 8000 	nop.w
 80060e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80060e4:	3f50624d 	.word	0x3f50624d

080060e8 <_ZN16FuzzyComposition8rmvPointEP11pointsArray>:

// Function to remove (deallocate) some pointsArray
bool FuzzyComposition::rmvPoint(pointsArray *point)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
    if (point != NULL)
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d002      	beq.n	80060fe <_ZN16FuzzyComposition8rmvPointEP11pointsArray+0x16>
    {
        // emptying allocated memory
        free(point);
 80060f8:	6838      	ldr	r0, [r7, #0]
 80060fa:	f001 fc51 	bl	80079a0 <free>
    }
    return true;
 80060fe:	2301      	movs	r3, #1
 8006100:	4618      	mov	r0, r3
 8006102:	3708      	adds	r7, #8
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <_ZN7FuzzyIOC1Ei>:
// CONTRUCTORS
FuzzyIO::FuzzyIO()
{
}

FuzzyIO::FuzzyIO(int index)
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
{
    this->index = index;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	601a      	str	r2, [r3, #0]
    this->crispInput = 0.0;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f04f 0200 	mov.w	r2, #0
 800611e:	605a      	str	r2, [r3, #4]
    // Initializing pointers with NULL
    this->fuzzySets = NULL;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	609a      	str	r2, [r3, #8]
}
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4618      	mov	r0, r3
 800612a:	370c      	adds	r7, #12
 800612c:	46bd      	mov	sp, r7
 800612e:	bc80      	pop	{r7}
 8006130:	4770      	bx	lr

08006132 <_ZN7FuzzyIO8getIndexEv>:

// PUBLIC METHODS

// Method to get the value of index
int FuzzyIO::getIndex()
{
 8006132:	b480      	push	{r7}
 8006134:	b083      	sub	sp, #12
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
    return this->index;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
}
 800613e:	4618      	mov	r0, r3
 8006140:	370c      	adds	r7, #12
 8006142:	46bd      	mov	sp, r7
 8006144:	bc80      	pop	{r7}
 8006146:	4770      	bx	lr

08006148 <_ZN7FuzzyIO13setCrispInputEf>:

// Method to set the value of crispInput
void FuzzyIO::setCrispInput(float crispInput)
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
    this->crispInput = crispInput;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	683a      	ldr	r2, [r7, #0]
 8006156:	605a      	str	r2, [r3, #4]
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	bc80      	pop	{r7}
 8006160:	4770      	bx	lr

08006162 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet>:
    return this->crispInput;
}

// Method to include a new FuzzySet into FuzzyIO
bool FuzzyIO::addFuzzySet(FuzzySet *fuzzySet)
{
 8006162:	b580      	push	{r7, lr}
 8006164:	b084      	sub	sp, #16
 8006166:	af00      	add	r7, sp, #0
 8006168:	6078      	str	r0, [r7, #4]
 800616a:	6039      	str	r1, [r7, #0]
    // auxiliary variable to handle the operation
    fuzzySetArray *newOne;
    // allocating in memory
    if ((newOne = (fuzzySetArray *)malloc(sizeof(fuzzySetArray))) == NULL)
 800616c:	2008      	movs	r0, #8
 800616e:	f001 fc0f 	bl	8007990 <malloc>
 8006172:	4603      	mov	r3, r0
 8006174:	60bb      	str	r3, [r7, #8]
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	2b00      	cmp	r3, #0
 800617a:	bf0c      	ite	eq
 800617c:	2301      	moveq	r3, #1
 800617e:	2300      	movne	r3, #0
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b00      	cmp	r3, #0
 8006184:	d001      	beq.n	800618a <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet+0x28>
    {
        // return false if in out of memory
        return false;
 8006186:	2300      	movs	r3, #0
 8006188:	e021      	b.n	80061ce <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet+0x6c>
    }
    // building the object
    newOne->fuzzySet = fuzzySet;
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	683a      	ldr	r2, [r7, #0]
 800618e:	601a      	str	r2, [r3, #0]
    newOne->next = NULL;
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	2200      	movs	r2, #0
 8006194:	605a      	str	r2, [r3, #4]
    // if it is the first FuzzySet, set it as the head
    if (this->fuzzySets == NULL)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d103      	bne.n	80061a6 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet+0x44>
    {
        this->fuzzySets = newOne;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	68ba      	ldr	r2, [r7, #8]
 80061a2:	609a      	str	r2, [r3, #8]
 80061a4:	e012      	b.n	80061cc <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet+0x6a>
    }
    else
    {
        // auxiliary variable to handle the operation
        fuzzySetArray *aux = this->fuzzySets;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	60fb      	str	r3, [r7, #12]
        // find the last element of the array
        while (aux != NULL)
 80061ac:	e00b      	b.n	80061c6 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet+0x64>
        {
            if (aux->next == NULL)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d104      	bne.n	80061c0 <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet+0x5e>
            {
                // make the relations between them
                aux->next = newOne;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	68ba      	ldr	r2, [r7, #8]
 80061ba:	605a      	str	r2, [r3, #4]
                return true;
 80061bc:	2301      	movs	r3, #1
 80061be:	e006      	b.n	80061ce <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet+0x6c>
            }
            aux = aux->next;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	60fb      	str	r3, [r7, #12]
        while (aux != NULL)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d1f0      	bne.n	80061ae <_ZN7FuzzyIO11addFuzzySetEP8FuzzySet+0x4c>
        }
    }
    return true;
 80061cc:	2301      	movs	r3, #1
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3710      	adds	r7, #16
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}

080061d6 <_ZN7FuzzyIO14resetFuzzySetsEv>:

// Method to reset all FuzzySet of this collection
void FuzzyIO::resetFuzzySets()
{
 80061d6:	b580      	push	{r7, lr}
 80061d8:	b084      	sub	sp, #16
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
    // auxiliary variable to handle the operation
    fuzzySetArray *fuzzySetsAux = this->fuzzySets;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	60fb      	str	r3, [r7, #12]
    // while not in the end of the array, iterate
    while (fuzzySetsAux != NULL)
 80061e4:	e007      	b.n	80061f6 <_ZN7FuzzyIO14resetFuzzySetsEv+0x20>
    {
        fuzzySetsAux->fuzzySet->reset();
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4618      	mov	r0, r3
 80061ec:	f001 f8df 	bl	80073ae <_ZN8FuzzySet5resetEv>
        fuzzySetsAux = fuzzySetsAux->next;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	60fb      	str	r3, [r7, #12]
    while (fuzzySetsAux != NULL)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1f4      	bne.n	80061e6 <_ZN7FuzzyIO14resetFuzzySetsEv+0x10>
    }
}
 80061fc:	bf00      	nop
 80061fe:	bf00      	nop
 8006200:	3710      	adds	r7, #16
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}

08006206 <_ZN10FuzzyInputC1Ei>:
FuzzyInput::FuzzyInput() : FuzzyIO()
{
    // no custom construction, using the father (FuzzyIO) constructor
}

FuzzyInput::FuzzyInput(int index) : FuzzyIO(index)
 8006206:	b580      	push	{r7, lr}
 8006208:	b082      	sub	sp, #8
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
 800620e:	6039      	str	r1, [r7, #0]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6839      	ldr	r1, [r7, #0]
 8006214:	4618      	mov	r0, r3
 8006216:	f7ff ff77 	bl	8006108 <_ZN7FuzzyIOC1Ei>
{
    // no custom construction, using the father (FuzzyIO) constructor
}
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4618      	mov	r0, r3
 800621e:	3708      	adds	r7, #8
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}

08006224 <_ZN10FuzzyInput28calculateFuzzySetPertinencesEv>:

// PUBLIC METHODS

// Method to calculate the pertinence of all FuzzySet
bool FuzzyInput::calculateFuzzySetPertinences()
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
    // auxiliary variable to handle the operation
    fuzzySetArray *aux = this->fuzzySets;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	60fb      	str	r3, [r7, #12]
    // while not in the end of the array, iterate
    while (aux != NULL)
 8006232:	e00a      	b.n	800624a <_ZN10FuzzyInput28calculateFuzzySetPertinencesEv+0x26>
    {
        // call calculatePertinence for each FuzzySet
        aux->fuzzySet->calculatePertinence(this->crispInput);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	4619      	mov	r1, r3
 800623e:	4610      	mov	r0, r2
 8006240:	f000 ff9c 	bl	800717c <_ZN8FuzzySet19calculatePertinenceEf>
        aux = aux->next;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	60fb      	str	r3, [r7, #12]
    while (aux != NULL)
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1f1      	bne.n	8006234 <_ZN10FuzzyInput28calculateFuzzySetPertinencesEv+0x10>
    }
    return true;
 8006250:	2301      	movs	r3, #1
 8006252:	4618      	mov	r0, r3
 8006254:	3710      	adds	r7, #16
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}

0800625a <_ZN11FuzzyOutputC1Ei>:
{
    // instantiating a FuzzyComposition object
    this->fuzzyComposition = new FuzzyComposition();
}

FuzzyOutput::FuzzyOutput(int index) : FuzzyIO(index)
 800625a:	b590      	push	{r4, r7, lr}
 800625c:	b083      	sub	sp, #12
 800625e:	af00      	add	r7, sp, #0
 8006260:	6078      	str	r0, [r7, #4]
 8006262:	6039      	str	r1, [r7, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6839      	ldr	r1, [r7, #0]
 8006268:	4618      	mov	r0, r3
 800626a:	f7ff ff4d 	bl	8006108 <_ZN7FuzzyIOC1Ei>
{
    // instantiating a FuzzyComposition object
    this->fuzzyComposition = new FuzzyComposition();
 800626e:	2004      	movs	r0, #4
 8006270:	f001 fb6c 	bl	800794c <_Znwj>
 8006274:	4603      	mov	r3, r0
 8006276:	461c      	mov	r4, r3
 8006278:	4620      	mov	r0, r4
 800627a:	f7ff faf8 	bl	800586e <_ZN16FuzzyCompositionC1Ev>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	60dc      	str	r4, [r3, #12]
}
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4618      	mov	r0, r3
 8006286:	370c      	adds	r7, #12
 8006288:	46bd      	mov	sp, r7
 800628a:	bd90      	pop	{r4, r7, pc}

0800628c <_ZN11FuzzyOutput8truncateEv>:
}

// PUBLIC METHODS

bool FuzzyOutput::truncate()
{
 800628c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006290:	b095      	sub	sp, #84	@ 0x54
 8006292:	af08      	add	r7, sp, #32
 8006294:	6078      	str	r0, [r7, #4]
    // reset fuzzyComposition object
    this->fuzzyComposition->empty();
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	68db      	ldr	r3, [r3, #12]
 800629a:	4618      	mov	r0, r3
 800629c:	f7ff fd6c 	bl	8005d78 <_ZN16FuzzyComposition5emptyEv>
    // auxiliary variable to handle the operation
    fuzzySetArray *aux = this->fuzzySets;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    // while not in the end of the array, iterate
    while (aux != NULL)
 80062a6:	e287      	b.n	80067b8 <_ZN11FuzzyOutput8truncateEv+0x52c>
    {
        // if the FuzzySet was trigged (has some pertinence)
        if (aux->fuzzySet->getPertinence() > 0.0)
 80062a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4618      	mov	r0, r3
 80062ae:	f001 f873 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 80062b2:	4603      	mov	r3, r0
 80062b4:	2201      	movs	r2, #1
 80062b6:	4614      	mov	r4, r2
 80062b8:	f04f 0100 	mov.w	r1, #0
 80062bc:	4618      	mov	r0, r3
 80062be:	f7fa fefd 	bl	80010bc <__aeabi_fcmpgt>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d101      	bne.n	80062cc <_ZN11FuzzyOutput8truncateEv+0x40>
 80062c8:	2300      	movs	r3, #0
 80062ca:	461c      	mov	r4, r3
 80062cc:	b2e3      	uxtb	r3, r4
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f000 826f 	beq.w	80067b2 <_ZN11FuzzyOutput8truncateEv+0x526>
        {
            // Check if it is not a "trapeze" without its left triangle or singleton, before include the point A
            if (aux->fuzzySet->getPointA() != aux->fuzzySet->getPointB())
 80062d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4618      	mov	r0, r3
 80062da:	f000 ff23 	bl	8007124 <_ZN8FuzzySet9getPointAEv>
 80062de:	4604      	mov	r4, r0
 80062e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4618      	mov	r0, r3
 80062e6:	f000 ff28 	bl	800713a <_ZN8FuzzySet9getPointBEv>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2201      	movs	r2, #1
 80062ee:	4615      	mov	r5, r2
 80062f0:	4619      	mov	r1, r3
 80062f2:	4620      	mov	r0, r4
 80062f4:	f7fa feba 	bl	800106c <__aeabi_fcmpeq>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d001      	beq.n	8006302 <_ZN11FuzzyOutput8truncateEv+0x76>
 80062fe:	2300      	movs	r3, #0
 8006300:	461d      	mov	r5, r3
 8006302:	b2eb      	uxtb	r3, r5
 8006304:	2b00      	cmp	r3, #0
 8006306:	d00d      	beq.n	8006324 <_ZN11FuzzyOutput8truncateEv+0x98>
            {
                // include it
                this->fuzzyComposition->addPoint(aux->fuzzySet->getPointA(), 0.0);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	68dc      	ldr	r4, [r3, #12]
 800630c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4618      	mov	r0, r3
 8006312:	f000 ff07 	bl	8007124 <_ZN8FuzzySet9getPointAEv>
 8006316:	4603      	mov	r3, r0
 8006318:	f04f 0200 	mov.w	r2, #0
 800631c:	4619      	mov	r1, r3
 800631e:	4620      	mov	r0, r4
 8006320:	f7ff fab2 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
            }
            // check if it is a triangle (B == C) and (A <> D)
            if (aux->fuzzySet->getPointB() == aux->fuzzySet->getPointC() && aux->fuzzySet->getPointA() != aux->fuzzySet->getPointD())
 8006324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4618      	mov	r0, r3
 800632a:	f000 ff06 	bl	800713a <_ZN8FuzzySet9getPointBEv>
 800632e:	4604      	mov	r4, r0
 8006330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4618      	mov	r0, r3
 8006336:	f000 ff0b 	bl	8007150 <_ZN8FuzzySet9getPointCEv>
 800633a:	4603      	mov	r3, r0
 800633c:	4619      	mov	r1, r3
 800633e:	4620      	mov	r0, r4
 8006340:	f7fa fe94 	bl	800106c <__aeabi_fcmpeq>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d014      	beq.n	8006374 <_ZN11FuzzyOutput8truncateEv+0xe8>
 800634a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4618      	mov	r0, r3
 8006350:	f000 fee8 	bl	8007124 <_ZN8FuzzySet9getPointAEv>
 8006354:	4604      	mov	r4, r0
 8006356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4618      	mov	r0, r3
 800635c:	f000 ff03 	bl	8007166 <_ZN8FuzzySet9getPointDEv>
 8006360:	4603      	mov	r3, r0
 8006362:	4619      	mov	r1, r3
 8006364:	4620      	mov	r0, r4
 8006366:	f7fa fe81 	bl	800106c <__aeabi_fcmpeq>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d101      	bne.n	8006374 <_ZN11FuzzyOutput8truncateEv+0xe8>
 8006370:	2301      	movs	r3, #1
 8006372:	e000      	b.n	8006376 <_ZN11FuzzyOutput8truncateEv+0xea>
 8006374:	2300      	movs	r3, #0
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 80d2 	beq.w	8006520 <_ZN11FuzzyOutput8truncateEv+0x294>
            {
                // check if the pertinence is the max
                if (aux->fuzzySet->getPertinence() == 1.0)
 800637c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4618      	mov	r0, r3
 8006382:	f001 f809 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006386:	4603      	mov	r3, r0
 8006388:	2201      	movs	r2, #1
 800638a:	4614      	mov	r4, r2
 800638c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8006390:	4618      	mov	r0, r3
 8006392:	f7fa fe6b 	bl	800106c <__aeabi_fcmpeq>
 8006396:	4603      	mov	r3, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d101      	bne.n	80063a0 <_ZN11FuzzyOutput8truncateEv+0x114>
 800639c:	2300      	movs	r3, #0
 800639e:	461c      	mov	r4, r3
 80063a0:	b2e3      	uxtb	r3, r4
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d021      	beq.n	80063ea <_ZN11FuzzyOutput8truncateEv+0x15e>
                {
                    // include it (it will replace previous point if left triangle)
                    this->fuzzyComposition->addPoint(aux->fuzzySet->getPointB(), aux->fuzzySet->getPertinence());
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	68dc      	ldr	r4, [r3, #12]
 80063aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4618      	mov	r0, r3
 80063b0:	f000 fec3 	bl	800713a <_ZN8FuzzySet9getPointBEv>
 80063b4:	4605      	mov	r5, r0
 80063b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4618      	mov	r0, r3
 80063bc:	f000 ffec 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 80063c0:	4603      	mov	r3, r0
 80063c2:	461a      	mov	r2, r3
 80063c4:	4629      	mov	r1, r5
 80063c6:	4620      	mov	r0, r4
 80063c8:	f7ff fa5e 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
                    // include it (it will replace previous point if right triangle)
                    this->fuzzyComposition->addPoint(aux->fuzzySet->getPointD(), 0.0);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	68dc      	ldr	r4, [r3, #12]
 80063d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4618      	mov	r0, r3
 80063d6:	f000 fec6 	bl	8007166 <_ZN8FuzzySet9getPointDEv>
 80063da:	4603      	mov	r3, r0
 80063dc:	f04f 0200 	mov.w	r2, #0
 80063e0:	4619      	mov	r1, r3
 80063e2:	4620      	mov	r0, r4
 80063e4:	f7ff fa50 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
 80063e8:	e1bb      	b.n	8006762 <_ZN11FuzzyOutput8truncateEv+0x4d6>
                // if the pertinence is below the max, and it is a triangle, calculate the new point B and C
                else
                {
                    // rebuild the new point finding the intersection of two lines, the first is the segment from A to B (pertinence here is the y) and the segment of truncate, from A to D
                    // initiate a new point with current values of B (here it does matters, it always will be changed)
                    float newPointB = aux->fuzzySet->getPointB();
 80063ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4618      	mov	r0, r3
 80063f0:	f000 fea3 	bl	800713a <_ZN8FuzzySet9getPointBEv>
 80063f4:	4603      	mov	r3, r0
 80063f6:	62bb      	str	r3, [r7, #40]	@ 0x28
                    float newPertinenceB = aux->fuzzySet->getPertinence();
 80063f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4618      	mov	r0, r3
 80063fe:	f000 ffcb 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006402:	4603      	mov	r3, r0
 8006404:	627b      	str	r3, [r7, #36]	@ 0x24
                    // only if a regular triangle
                    this->rebuild(aux->fuzzySet->getPointA(), 0.0, aux->fuzzySet->getPointB(), 1.0, aux->fuzzySet->getPointA(), aux->fuzzySet->getPertinence(), aux->fuzzySet->getPointD(), aux->fuzzySet->getPertinence(), &newPointB, &newPertinenceB);
 8006406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4618      	mov	r0, r3
 800640c:	f000 fe8a 	bl	8007124 <_ZN8FuzzySet9getPointAEv>
 8006410:	4680      	mov	r8, r0
 8006412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4618      	mov	r0, r3
 8006418:	f000 fe8f 	bl	800713a <_ZN8FuzzySet9getPointBEv>
 800641c:	4681      	mov	r9, r0
 800641e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4618      	mov	r0, r3
 8006424:	f000 fe7e 	bl	8007124 <_ZN8FuzzySet9getPointAEv>
 8006428:	4604      	mov	r4, r0
 800642a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4618      	mov	r0, r3
 8006430:	f000 ffb2 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006434:	4605      	mov	r5, r0
 8006436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4618      	mov	r0, r3
 800643c:	f000 fe93 	bl	8007166 <_ZN8FuzzySet9getPointDEv>
 8006440:	4606      	mov	r6, r0
 8006442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4618      	mov	r0, r3
 8006448:	f000 ffa6 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 800644c:	4602      	mov	r2, r0
 800644e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006452:	9306      	str	r3, [sp, #24]
 8006454:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006458:	9305      	str	r3, [sp, #20]
 800645a:	9204      	str	r2, [sp, #16]
 800645c:	9603      	str	r6, [sp, #12]
 800645e:	9502      	str	r5, [sp, #8]
 8006460:	9401      	str	r4, [sp, #4]
 8006462:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	464b      	mov	r3, r9
 800646a:	f04f 0200 	mov.w	r2, #0
 800646e:	4641      	mov	r1, r8
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 fa19 	bl	80068a8 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_>
                    // include it
                    this->fuzzyComposition->addPoint(newPointB, newPertinenceB);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800647c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800647e:	4618      	mov	r0, r3
 8006480:	f7ff fa02 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
                    // rebuild the new point finding the intersection of two lines, the second is the segment from C to D (pertinence here is the y) and the segment of truncate, from A to D
                    // initiate a new point with current values of C (here it does matters, it always will be changed)
                    float newPointC = aux->fuzzySet->getPointC();
 8006484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4618      	mov	r0, r3
 800648a:	f000 fe61 	bl	8007150 <_ZN8FuzzySet9getPointCEv>
 800648e:	4603      	mov	r3, r0
 8006490:	623b      	str	r3, [r7, #32]
                    float newPertinenceC = aux->fuzzySet->getPertinence();
 8006492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4618      	mov	r0, r3
 8006498:	f000 ff7e 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 800649c:	4603      	mov	r3, r0
 800649e:	61fb      	str	r3, [r7, #28]
                    // only if a regular triangle
                    this->rebuild(aux->fuzzySet->getPointC(), 1.0, aux->fuzzySet->getPointD(), 0.0, aux->fuzzySet->getPointA(), aux->fuzzySet->getPertinence(), aux->fuzzySet->getPointD(), aux->fuzzySet->getPertinence(), &newPointC, &newPertinenceC);
 80064a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4618      	mov	r0, r3
 80064a6:	f000 fe53 	bl	8007150 <_ZN8FuzzySet9getPointCEv>
 80064aa:	4680      	mov	r8, r0
 80064ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4618      	mov	r0, r3
 80064b2:	f000 fe58 	bl	8007166 <_ZN8FuzzySet9getPointDEv>
 80064b6:	4681      	mov	r9, r0
 80064b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4618      	mov	r0, r3
 80064be:	f000 fe31 	bl	8007124 <_ZN8FuzzySet9getPointAEv>
 80064c2:	4604      	mov	r4, r0
 80064c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4618      	mov	r0, r3
 80064ca:	f000 ff65 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 80064ce:	4605      	mov	r5, r0
 80064d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4618      	mov	r0, r3
 80064d6:	f000 fe46 	bl	8007166 <_ZN8FuzzySet9getPointDEv>
 80064da:	4606      	mov	r6, r0
 80064dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4618      	mov	r0, r3
 80064e2:	f000 ff59 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 80064e6:	4602      	mov	r2, r0
 80064e8:	f107 031c 	add.w	r3, r7, #28
 80064ec:	9306      	str	r3, [sp, #24]
 80064ee:	f107 0320 	add.w	r3, r7, #32
 80064f2:	9305      	str	r3, [sp, #20]
 80064f4:	9204      	str	r2, [sp, #16]
 80064f6:	9603      	str	r6, [sp, #12]
 80064f8:	9502      	str	r5, [sp, #8]
 80064fa:	9401      	str	r4, [sp, #4]
 80064fc:	f04f 0300 	mov.w	r3, #0
 8006500:	9300      	str	r3, [sp, #0]
 8006502:	464b      	mov	r3, r9
 8006504:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006508:	4641      	mov	r1, r8
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 f9cc 	bl	80068a8 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_>
                    // include it
                    this->fuzzyComposition->addPoint(newPointC, newPertinenceC);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	68db      	ldr	r3, [r3, #12]
 8006514:	6a39      	ldr	r1, [r7, #32]
 8006516:	69fa      	ldr	r2, [r7, #28]
 8006518:	4618      	mov	r0, r3
 800651a:	f7ff f9b5 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
 800651e:	e120      	b.n	8006762 <_ZN11FuzzyOutput8truncateEv+0x4d6>
                }
            }
            // if until now, it was not a triangle
            // check if (B <> C), if true, it is a trapeze (this code is the same of the triangle, except when the pertinence is 1.0, here we include the two points [B and C], because they are not equal)
            else if (aux->fuzzySet->getPointB() != aux->fuzzySet->getPointC())
 8006520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4618      	mov	r0, r3
 8006526:	f000 fe08 	bl	800713a <_ZN8FuzzySet9getPointBEv>
 800652a:	4604      	mov	r4, r0
 800652c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4618      	mov	r0, r3
 8006532:	f000 fe0d 	bl	8007150 <_ZN8FuzzySet9getPointCEv>
 8006536:	4603      	mov	r3, r0
 8006538:	2201      	movs	r2, #1
 800653a:	4615      	mov	r5, r2
 800653c:	4619      	mov	r1, r3
 800653e:	4620      	mov	r0, r4
 8006540:	f7fa fd94 	bl	800106c <__aeabi_fcmpeq>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d001      	beq.n	800654e <_ZN11FuzzyOutput8truncateEv+0x2c2>
 800654a:	2300      	movs	r3, #0
 800654c:	461d      	mov	r5, r3
 800654e:	b2eb      	uxtb	r3, r5
 8006550:	2b00      	cmp	r3, #0
 8006552:	f000 80d7 	beq.w	8006704 <_ZN11FuzzyOutput8truncateEv+0x478>
            {
                // check if the pertinence is the max
                if (aux->fuzzySet->getPertinence() == 1.0)
 8006556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4618      	mov	r0, r3
 800655c:	f000 ff1c 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006560:	4603      	mov	r3, r0
 8006562:	2201      	movs	r2, #1
 8006564:	4614      	mov	r4, r2
 8006566:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800656a:	4618      	mov	r0, r3
 800656c:	f7fa fd7e 	bl	800106c <__aeabi_fcmpeq>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d101      	bne.n	800657a <_ZN11FuzzyOutput8truncateEv+0x2ee>
 8006576:	2300      	movs	r3, #0
 8006578:	461c      	mov	r4, r3
 800657a:	b2e3      	uxtb	r3, r4
 800657c:	2b00      	cmp	r3, #0
 800657e:	d026      	beq.n	80065ce <_ZN11FuzzyOutput8truncateEv+0x342>
                {
                    // include it
                    this->fuzzyComposition->addPoint(aux->fuzzySet->getPointB(), aux->fuzzySet->getPertinence());
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	68dc      	ldr	r4, [r3, #12]
 8006584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4618      	mov	r0, r3
 800658a:	f000 fdd6 	bl	800713a <_ZN8FuzzySet9getPointBEv>
 800658e:	4605      	mov	r5, r0
 8006590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4618      	mov	r0, r3
 8006596:	f000 feff 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 800659a:	4603      	mov	r3, r0
 800659c:	461a      	mov	r2, r3
 800659e:	4629      	mov	r1, r5
 80065a0:	4620      	mov	r0, r4
 80065a2:	f7ff f971 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
                    // include it
                    this->fuzzyComposition->addPoint(aux->fuzzySet->getPointC(), aux->fuzzySet->getPertinence());
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	68dc      	ldr	r4, [r3, #12]
 80065aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4618      	mov	r0, r3
 80065b0:	f000 fdce 	bl	8007150 <_ZN8FuzzySet9getPointCEv>
 80065b4:	4605      	mov	r5, r0
 80065b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f000 feec 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 80065c0:	4603      	mov	r3, r0
 80065c2:	461a      	mov	r2, r3
 80065c4:	4629      	mov	r1, r5
 80065c6:	4620      	mov	r0, r4
 80065c8:	f7ff f95e 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
 80065cc:	e0c9      	b.n	8006762 <_ZN11FuzzyOutput8truncateEv+0x4d6>
                }
                // if the pertinence is below the max, and it is a triangle, calculate the new point B and C
                else
                {
                    // initiate a new point with current values of B
                    float newPointB = aux->fuzzySet->getPointB();
 80065ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4618      	mov	r0, r3
 80065d4:	f000 fdb1 	bl	800713a <_ZN8FuzzySet9getPointBEv>
 80065d8:	4603      	mov	r3, r0
 80065da:	61bb      	str	r3, [r7, #24]
                    float newPertinenceB = aux->fuzzySet->getPertinence();
 80065dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4618      	mov	r0, r3
 80065e2:	f000 fed9 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 80065e6:	4603      	mov	r3, r0
 80065e8:	617b      	str	r3, [r7, #20]
                    // rebuild the new point finding the intersection of two lines, the first is the segment from A to B (pertinence here is the y) and the segment of truncate, from A to D
                    this->rebuild(aux->fuzzySet->getPointA(), 0.0, aux->fuzzySet->getPointB(), 1.0, aux->fuzzySet->getPointA(), aux->fuzzySet->getPertinence(), aux->fuzzySet->getPointD(), aux->fuzzySet->getPertinence(), &newPointB, &newPertinenceB);
 80065ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4618      	mov	r0, r3
 80065f0:	f000 fd98 	bl	8007124 <_ZN8FuzzySet9getPointAEv>
 80065f4:	4680      	mov	r8, r0
 80065f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4618      	mov	r0, r3
 80065fc:	f000 fd9d 	bl	800713a <_ZN8FuzzySet9getPointBEv>
 8006600:	4681      	mov	r9, r0
 8006602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4618      	mov	r0, r3
 8006608:	f000 fd8c 	bl	8007124 <_ZN8FuzzySet9getPointAEv>
 800660c:	4604      	mov	r4, r0
 800660e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4618      	mov	r0, r3
 8006614:	f000 fec0 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006618:	4605      	mov	r5, r0
 800661a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4618      	mov	r0, r3
 8006620:	f000 fda1 	bl	8007166 <_ZN8FuzzySet9getPointDEv>
 8006624:	4606      	mov	r6, r0
 8006626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4618      	mov	r0, r3
 800662c:	f000 feb4 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006630:	4602      	mov	r2, r0
 8006632:	f107 0314 	add.w	r3, r7, #20
 8006636:	9306      	str	r3, [sp, #24]
 8006638:	f107 0318 	add.w	r3, r7, #24
 800663c:	9305      	str	r3, [sp, #20]
 800663e:	9204      	str	r2, [sp, #16]
 8006640:	9603      	str	r6, [sp, #12]
 8006642:	9502      	str	r5, [sp, #8]
 8006644:	9401      	str	r4, [sp, #4]
 8006646:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800664a:	9300      	str	r3, [sp, #0]
 800664c:	464b      	mov	r3, r9
 800664e:	f04f 0200 	mov.w	r2, #0
 8006652:	4641      	mov	r1, r8
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 f927 	bl	80068a8 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_>
                    // include it
                    this->fuzzyComposition->addPoint(newPointB, newPertinenceB);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	69b9      	ldr	r1, [r7, #24]
 8006660:	697a      	ldr	r2, [r7, #20]
 8006662:	4618      	mov	r0, r3
 8006664:	f7ff f910 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
                    // initiate a new point with current values of C
                    float newPointC = aux->fuzzySet->getPointC();
 8006668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4618      	mov	r0, r3
 800666e:	f000 fd6f 	bl	8007150 <_ZN8FuzzySet9getPointCEv>
 8006672:	4603      	mov	r3, r0
 8006674:	613b      	str	r3, [r7, #16]
                    float newPertinenceC = aux->fuzzySet->getPertinence();
 8006676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4618      	mov	r0, r3
 800667c:	f000 fe8c 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006680:	4603      	mov	r3, r0
 8006682:	60fb      	str	r3, [r7, #12]
                    // rebuild the new point finding the intersection of two lines, the first is the segment from C to D (pertinence here is the y) and the segment of truncate, from A to D
                    this->rebuild(aux->fuzzySet->getPointC(), 1.0, aux->fuzzySet->getPointD(), 0.0, aux->fuzzySet->getPointA(), aux->fuzzySet->getPertinence(), aux->fuzzySet->getPointD(), aux->fuzzySet->getPertinence(), &newPointC, &newPertinenceC);
 8006684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4618      	mov	r0, r3
 800668a:	f000 fd61 	bl	8007150 <_ZN8FuzzySet9getPointCEv>
 800668e:	4680      	mov	r8, r0
 8006690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4618      	mov	r0, r3
 8006696:	f000 fd66 	bl	8007166 <_ZN8FuzzySet9getPointDEv>
 800669a:	4681      	mov	r9, r0
 800669c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4618      	mov	r0, r3
 80066a2:	f000 fd3f 	bl	8007124 <_ZN8FuzzySet9getPointAEv>
 80066a6:	4604      	mov	r4, r0
 80066a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4618      	mov	r0, r3
 80066ae:	f000 fe73 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 80066b2:	4605      	mov	r5, r0
 80066b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4618      	mov	r0, r3
 80066ba:	f000 fd54 	bl	8007166 <_ZN8FuzzySet9getPointDEv>
 80066be:	4606      	mov	r6, r0
 80066c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4618      	mov	r0, r3
 80066c6:	f000 fe67 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 80066ca:	4602      	mov	r2, r0
 80066cc:	f107 030c 	add.w	r3, r7, #12
 80066d0:	9306      	str	r3, [sp, #24]
 80066d2:	f107 0310 	add.w	r3, r7, #16
 80066d6:	9305      	str	r3, [sp, #20]
 80066d8:	9204      	str	r2, [sp, #16]
 80066da:	9603      	str	r6, [sp, #12]
 80066dc:	9502      	str	r5, [sp, #8]
 80066de:	9401      	str	r4, [sp, #4]
 80066e0:	f04f 0300 	mov.w	r3, #0
 80066e4:	9300      	str	r3, [sp, #0]
 80066e6:	464b      	mov	r3, r9
 80066e8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80066ec:	4641      	mov	r1, r8
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 f8da 	bl	80068a8 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_>
                    // include it
                    this->fuzzyComposition->addPoint(newPointC, newPertinenceC);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	6939      	ldr	r1, [r7, #16]
 80066fa:	68fa      	ldr	r2, [r7, #12]
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7ff f8c3 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
 8006702:	e02e      	b.n	8006762 <_ZN11FuzzyOutput8truncateEv+0x4d6>
            }
            // if it is not a triangle non a trapeze, it is a singleton
            else
            {
                // include it
                this->fuzzyComposition->addPoint(aux->fuzzySet->getPointB(), 0.0);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	68dc      	ldr	r4, [r3, #12]
 8006708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4618      	mov	r0, r3
 800670e:	f000 fd14 	bl	800713a <_ZN8FuzzySet9getPointBEv>
 8006712:	4603      	mov	r3, r0
 8006714:	f04f 0200 	mov.w	r2, #0
 8006718:	4619      	mov	r1, r3
 800671a:	4620      	mov	r0, r4
 800671c:	f7ff f8b4 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
                // include it
                this->fuzzyComposition->addPoint(aux->fuzzySet->getPointB(), aux->fuzzySet->getPertinence());
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	68dc      	ldr	r4, [r3, #12]
 8006724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4618      	mov	r0, r3
 800672a:	f000 fd06 	bl	800713a <_ZN8FuzzySet9getPointBEv>
 800672e:	4605      	mov	r5, r0
 8006730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4618      	mov	r0, r3
 8006736:	f000 fe2f 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 800673a:	4603      	mov	r3, r0
 800673c:	461a      	mov	r2, r3
 800673e:	4629      	mov	r1, r5
 8006740:	4620      	mov	r0, r4
 8006742:	f7ff f8a1 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
                // include it
                this->fuzzyComposition->addPoint(aux->fuzzySet->getPointB(), 0.0);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	68dc      	ldr	r4, [r3, #12]
 800674a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4618      	mov	r0, r3
 8006750:	f000 fcf3 	bl	800713a <_ZN8FuzzySet9getPointBEv>
 8006754:	4603      	mov	r3, r0
 8006756:	f04f 0200 	mov.w	r2, #0
 800675a:	4619      	mov	r1, r3
 800675c:	4620      	mov	r0, r4
 800675e:	f7ff f893 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
            }
            // Check if it is not a "trapeze" without its right triangle or singleton, before include the point D
            if (aux->fuzzySet->getPointC() != aux->fuzzySet->getPointD())
 8006762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4618      	mov	r0, r3
 8006768:	f000 fcf2 	bl	8007150 <_ZN8FuzzySet9getPointCEv>
 800676c:	4604      	mov	r4, r0
 800676e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4618      	mov	r0, r3
 8006774:	f000 fcf7 	bl	8007166 <_ZN8FuzzySet9getPointDEv>
 8006778:	4603      	mov	r3, r0
 800677a:	2201      	movs	r2, #1
 800677c:	4615      	mov	r5, r2
 800677e:	4619      	mov	r1, r3
 8006780:	4620      	mov	r0, r4
 8006782:	f7fa fc73 	bl	800106c <__aeabi_fcmpeq>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d001      	beq.n	8006790 <_ZN11FuzzyOutput8truncateEv+0x504>
 800678c:	2300      	movs	r3, #0
 800678e:	461d      	mov	r5, r3
 8006790:	b2eb      	uxtb	r3, r5
 8006792:	2b00      	cmp	r3, #0
 8006794:	d00d      	beq.n	80067b2 <_ZN11FuzzyOutput8truncateEv+0x526>
            {
                // include it
                this->fuzzyComposition->addPoint(aux->fuzzySet->getPointD(), 0.0);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	68dc      	ldr	r4, [r3, #12]
 800679a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4618      	mov	r0, r3
 80067a0:	f000 fce1 	bl	8007166 <_ZN8FuzzySet9getPointDEv>
 80067a4:	4603      	mov	r3, r0
 80067a6:	f04f 0200 	mov.w	r2, #0
 80067aa:	4619      	mov	r1, r3
 80067ac:	4620      	mov	r0, r4
 80067ae:	f7ff f86b 	bl	8005888 <_ZN16FuzzyComposition8addPointEff>
            }
        }
        aux = aux->next;
 80067b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (aux != NULL)
 80067b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	f47f ad74 	bne.w	80062a8 <_ZN11FuzzyOutput8truncateEv+0x1c>
    }
    // call build from FuzzyComposition for its self building
    this->fuzzyComposition->build();
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	4618      	mov	r0, r3
 80067c6:	f7ff f8a3 	bl	8005910 <_ZN16FuzzyComposition5buildEv>
    return true;
 80067ca:	2301      	movs	r3, #1
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3734      	adds	r7, #52	@ 0x34
 80067d0:	46bd      	mov	sp, r7
 80067d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080067d6 <_ZN11FuzzyOutput14getCrispOutputEv>:

// Method to run the calculate of FuzzyComposition and return the result
float FuzzyOutput::getCrispOutput()
{
 80067d6:	b580      	push	{r7, lr}
 80067d8:	b082      	sub	sp, #8
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
    return this->fuzzyComposition->calculate();
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	68db      	ldr	r3, [r3, #12]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7ff f8dc 	bl	80059a0 <_ZN16FuzzyComposition9calculateEv>
 80067e8:	4603      	mov	r3, r0
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3708      	adds	r7, #8
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <_ZN11FuzzyOutput5orderEv>:

// Method to sort the FuzzySet by the reference of the point A in an ascending order
// It is just a simple Bubble Sort
bool FuzzyOutput::order()
{
 80067f2:	b5b0      	push	{r4, r5, r7, lr}
 80067f4:	b084      	sub	sp, #16
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
    // instantiating some auxiliary variables
    fuzzySetArray *aux1 = this->fuzzySets;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	60fb      	str	r3, [r7, #12]
    fuzzySetArray *aux2 = this->fuzzySets;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	60bb      	str	r3, [r7, #8]
    // while not in the end of the array, iterate
    while (aux1 != NULL)
 8006806:	e031      	b.n	800686c <_ZN11FuzzyOutput5orderEv+0x7a>
    {
        // iterate again to ensure all matches, for the worst case (complet inversion)
        while (aux2 != NULL)
        {
            // check if not in the last element
            if (aux2->next != NULL)
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d021      	beq.n	8006854 <_ZN11FuzzyOutput5orderEv+0x62>
            {
                // check if the point from the first is bigger the the second
                if (aux2->fuzzySet->getPointA() > aux2->next->fuzzySet->getPointA())
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4618      	mov	r0, r3
 8006816:	f000 fc85 	bl	8007124 <_ZN8FuzzySet9getPointAEv>
 800681a:	4604      	mov	r4, r0
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4618      	mov	r0, r3
 8006824:	f000 fc7e 	bl	8007124 <_ZN8FuzzySet9getPointAEv>
 8006828:	4603      	mov	r3, r0
 800682a:	2201      	movs	r2, #1
 800682c:	4615      	mov	r5, r2
 800682e:	4619      	mov	r1, r3
 8006830:	4620      	mov	r0, r4
 8006832:	f7fa fc43 	bl	80010bc <__aeabi_fcmpgt>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d101      	bne.n	8006840 <_ZN11FuzzyOutput5orderEv+0x4e>
 800683c:	2300      	movs	r3, #0
 800683e:	461d      	mov	r5, r3
 8006840:	b2eb      	uxtb	r3, r5
 8006842:	2b00      	cmp	r3, #0
 8006844:	d006      	beq.n	8006854 <_ZN11FuzzyOutput5orderEv+0x62>
                {
                    // if true, swap the FuzzySet
                    this->swap(aux2, aux2->next);
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	461a      	mov	r2, r3
 800684c:	68b9      	ldr	r1, [r7, #8]
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 f814 	bl	800687c <_ZN11FuzzyOutput4swapEP13fuzzySetArrayS1_>
                }
            }
            aux2 = aux2->next;
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	60bb      	str	r3, [r7, #8]
        while (aux2 != NULL)
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1d3      	bne.n	8006808 <_ZN11FuzzyOutput5orderEv+0x16>
        }
        // restarting the second auxiliary variable
        aux2 = this->fuzzySets;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	60bb      	str	r3, [r7, #8]
        aux1 = aux1->next;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	60fb      	str	r3, [r7, #12]
    while (aux1 != NULL)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d1f3      	bne.n	800685a <_ZN11FuzzyOutput5orderEv+0x68>
    }
    return true;
 8006872:	2301      	movs	r3, #1
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bdb0      	pop	{r4, r5, r7, pc}

0800687c <_ZN11FuzzyOutput4swapEP13fuzzySetArrayS1_>:

// PRIVATE METHODS

// Method to invert the values (references) of two FuzzySet
bool FuzzyOutput::swap(fuzzySetArray *fuzzySetA, fuzzySetArray *fuzzySetB)
{
 800687c:	b480      	push	{r7}
 800687e:	b087      	sub	sp, #28
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
    // put the first into an auxiliary variable
    FuzzySet *aux = fuzzySetA->fuzzySet;
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	617b      	str	r3, [r7, #20]
    // put the second into the first
    fuzzySetA->fuzzySet = fuzzySetB->fuzzySet;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	601a      	str	r2, [r3, #0]
    // put the auxiliary into the second
    fuzzySetB->fuzzySet = aux;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	697a      	ldr	r2, [r7, #20]
 800689a:	601a      	str	r2, [r3, #0]
    return true;
 800689c:	2301      	movs	r3, #1
}
 800689e:	4618      	mov	r0, r3
 80068a0:	371c      	adds	r7, #28
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bc80      	pop	{r7}
 80068a6:	4770      	bx	lr

080068a8 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_>:

// Method to rebuild some point, the new point is calculated finding the intersection between two lines
bool FuzzyOutput::rebuild(float x1, float y1, float x2, float y2, float x3, float y3, float x4, float y4, float *point, float *pertinence)
{
 80068a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068ac:	b08d      	sub	sp, #52	@ 0x34
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6178      	str	r0, [r7, #20]
 80068b2:	6139      	str	r1, [r7, #16]
 80068b4:	60fa      	str	r2, [r7, #12]
 80068b6:	60bb      	str	r3, [r7, #8]
    // help variables
    float denom, numera, numerb;
    float mua, mub;
    // calculate the denominator and numerator
    denom = (y4 - y3) * (x2 - x1) - (x4 - x3) * (y2 - y1);
 80068b8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80068ba:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80068bc:	f7fa f938 	bl	8000b30 <__aeabi_fsub>
 80068c0:	4603      	mov	r3, r0
 80068c2:	461e      	mov	r6, r3
 80068c4:	6939      	ldr	r1, [r7, #16]
 80068c6:	68b8      	ldr	r0, [r7, #8]
 80068c8:	f7fa f932 	bl	8000b30 <__aeabi_fsub>
 80068cc:	4603      	mov	r3, r0
 80068ce:	4619      	mov	r1, r3
 80068d0:	4630      	mov	r0, r6
 80068d2:	f7fa fa37 	bl	8000d44 <__aeabi_fmul>
 80068d6:	4603      	mov	r3, r0
 80068d8:	461e      	mov	r6, r3
 80068da:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80068dc:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80068de:	f7fa f927 	bl	8000b30 <__aeabi_fsub>
 80068e2:	4603      	mov	r3, r0
 80068e4:	607b      	str	r3, [r7, #4]
 80068e6:	68f9      	ldr	r1, [r7, #12]
 80068e8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80068ea:	f7fa f921 	bl	8000b30 <__aeabi_fsub>
 80068ee:	4603      	mov	r3, r0
 80068f0:	4619      	mov	r1, r3
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f7fa fa26 	bl	8000d44 <__aeabi_fmul>
 80068f8:	4603      	mov	r3, r0
 80068fa:	4619      	mov	r1, r3
 80068fc:	4630      	mov	r0, r6
 80068fe:	f7fa f917 	bl	8000b30 <__aeabi_fsub>
 8006902:	4603      	mov	r3, r0
 8006904:	62fb      	str	r3, [r7, #44]	@ 0x2c
    numera = (x4 - x3) * (y1 - y3) - (y4 - y3) * (x1 - x3);
 8006906:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8006908:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800690a:	f7fa f911 	bl	8000b30 <__aeabi_fsub>
 800690e:	4603      	mov	r3, r0
 8006910:	461e      	mov	r6, r3
 8006912:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006914:	68f8      	ldr	r0, [r7, #12]
 8006916:	f7fa f90b 	bl	8000b30 <__aeabi_fsub>
 800691a:	4603      	mov	r3, r0
 800691c:	4619      	mov	r1, r3
 800691e:	4630      	mov	r0, r6
 8006920:	f7fa fa10 	bl	8000d44 <__aeabi_fmul>
 8006924:	4603      	mov	r3, r0
 8006926:	461e      	mov	r6, r3
 8006928:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800692a:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800692c:	f7fa f900 	bl	8000b30 <__aeabi_fsub>
 8006930:	4603      	mov	r3, r0
 8006932:	607b      	str	r3, [r7, #4]
 8006934:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8006936:	6938      	ldr	r0, [r7, #16]
 8006938:	f7fa f8fa 	bl	8000b30 <__aeabi_fsub>
 800693c:	4603      	mov	r3, r0
 800693e:	4619      	mov	r1, r3
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f7fa f9ff 	bl	8000d44 <__aeabi_fmul>
 8006946:	4603      	mov	r3, r0
 8006948:	4619      	mov	r1, r3
 800694a:	4630      	mov	r0, r6
 800694c:	f7fa f8f0 	bl	8000b30 <__aeabi_fsub>
 8006950:	4603      	mov	r3, r0
 8006952:	62bb      	str	r3, [r7, #40]	@ 0x28
    numerb = (x2 - x1) * (y1 - y3) - (y2 - y1) * (x1 - x3);
 8006954:	6939      	ldr	r1, [r7, #16]
 8006956:	68b8      	ldr	r0, [r7, #8]
 8006958:	f7fa f8ea 	bl	8000b30 <__aeabi_fsub>
 800695c:	4603      	mov	r3, r0
 800695e:	461e      	mov	r6, r3
 8006960:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006962:	68f8      	ldr	r0, [r7, #12]
 8006964:	f7fa f8e4 	bl	8000b30 <__aeabi_fsub>
 8006968:	4603      	mov	r3, r0
 800696a:	4619      	mov	r1, r3
 800696c:	4630      	mov	r0, r6
 800696e:	f7fa f9e9 	bl	8000d44 <__aeabi_fmul>
 8006972:	4603      	mov	r3, r0
 8006974:	461e      	mov	r6, r3
 8006976:	68f9      	ldr	r1, [r7, #12]
 8006978:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800697a:	f7fa f8d9 	bl	8000b30 <__aeabi_fsub>
 800697e:	4603      	mov	r3, r0
 8006980:	607b      	str	r3, [r7, #4]
 8006982:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8006984:	6938      	ldr	r0, [r7, #16]
 8006986:	f7fa f8d3 	bl	8000b30 <__aeabi_fsub>
 800698a:	4603      	mov	r3, r0
 800698c:	4619      	mov	r1, r3
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f7fa f9d8 	bl	8000d44 <__aeabi_fmul>
 8006994:	4603      	mov	r3, r0
 8006996:	4619      	mov	r1, r3
 8006998:	4630      	mov	r0, r6
 800699a:	f7fa f8c9 	bl	8000b30 <__aeabi_fsub>
 800699e:	4603      	mov	r3, r0
 80069a0:	627b      	str	r3, [r7, #36]	@ 0x24
    // if negative, convert to positive
    if (denom < 0.0)
 80069a2:	f04f 0100 	mov.w	r1, #0
 80069a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80069a8:	f7fa fb6a 	bl	8001080 <__aeabi_fcmplt>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d00d      	beq.n	80069ce <_ZN11FuzzyOutput7rebuildEffffffffPfS0_+0x126>
    {
        denom *= -1.0;
 80069b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80069b4:	f7f9 fd38 	bl	8000428 <__aeabi_f2d>
 80069b8:	4602      	mov	r2, r0
 80069ba:	460b      	mov	r3, r1
 80069bc:	4692      	mov	sl, r2
 80069be:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 80069c2:	4650      	mov	r0, sl
 80069c4:	4659      	mov	r1, fp
 80069c6:	f7fa f85f 	bl	8000a88 <__aeabi_d2f>
 80069ca:	4603      	mov	r3, r0
 80069cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    // If the denominator is zero or close to it, it means that the lines are parallels, so return false for intersection
    if (denom < EPSILON_VALUE)
 80069ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80069d0:	f7f9 fd2a 	bl	8000428 <__aeabi_f2d>
 80069d4:	a346      	add	r3, pc, #280	@ (adr r3, 8006af0 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_+0x248>)
 80069d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069da:	f7f9 ffef 	bl	80009bc <__aeabi_dcmplt>
 80069de:	4603      	mov	r3, r0
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d001      	beq.n	80069e8 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_+0x140>
    {
        // return false for intersection
        return false;
 80069e4:	2300      	movs	r3, #0
 80069e6:	e07e      	b.n	8006ae6 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_+0x23e>
    }
    // if negative, convert to positive
    if (numera < 0.0)
 80069e8:	f04f 0100 	mov.w	r1, #0
 80069ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069ee:	f7fa fb47 	bl	8001080 <__aeabi_fcmplt>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d00d      	beq.n	8006a14 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_+0x16c>
    {
        numera *= -1.0;
 80069f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069fa:	f7f9 fd15 	bl	8000428 <__aeabi_f2d>
 80069fe:	4602      	mov	r2, r0
 8006a00:	460b      	mov	r3, r1
 8006a02:	4690      	mov	r8, r2
 8006a04:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8006a08:	4640      	mov	r0, r8
 8006a0a:	4649      	mov	r1, r9
 8006a0c:	f7fa f83c 	bl	8000a88 <__aeabi_d2f>
 8006a10:	4603      	mov	r3, r0
 8006a12:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
    // if negative, convert to positive
    if (numerb < 0.0)
 8006a14:	f04f 0100 	mov.w	r1, #0
 8006a18:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006a1a:	f7fa fb31 	bl	8001080 <__aeabi_fcmplt>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d00d      	beq.n	8006a40 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_+0x198>
    {
        numerb *= -1.0;
 8006a24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006a26:	f7f9 fcff 	bl	8000428 <__aeabi_f2d>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	4614      	mov	r4, r2
 8006a30:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8006a34:	4620      	mov	r0, r4
 8006a36:	4629      	mov	r1, r5
 8006a38:	f7fa f826 	bl	8000a88 <__aeabi_d2f>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    // verify if has intersection between the segments
    mua = numera / denom;
 8006a40:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a44:	f7fa fa32 	bl	8000eac <__aeabi_fdiv>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	623b      	str	r3, [r7, #32]
    mub = numerb / denom;
 8006a4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a4e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006a50:	f7fa fa2c 	bl	8000eac <__aeabi_fdiv>
 8006a54:	4603      	mov	r3, r0
 8006a56:	61fb      	str	r3, [r7, #28]
    if (mua < 0.0 || mua > 1.0 || mub < 0.0 || mub > 1.0)
 8006a58:	f04f 0100 	mov.w	r1, #0
 8006a5c:	6a38      	ldr	r0, [r7, #32]
 8006a5e:	f7fa fb0f 	bl	8001080 <__aeabi_fcmplt>
 8006a62:	4603      	mov	r3, r0
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d117      	bne.n	8006a98 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_+0x1f0>
 8006a68:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8006a6c:	6a38      	ldr	r0, [r7, #32]
 8006a6e:	f7fa fb25 	bl	80010bc <__aeabi_fcmpgt>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d10f      	bne.n	8006a98 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_+0x1f0>
 8006a78:	f04f 0100 	mov.w	r1, #0
 8006a7c:	69f8      	ldr	r0, [r7, #28]
 8006a7e:	f7fa faff 	bl	8001080 <__aeabi_fcmplt>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d107      	bne.n	8006a98 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_+0x1f0>
 8006a88:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8006a8c:	69f8      	ldr	r0, [r7, #28]
 8006a8e:	f7fa fb15 	bl	80010bc <__aeabi_fcmpgt>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d001      	beq.n	8006a9c <_ZN11FuzzyOutput7rebuildEffffffffPfS0_+0x1f4>
    {
        // return false for intersection
        return false;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	e024      	b.n	8006ae6 <_ZN11FuzzyOutput7rebuildEffffffffPfS0_+0x23e>
    }
    else
    {
        // calculate and setting the new point and pertinence
        *point = x1 + mua * (x2 - x1);
 8006a9c:	6939      	ldr	r1, [r7, #16]
 8006a9e:	68b8      	ldr	r0, [r7, #8]
 8006aa0:	f7fa f846 	bl	8000b30 <__aeabi_fsub>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	6a39      	ldr	r1, [r7, #32]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7fa f94b 	bl	8000d44 <__aeabi_fmul>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	6939      	ldr	r1, [r7, #16]
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f7fa f83e 	bl	8000b34 <__addsf3>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	461a      	mov	r2, r3
 8006abc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006abe:	601a      	str	r2, [r3, #0]
        *pertinence = y1 + mua * (y2 - y1);
 8006ac0:	68f9      	ldr	r1, [r7, #12]
 8006ac2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006ac4:	f7fa f834 	bl	8000b30 <__aeabi_fsub>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	6a39      	ldr	r1, [r7, #32]
 8006acc:	4618      	mov	r0, r3
 8006ace:	f7fa f939 	bl	8000d44 <__aeabi_fmul>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	68f9      	ldr	r1, [r7, #12]
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7fa f82c 	bl	8000b34 <__addsf3>
 8006adc:	4603      	mov	r3, r0
 8006ade:	461a      	mov	r2, r3
 8006ae0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ae2:	601a      	str	r2, [r3, #0]
        // return true for intersection
        return true;
 8006ae4:	2301      	movs	r3, #1
    }
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3734      	adds	r7, #52	@ 0x34
 8006aea:	46bd      	mov	sp, r7
 8006aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006af0:	d2f1a9fc 	.word	0xd2f1a9fc
 8006af4:	3f50624d 	.word	0x3f50624d

08006af8 <_ZN9FuzzyRuleC1EiP19FuzzyRuleAntecedentP19FuzzyRuleConsequent>:
// CONTRUCTORS
FuzzyRule::FuzzyRule()
{
}

FuzzyRule::FuzzyRule(int index, FuzzyRuleAntecedent *fuzzyRuleAntecedent, FuzzyRuleConsequent *fuzzyRuleConsequent)
 8006af8:	b480      	push	{r7}
 8006afa:	b085      	sub	sp, #20
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	60f8      	str	r0, [r7, #12]
 8006b00:	60b9      	str	r1, [r7, #8]
 8006b02:	607a      	str	r2, [r7, #4]
 8006b04:	603b      	str	r3, [r7, #0]
{
    this->index = index;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	68ba      	ldr	r2, [r7, #8]
 8006b0a:	601a      	str	r2, [r3, #0]
    this->fired = false;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	711a      	strb	r2, [r3, #4]
    this->fuzzyRuleAntecedent = fuzzyRuleAntecedent;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	609a      	str	r2, [r3, #8]
    this->fuzzyRuleConsequent = fuzzyRuleConsequent;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	683a      	ldr	r2, [r7, #0]
 8006b1c:	60da      	str	r2, [r3, #12]
}
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	4618      	mov	r0, r3
 8006b22:	3714      	adds	r7, #20
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bc80      	pop	{r7}
 8006b28:	4770      	bx	lr

08006b2a <_ZN9FuzzyRule18evaluateExpressionEv>:
    return this->index;
}

// Method to evaluate the total expression
bool FuzzyRule::evaluateExpression()
{
 8006b2a:	b580      	push	{r7, lr}
 8006b2c:	b084      	sub	sp, #16
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]
    // check if the FuzzyRuleAntecedent and FuzzyRuleConsequent are valid
    if (this->fuzzyRuleAntecedent != NULL && this->fuzzyRuleConsequent != NULL)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d01e      	beq.n	8006b78 <_ZN9FuzzyRule18evaluateExpressionEv+0x4e>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d01a      	beq.n	8006b78 <_ZN9FuzzyRule18evaluateExpressionEv+0x4e>
    {
        // call the evaluator in the FuzzyRuleAntecedent
        float powerOfAntecedent = this->fuzzyRuleAntecedent->evaluate();
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	4618      	mov	r0, r3
 8006b48:	f000 f86e 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006b4c:	60f8      	str	r0, [r7, #12]
        // if the power of FuzzyRuleAntecedent is bigget the 0.0, this rule was fired, else, no
        (powerOfAntecedent > 0.0) ? (this->fired = true) : (this->fired = false);
 8006b4e:	f04f 0100 	mov.w	r1, #0
 8006b52:	68f8      	ldr	r0, [r7, #12]
 8006b54:	f7fa fab2 	bl	80010bc <__aeabi_fcmpgt>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d003      	beq.n	8006b66 <_ZN9FuzzyRule18evaluateExpressionEv+0x3c>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2201      	movs	r2, #1
 8006b62:	711a      	strb	r2, [r3, #4]
 8006b64:	e002      	b.n	8006b6c <_ZN9FuzzyRule18evaluateExpressionEv+0x42>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	711a      	strb	r2, [r3, #4]
        // pass the power of FuzzyRuleAntecedent to FuzzyRuleConsequent by its evaluator
        this->fuzzyRuleConsequent->evaluate(powerOfAntecedent);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	68f9      	ldr	r1, [r7, #12]
 8006b72:	4618      	mov	r0, r3
 8006b74:	f000 fa9f 	bl	80070b6 <_ZN19FuzzyRuleConsequent8evaluateEf>
    }
    return this->fired;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	791b      	ldrb	r3, [r3, #4]
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3710      	adds	r7, #16
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <_ZN19FuzzyRuleAntecedentC1Ev>:
 *                      Kannya Leal <kannyal@hotmail.com>
 */
#include "FuzzyRuleAntecedent.h"

// CONTRUCTORS
FuzzyRuleAntecedent::FuzzyRuleAntecedent()
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
{
    // set the initial values
    this->op = 0;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	601a      	str	r2, [r3, #0]
    this->mode = 0;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	605a      	str	r2, [r3, #4]
    this->fuzzySet1 = NULL;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	609a      	str	r2, [r3, #8]
    this->fuzzySet2 = NULL;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	60da      	str	r2, [r3, #12]
    this->fuzzyRuleAntecedent1 = NULL;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	611a      	str	r2, [r3, #16]
    this->fuzzyRuleAntecedent2 = NULL;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	615a      	str	r2, [r3, #20]
}
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	370c      	adds	r7, #12
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bc80      	pop	{r7}
 8006bba:	4770      	bx	lr

08006bbc <_ZN19FuzzyRuleAntecedent10joinSingleEP8FuzzySet>:

// PUBLIC METHODS

// Method to create a FuzzyRuleAntecedent with just one single FuzzySet
bool FuzzyRuleAntecedent::joinSingle(FuzzySet *fuzzySet)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	6039      	str	r1, [r7, #0]
    // check if FuzzySet is not null
    if (fuzzySet != NULL)
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d007      	beq.n	8006bdc <_ZN19FuzzyRuleAntecedent10joinSingleEP8FuzzySet+0x20>
    {
        // set the mode and reference
        this->mode = MODE_FS;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	605a      	str	r2, [r3, #4]
        this->fuzzySet1 = fuzzySet;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	683a      	ldr	r2, [r7, #0]
 8006bd6:	609a      	str	r2, [r3, #8]
        return true;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e000      	b.n	8006bde <_ZN19FuzzyRuleAntecedent10joinSingleEP8FuzzySet+0x22>
    }
    return false;
 8006bdc:	2300      	movs	r3, #0
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	370c      	adds	r7, #12
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bc80      	pop	{r7}
 8006be6:	4770      	bx	lr

08006be8 <_ZN19FuzzyRuleAntecedent11joinWithANDEP8FuzzySetS1_>:

// Method to create a FuzzyRuleAntecedent with two FuzzySet, with AND
bool FuzzyRuleAntecedent::joinWithAND(FuzzySet *fuzzySet1, FuzzySet *fuzzySet2)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b085      	sub	sp, #20
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
    // check if two FuzzySet are valid
    if (fuzzySet1 != NULL && fuzzySet2 != NULL)
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d010      	beq.n	8006c1c <_ZN19FuzzyRuleAntecedent11joinWithANDEP8FuzzySetS1_+0x34>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d00d      	beq.n	8006c1c <_ZN19FuzzyRuleAntecedent11joinWithANDEP8FuzzySetS1_+0x34>
    {
        // set the mode and references
        this->op = OP_AND;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2201      	movs	r2, #1
 8006c04:	601a      	str	r2, [r3, #0]
        this->mode = MODE_FS_FS;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2202      	movs	r2, #2
 8006c0a:	605a      	str	r2, [r3, #4]
        this->fuzzySet1 = fuzzySet1;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	68ba      	ldr	r2, [r7, #8]
 8006c10:	609a      	str	r2, [r3, #8]
        this->fuzzySet2 = fuzzySet2;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	60da      	str	r2, [r3, #12]
        return true;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e000      	b.n	8006c1e <_ZN19FuzzyRuleAntecedent11joinWithANDEP8FuzzySetS1_+0x36>
    }
    return false;
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3714      	adds	r7, #20
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bc80      	pop	{r7}
 8006c26:	4770      	bx	lr

08006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>:
    return false;
}

// Method to evaluate this FuzzyRuleAntecedent
float FuzzyRuleAntecedent::evaluate()
{
 8006c28:	b5b0      	push	{r4, r5, r7, lr}
 8006c2a:	b082      	sub	sp, #8
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
    // switch by the mode value
    switch (this->mode)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	3b01      	subs	r3, #1
 8006c36:	2b03      	cmp	r3, #3
 8006c38:	f200 81f0 	bhi.w	800701c <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f4>
 8006c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c44 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x1c>)
 8006c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c42:	bf00      	nop
 8006c44:	08006c55 	.word	0x08006c55
 8006c48:	08006c63 	.word	0x08006c63
 8006c4c:	08006da1 	.word	0x08006da1
 8006c50:	08006edf 	.word	0x08006edf
    {
    case MODE_FS:
        // case it is a single FuzzySet join, just return its pertinence
        return this->fuzzySet1->getPertinence();
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f000 fb9d 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	e1de      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
        break;
    case MODE_FS_FS:
        // case it is a join of two FuzzySet, switch by the operator
        switch (this->op)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d002      	beq.n	8006c70 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x48>
 8006c6a:	2b02      	cmp	r3, #2
 8006c6c:	d04c      	beq.n	8006d08 <_ZN19FuzzyRuleAntecedent8evaluateEv+0xe0>
            {
                return 0.0;
            }
            break;
        }
        break;
 8006c6e:	e1d5      	b.n	800701c <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f4>
            if (this->fuzzySet1->getPertinence() > 0.0 && this->fuzzySet2->getPertinence() > 0.0)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	4618      	mov	r0, r3
 8006c76:	f000 fb8f 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	f04f 0100 	mov.w	r1, #0
 8006c80:	4618      	mov	r0, r3
 8006c82:	f7fa fa1b 	bl	80010bc <__aeabi_fcmpgt>
 8006c86:	4603      	mov	r3, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00f      	beq.n	8006cac <_ZN19FuzzyRuleAntecedent8evaluateEv+0x84>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	4618      	mov	r0, r3
 8006c92:	f000 fb81 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006c96:	4603      	mov	r3, r0
 8006c98:	f04f 0100 	mov.w	r1, #0
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f7fa fa0d 	bl	80010bc <__aeabi_fcmpgt>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d001      	beq.n	8006cac <_ZN19FuzzyRuleAntecedent8evaluateEv+0x84>
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e000      	b.n	8006cae <_ZN19FuzzyRuleAntecedent8evaluateEv+0x86>
 8006cac:	2300      	movs	r3, #0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d027      	beq.n	8006d02 <_ZN19FuzzyRuleAntecedent8evaluateEv+0xda>
                if (this->fuzzySet1->getPertinence() < this->fuzzySet2->getPertinence())
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f000 fb6e 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006cbc:	4604      	mov	r4, r0
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f000 fb68 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2201      	movs	r2, #1
 8006ccc:	4615      	mov	r5, r2
 8006cce:	4619      	mov	r1, r3
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	f7fa f9d5 	bl	8001080 <__aeabi_fcmplt>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d101      	bne.n	8006ce0 <_ZN19FuzzyRuleAntecedent8evaluateEv+0xb8>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	461d      	mov	r5, r3
 8006ce0:	b2eb      	uxtb	r3, r5
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d006      	beq.n	8006cf4 <_ZN19FuzzyRuleAntecedent8evaluateEv+0xcc>
                    return this->fuzzySet1->getPertinence();
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	4618      	mov	r0, r3
 8006cec:	f000 fb54 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	e195      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
                    return this->fuzzySet2->getPertinence();
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	68db      	ldr	r3, [r3, #12]
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f000 fb4d 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	e18e      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
                return 0.0;
 8006d02:	f04f 0300 	mov.w	r3, #0
 8006d06:	e18b      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
            if (this->fuzzySet1->getPertinence() > 0.0 || this->fuzzySet2->getPertinence() > 0.0)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f000 fb43 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006d12:	4603      	mov	r3, r0
 8006d14:	f04f 0100 	mov.w	r1, #0
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f7fa f9cf 	bl	80010bc <__aeabi_fcmpgt>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d10d      	bne.n	8006d40 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x118>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f000 fb35 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	f04f 0100 	mov.w	r1, #0
 8006d34:	4618      	mov	r0, r3
 8006d36:	f7fa f9c1 	bl	80010bc <__aeabi_fcmpgt>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x11c>
 8006d40:	2301      	movs	r3, #1
 8006d42:	e000      	b.n	8006d46 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x11e>
 8006d44:	2300      	movs	r3, #0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d027      	beq.n	8006d9a <_ZN19FuzzyRuleAntecedent8evaluateEv+0x172>
                if (this->fuzzySet1->getPertinence() > this->fuzzySet2->getPertinence())
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f000 fb22 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006d54:	4604      	mov	r4, r0
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f000 fb1c 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2201      	movs	r2, #1
 8006d64:	4615      	mov	r5, r2
 8006d66:	4619      	mov	r1, r3
 8006d68:	4620      	mov	r0, r4
 8006d6a:	f7fa f9a7 	bl	80010bc <__aeabi_fcmpgt>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d101      	bne.n	8006d78 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x150>
 8006d74:	2300      	movs	r3, #0
 8006d76:	461d      	mov	r5, r3
 8006d78:	b2eb      	uxtb	r3, r5
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d006      	beq.n	8006d8c <_ZN19FuzzyRuleAntecedent8evaluateEv+0x164>
                    return this->fuzzySet1->getPertinence();
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	4618      	mov	r0, r3
 8006d84:	f000 fb08 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	e149      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
                    return this->fuzzySet2->getPertinence();
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	4618      	mov	r0, r3
 8006d92:	f000 fb01 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006d96:	4603      	mov	r3, r0
 8006d98:	e142      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
                return 0.0;
 8006d9a:	f04f 0300 	mov.w	r3, #0
 8006d9e:	e13f      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
    case MODE_FS_FRA:
        // case it is a join of one FuzzySet and one FuzzyRuleAntecedent, switch by the operator
        switch (this->op)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d002      	beq.n	8006dae <_ZN19FuzzyRuleAntecedent8evaluateEv+0x186>
 8006da8:	2b02      	cmp	r3, #2
 8006daa:	d04c      	beq.n	8006e46 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x21e>
            {
                return 0.0;
            }
            break;
        }
        break;
 8006dac:	e136      	b.n	800701c <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f4>
            if (this->fuzzySet1->getPertinence() > 0.0 && fuzzyRuleAntecedent1->evaluate() > 0.0)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	4618      	mov	r0, r3
 8006db4:	f000 faf0 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006db8:	4603      	mov	r3, r0
 8006dba:	f04f 0100 	mov.w	r1, #0
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f7fa f97c 	bl	80010bc <__aeabi_fcmpgt>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d00f      	beq.n	8006dea <_ZN19FuzzyRuleAntecedent8evaluateEv+0x1c2>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	691b      	ldr	r3, [r3, #16]
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7ff ff2a 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	f04f 0100 	mov.w	r1, #0
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f7fa f96e 	bl	80010bc <__aeabi_fcmpgt>
 8006de0:	4603      	mov	r3, r0
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d001      	beq.n	8006dea <_ZN19FuzzyRuleAntecedent8evaluateEv+0x1c2>
 8006de6:	2301      	movs	r3, #1
 8006de8:	e000      	b.n	8006dec <_ZN19FuzzyRuleAntecedent8evaluateEv+0x1c4>
 8006dea:	2300      	movs	r3, #0
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d027      	beq.n	8006e40 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x218>
                if (this->fuzzySet1->getPertinence() < fuzzyRuleAntecedent1->evaluate())
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	4618      	mov	r0, r3
 8006df6:	f000 facf 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006dfa:	4604      	mov	r4, r0
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	691b      	ldr	r3, [r3, #16]
 8006e00:	4618      	mov	r0, r3
 8006e02:	f7ff ff11 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006e06:	4603      	mov	r3, r0
 8006e08:	2201      	movs	r2, #1
 8006e0a:	4615      	mov	r5, r2
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	4620      	mov	r0, r4
 8006e10:	f7fa f936 	bl	8001080 <__aeabi_fcmplt>
 8006e14:	4603      	mov	r3, r0
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d101      	bne.n	8006e1e <_ZN19FuzzyRuleAntecedent8evaluateEv+0x1f6>
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	461d      	mov	r5, r3
 8006e1e:	b2eb      	uxtb	r3, r5
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d006      	beq.n	8006e32 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x20a>
                    return this->fuzzySet1->getPertinence();
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f000 fab5 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	e0f6      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
                    return fuzzyRuleAntecedent1->evaluate();
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	691b      	ldr	r3, [r3, #16]
 8006e36:	4618      	mov	r0, r3
 8006e38:	f7ff fef6 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	e0ef      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
                return 0.0;
 8006e40:	f04f 0300 	mov.w	r3, #0
 8006e44:	e0ec      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
            if (this->fuzzySet1->getPertinence() > 0.0 || fuzzyRuleAntecedent1->evaluate() > 0.0)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f000 faa4 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006e50:	4603      	mov	r3, r0
 8006e52:	f04f 0100 	mov.w	r1, #0
 8006e56:	4618      	mov	r0, r3
 8006e58:	f7fa f930 	bl	80010bc <__aeabi_fcmpgt>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d10d      	bne.n	8006e7e <_ZN19FuzzyRuleAntecedent8evaluateEv+0x256>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	4618      	mov	r0, r3
 8006e68:	f7ff fede 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	f04f 0100 	mov.w	r1, #0
 8006e72:	4618      	mov	r0, r3
 8006e74:	f7fa f922 	bl	80010bc <__aeabi_fcmpgt>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d001      	beq.n	8006e82 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x25a>
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e000      	b.n	8006e84 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x25c>
 8006e82:	2300      	movs	r3, #0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d027      	beq.n	8006ed8 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x2b0>
                if (this->fuzzySet1->getPertinence() > fuzzyRuleAntecedent1->evaluate())
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f000 fa83 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006e92:	4604      	mov	r4, r0
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	691b      	ldr	r3, [r3, #16]
 8006e98:	4618      	mov	r0, r3
 8006e9a:	f7ff fec5 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	4615      	mov	r5, r2
 8006ea4:	4619      	mov	r1, r3
 8006ea6:	4620      	mov	r0, r4
 8006ea8:	f7fa f908 	bl	80010bc <__aeabi_fcmpgt>
 8006eac:	4603      	mov	r3, r0
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d101      	bne.n	8006eb6 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x28e>
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	461d      	mov	r5, r3
 8006eb6:	b2eb      	uxtb	r3, r5
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d006      	beq.n	8006eca <_ZN19FuzzyRuleAntecedent8evaluateEv+0x2a2>
                    return this->fuzzySet1->getPertinence();
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f000 fa69 	bl	8007398 <_ZN8FuzzySet13getPertinenceEv>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	e0aa      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
                    return fuzzyRuleAntecedent1->evaluate();
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	691b      	ldr	r3, [r3, #16]
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7ff feaa 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	e0a3      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
                return 0.0;
 8006ed8:	f04f 0300 	mov.w	r3, #0
 8006edc:	e0a0      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
    case MODE_FRA_FRA:
        // case it is a join of two FuzzyRuleAntecedent, switch by the operator
        switch (this->op)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d002      	beq.n	8006eec <_ZN19FuzzyRuleAntecedent8evaluateEv+0x2c4>
 8006ee6:	2b02      	cmp	r3, #2
 8006ee8:	d04c      	beq.n	8006f84 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x35c>
            {
                return 0.0;
            }
            break;
        }
        break;
 8006eea:	e097      	b.n	800701c <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f4>
            if (fuzzyRuleAntecedent1->evaluate() > 0.0 && fuzzyRuleAntecedent2->evaluate() > 0.0)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	691b      	ldr	r3, [r3, #16]
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7ff fe99 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	f04f 0100 	mov.w	r1, #0
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7fa f8dd 	bl	80010bc <__aeabi_fcmpgt>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d00f      	beq.n	8006f28 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x300>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	695b      	ldr	r3, [r3, #20]
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f7ff fe8b 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006f12:	4603      	mov	r3, r0
 8006f14:	f04f 0100 	mov.w	r1, #0
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7fa f8cf 	bl	80010bc <__aeabi_fcmpgt>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d001      	beq.n	8006f28 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x300>
 8006f24:	2301      	movs	r3, #1
 8006f26:	e000      	b.n	8006f2a <_ZN19FuzzyRuleAntecedent8evaluateEv+0x302>
 8006f28:	2300      	movs	r3, #0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d027      	beq.n	8006f7e <_ZN19FuzzyRuleAntecedent8evaluateEv+0x356>
                if (fuzzyRuleAntecedent1->evaluate() < fuzzyRuleAntecedent2->evaluate())
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	4618      	mov	r0, r3
 8006f34:	f7ff fe78 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006f38:	4604      	mov	r4, r0
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	695b      	ldr	r3, [r3, #20]
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f7ff fe72 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2201      	movs	r2, #1
 8006f48:	4615      	mov	r5, r2
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	4620      	mov	r0, r4
 8006f4e:	f7fa f897 	bl	8001080 <__aeabi_fcmplt>
 8006f52:	4603      	mov	r3, r0
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d101      	bne.n	8006f5c <_ZN19FuzzyRuleAntecedent8evaluateEv+0x334>
 8006f58:	2300      	movs	r3, #0
 8006f5a:	461d      	mov	r5, r3
 8006f5c:	b2eb      	uxtb	r3, r5
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d006      	beq.n	8006f70 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x348>
                    return fuzzyRuleAntecedent1->evaluate();
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	691b      	ldr	r3, [r3, #16]
 8006f66:	4618      	mov	r0, r3
 8006f68:	f7ff fe5e 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	e057      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
                    return fuzzyRuleAntecedent2->evaluate();
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	695b      	ldr	r3, [r3, #20]
 8006f74:	4618      	mov	r0, r3
 8006f76:	f7ff fe57 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	e050      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
                return 0.0;
 8006f7e:	f04f 0300 	mov.w	r3, #0
 8006f82:	e04d      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
            if (fuzzyRuleAntecedent1->evaluate() > 0.0 || fuzzyRuleAntecedent2->evaluate() > 0.0)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7ff fe4d 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	f04f 0100 	mov.w	r1, #0
 8006f94:	4618      	mov	r0, r3
 8006f96:	f7fa f891 	bl	80010bc <__aeabi_fcmpgt>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d10d      	bne.n	8006fbc <_ZN19FuzzyRuleAntecedent8evaluateEv+0x394>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	695b      	ldr	r3, [r3, #20]
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f7ff fe3f 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006faa:	4603      	mov	r3, r0
 8006fac:	f04f 0100 	mov.w	r1, #0
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f7fa f883 	bl	80010bc <__aeabi_fcmpgt>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d001      	beq.n	8006fc0 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x398>
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e000      	b.n	8006fc2 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x39a>
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d027      	beq.n	8007016 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3ee>
                if (fuzzyRuleAntecedent1->evaluate() > fuzzyRuleAntecedent2->evaluate())
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	691b      	ldr	r3, [r3, #16]
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7ff fe2c 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006fd0:	4604      	mov	r4, r0
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	695b      	ldr	r3, [r3, #20]
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f7ff fe26 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	2201      	movs	r2, #1
 8006fe0:	4615      	mov	r5, r2
 8006fe2:	4619      	mov	r1, r3
 8006fe4:	4620      	mov	r0, r4
 8006fe6:	f7fa f869 	bl	80010bc <__aeabi_fcmpgt>
 8006fea:	4603      	mov	r3, r0
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d101      	bne.n	8006ff4 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3cc>
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	461d      	mov	r5, r3
 8006ff4:	b2eb      	uxtb	r3, r5
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d006      	beq.n	8007008 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3e0>
                    return fuzzyRuleAntecedent1->evaluate();
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	4618      	mov	r0, r3
 8007000:	f7ff fe12 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8007004:	4603      	mov	r3, r0
 8007006:	e00b      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
                    return fuzzyRuleAntecedent2->evaluate();
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	695b      	ldr	r3, [r3, #20]
 800700c:	4618      	mov	r0, r3
 800700e:	f7ff fe0b 	bl	8006c28 <_ZN19FuzzyRuleAntecedent8evaluateEv>
 8007012:	4603      	mov	r3, r0
 8007014:	e004      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
                return 0.0;
 8007016:	f04f 0300 	mov.w	r3, #0
 800701a:	e001      	b.n	8007020 <_ZN19FuzzyRuleAntecedent8evaluateEv+0x3f8>
    }
    return 0.0;
 800701c:	f04f 0300 	mov.w	r3, #0
 8007020:	4618      	mov	r0, r3
 8007022:	3708      	adds	r7, #8
 8007024:	46bd      	mov	sp, r7
 8007026:	bdb0      	pop	{r4, r5, r7, pc}

08007028 <_ZN19FuzzyRuleConsequentC1Ev>:
 *                      Kannya Leal <kannyal@hotmail.com>
 */
#include "FuzzyRuleConsequent.h"

// CONTRUCTORS
FuzzyRuleConsequent::FuzzyRuleConsequent()
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
{
    this->fuzzySetOutputs = NULL;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2200      	movs	r2, #0
 8007034:	601a      	str	r2, [r3, #0]
}
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4618      	mov	r0, r3
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	bc80      	pop	{r7}
 8007040:	4770      	bx	lr

08007042 <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet>:

// PUBLIC METHODS

// Method to include a new FuzzySet (for Output) into FuzzyRuleConsequent
bool FuzzyRuleConsequent::addOutput(FuzzySet *fuzzySet)
{
 8007042:	b580      	push	{r7, lr}
 8007044:	b084      	sub	sp, #16
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
 800704a:	6039      	str	r1, [r7, #0]
    // auxiliary variable to handle the operation
    fuzzySetOutputArray *newOne;
    // allocating in memory
    if ((newOne = (fuzzySetOutputArray *)malloc(sizeof(fuzzySetOutputArray))) == NULL)
 800704c:	2008      	movs	r0, #8
 800704e:	f000 fc9f 	bl	8007990 <malloc>
 8007052:	4603      	mov	r3, r0
 8007054:	60bb      	str	r3, [r7, #8]
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	2b00      	cmp	r3, #0
 800705a:	bf0c      	ite	eq
 800705c:	2301      	moveq	r3, #1
 800705e:	2300      	movne	r3, #0
 8007060:	b2db      	uxtb	r3, r3
 8007062:	2b00      	cmp	r3, #0
 8007064:	d001      	beq.n	800706a <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet+0x28>
    {
        // return false if in out of memory
        return false;
 8007066:	2300      	movs	r3, #0
 8007068:	e021      	b.n	80070ae <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet+0x6c>
    }
    // building the object
    newOne->fuzzySet = fuzzySet;
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	683a      	ldr	r2, [r7, #0]
 800706e:	601a      	str	r2, [r3, #0]
    newOne->next = NULL;
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	2200      	movs	r2, #0
 8007074:	605a      	str	r2, [r3, #4]
    // if it is the first FuzzySet (for Output), set it as the head
    if (this->fuzzySetOutputs == NULL)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d103      	bne.n	8007086 <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet+0x44>
    {
        this->fuzzySetOutputs = newOne;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	601a      	str	r2, [r3, #0]
 8007084:	e012      	b.n	80070ac <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet+0x6a>
    }
    else
    {
        // auxiliary variable to handle the operation
        fuzzySetOutputArray *aux = this->fuzzySetOutputs;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	60fb      	str	r3, [r7, #12]
        // find the last element of the array
        while (aux != NULL)
 800708c:	e00b      	b.n	80070a6 <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet+0x64>
        {
            if (aux->next == NULL)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d104      	bne.n	80070a0 <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet+0x5e>
            {
                // make the relations between them
                aux->next = newOne;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	68ba      	ldr	r2, [r7, #8]
 800709a:	605a      	str	r2, [r3, #4]
                return true;
 800709c:	2301      	movs	r3, #1
 800709e:	e006      	b.n	80070ae <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet+0x6c>
            }
            aux = aux->next;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	60fb      	str	r3, [r7, #12]
        while (aux != NULL)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d1f0      	bne.n	800708e <_ZN19FuzzyRuleConsequent9addOutputEP8FuzzySet+0x4c>
        }
    }
    return true;
 80070ac:	2301      	movs	r3, #1
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3710      	adds	r7, #16
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}

080070b6 <_ZN19FuzzyRuleConsequent8evaluateEf>:

// Method to evaluate this FuzzyRuleConsequent
bool FuzzyRuleConsequent::evaluate(float power)
{
 80070b6:	b580      	push	{r7, lr}
 80070b8:	b084      	sub	sp, #16
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
 80070be:	6039      	str	r1, [r7, #0]
    // auxiliary variable to handle the operation
    fuzzySetOutputArray *aux = this->fuzzySetOutputs;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	60fb      	str	r3, [r7, #12]
    // while not in the end of the array, iterate
    while (aux != NULL)
 80070c6:	e008      	b.n	80070da <_ZN19FuzzyRuleConsequent8evaluateEf+0x24>
    {
        // set the pertinence of each FuzzySet with the power
        aux->fuzzySet->setPertinence(power);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6839      	ldr	r1, [r7, #0]
 80070ce:	4618      	mov	r0, r3
 80070d0:	f000 f94c 	bl	800736c <_ZN8FuzzySet13setPertinenceEf>
        aux = aux->next;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	60fb      	str	r3, [r7, #12]
    while (aux != NULL)
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d1f3      	bne.n	80070c8 <_ZN19FuzzyRuleConsequent8evaluateEf+0x12>
    }
    return true;
 80070e0:	2301      	movs	r3, #1
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3710      	adds	r7, #16
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}

080070ea <_ZN8FuzzySetC1Effff>:
// CONTRUCTORS
FuzzySet::FuzzySet()
{
}

FuzzySet::FuzzySet(float a, float b, float c, float d)
 80070ea:	b480      	push	{r7}
 80070ec:	b085      	sub	sp, #20
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	60f8      	str	r0, [r7, #12]
 80070f2:	60b9      	str	r1, [r7, #8]
 80070f4:	607a      	str	r2, [r7, #4]
 80070f6:	603b      	str	r3, [r7, #0]
{
    this->a = a;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	68ba      	ldr	r2, [r7, #8]
 80070fc:	601a      	str	r2, [r3, #0]
    this->b = b;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	605a      	str	r2, [r3, #4]
    this->c = c;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	683a      	ldr	r2, [r7, #0]
 8007108:	609a      	str	r2, [r3, #8]
    this->d = d;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	69ba      	ldr	r2, [r7, #24]
 800710e:	60da      	str	r2, [r3, #12]
    this->pertinence = 0.0;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f04f 0200 	mov.w	r2, #0
 8007116:	611a      	str	r2, [r3, #16]
}
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	4618      	mov	r0, r3
 800711c:	3714      	adds	r7, #20
 800711e:	46bd      	mov	sp, r7
 8007120:	bc80      	pop	{r7}
 8007122:	4770      	bx	lr

08007124 <_ZN8FuzzySet9getPointAEv>:

// PUBLIC METHODS

// Method to get the value of point A
float FuzzySet::getPointA()
{
 8007124:	b480      	push	{r7}
 8007126:	b083      	sub	sp, #12
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
    return this->a;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
}
 8007130:	4618      	mov	r0, r3
 8007132:	370c      	adds	r7, #12
 8007134:	46bd      	mov	sp, r7
 8007136:	bc80      	pop	{r7}
 8007138:	4770      	bx	lr

0800713a <_ZN8FuzzySet9getPointBEv>:

// Method to get the value of point B
float FuzzySet::getPointB()
{
 800713a:	b480      	push	{r7}
 800713c:	b083      	sub	sp, #12
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
    return this->b;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	685b      	ldr	r3, [r3, #4]
}
 8007146:	4618      	mov	r0, r3
 8007148:	370c      	adds	r7, #12
 800714a:	46bd      	mov	sp, r7
 800714c:	bc80      	pop	{r7}
 800714e:	4770      	bx	lr

08007150 <_ZN8FuzzySet9getPointCEv>:

// Method to get the value of point C
float FuzzySet::getPointC()
{
 8007150:	b480      	push	{r7}
 8007152:	b083      	sub	sp, #12
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
    return this->c;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	689b      	ldr	r3, [r3, #8]
}
 800715c:	4618      	mov	r0, r3
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	bc80      	pop	{r7}
 8007164:	4770      	bx	lr

08007166 <_ZN8FuzzySet9getPointDEv>:

// Method to get the value of point D
float FuzzySet::getPointD()
{
 8007166:	b480      	push	{r7}
 8007168:	b083      	sub	sp, #12
 800716a:	af00      	add	r7, sp, #0
 800716c:	6078      	str	r0, [r7, #4]
    return this->d;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	68db      	ldr	r3, [r3, #12]
}
 8007172:	4618      	mov	r0, r3
 8007174:	370c      	adds	r7, #12
 8007176:	46bd      	mov	sp, r7
 8007178:	bc80      	pop	{r7}
 800717a:	4770      	bx	lr

0800717c <_ZN8FuzzySet19calculatePertinenceEf>:

// Method to calculate the pertinence of the FuzzySet, according with the crispValue
bool FuzzySet::calculatePertinence(float crispValue)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
    // check the crispValue is small then A
    if (crispValue < this->a)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4619      	mov	r1, r3
 800718c:	6838      	ldr	r0, [r7, #0]
 800718e:	f7f9 ff77 	bl	8001080 <__aeabi_fcmplt>
 8007192:	4603      	mov	r3, r0
 8007194:	2b00      	cmp	r3, #0
 8007196:	d02a      	beq.n	80071ee <_ZN8FuzzySet19calculatePertinenceEf+0x72>
    {
        // check if this FuzzySet represents "everithing small is true"
        if (this->a == this->b && this->b != this->c && this->c != this->d)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681a      	ldr	r2, [r3, #0]
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	4619      	mov	r1, r3
 80071a2:	4610      	mov	r0, r2
 80071a4:	f7f9 ff62 	bl	800106c <__aeabi_fcmpeq>
 80071a8:	4603      	mov	r3, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d01a      	beq.n	80071e4 <_ZN8FuzzySet19calculatePertinenceEf+0x68>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	685a      	ldr	r2, [r3, #4]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	4619      	mov	r1, r3
 80071b8:	4610      	mov	r0, r2
 80071ba:	f7f9 ff57 	bl	800106c <__aeabi_fcmpeq>
 80071be:	4603      	mov	r3, r0
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d10f      	bne.n	80071e4 <_ZN8FuzzySet19calculatePertinenceEf+0x68>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	689a      	ldr	r2, [r3, #8]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	4619      	mov	r1, r3
 80071ce:	4610      	mov	r0, r2
 80071d0:	f7f9 ff4c 	bl	800106c <__aeabi_fcmpeq>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d104      	bne.n	80071e4 <_ZN8FuzzySet19calculatePertinenceEf+0x68>
        {
            // if so, the pertinence is 1
            this->pertinence = 1.0;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80071e0:	611a      	str	r2, [r3, #16]
 80071e2:	e0be      	b.n	8007362 <_ZN8FuzzySet19calculatePertinenceEf+0x1e6>
        }
        else
        {
            // else, pertinence is 0
            this->pertinence = 0.0;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f04f 0200 	mov.w	r2, #0
 80071ea:	611a      	str	r2, [r3, #16]
 80071ec:	e0b9      	b.n	8007362 <_ZN8FuzzySet19calculatePertinenceEf+0x1e6>
        }
    }
    // check if the crispValue is between A and B
    else if (crispValue >= this->a && crispValue < this->b)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4619      	mov	r1, r3
 80071f4:	6838      	ldr	r0, [r7, #0]
 80071f6:	f7f9 ff57 	bl	80010a8 <__aeabi_fcmpge>
 80071fa:	4603      	mov	r3, r0
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d02e      	beq.n	800725e <_ZN8FuzzySet19calculatePertinenceEf+0xe2>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	4619      	mov	r1, r3
 8007206:	6838      	ldr	r0, [r7, #0]
 8007208:	f7f9 ff3a 	bl	8001080 <__aeabi_fcmplt>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d025      	beq.n	800725e <_ZN8FuzzySet19calculatePertinenceEf+0xe2>
    {
        // calculate a slope
        float slope = 1.0 / (this->b - this->a);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	685a      	ldr	r2, [r3, #4]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4619      	mov	r1, r3
 800721c:	4610      	mov	r0, r2
 800721e:	f7f9 fc87 	bl	8000b30 <__aeabi_fsub>
 8007222:	4603      	mov	r3, r0
 8007224:	4619      	mov	r1, r3
 8007226:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800722a:	f7f9 fe3f 	bl	8000eac <__aeabi_fdiv>
 800722e:	4603      	mov	r3, r0
 8007230:	60fb      	str	r3, [r7, #12]
        // calculate the value of pertinence
        this->pertinence = slope * (crispValue - this->b) + 1.0;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	4619      	mov	r1, r3
 8007238:	6838      	ldr	r0, [r7, #0]
 800723a:	f7f9 fc79 	bl	8000b30 <__aeabi_fsub>
 800723e:	4603      	mov	r3, r0
 8007240:	68f9      	ldr	r1, [r7, #12]
 8007242:	4618      	mov	r0, r3
 8007244:	f7f9 fd7e 	bl	8000d44 <__aeabi_fmul>
 8007248:	4603      	mov	r3, r0
 800724a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800724e:	4618      	mov	r0, r3
 8007250:	f7f9 fc70 	bl	8000b34 <__addsf3>
 8007254:	4603      	mov	r3, r0
 8007256:	461a      	mov	r2, r3
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	611a      	str	r2, [r3, #16]
    }
 800725c:	e081      	b.n	8007362 <_ZN8FuzzySet19calculatePertinenceEf+0x1e6>
    // check if the pertinence is between B and C
    else if (crispValue >= this->b && crispValue <= this->c)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	4619      	mov	r1, r3
 8007264:	6838      	ldr	r0, [r7, #0]
 8007266:	f7f9 ff1f 	bl	80010a8 <__aeabi_fcmpge>
 800726a:	4603      	mov	r3, r0
 800726c:	2b00      	cmp	r3, #0
 800726e:	d00d      	beq.n	800728c <_ZN8FuzzySet19calculatePertinenceEf+0x110>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	4619      	mov	r1, r3
 8007276:	6838      	ldr	r0, [r7, #0]
 8007278:	f7f9 ff0c 	bl	8001094 <__aeabi_fcmple>
 800727c:	4603      	mov	r3, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d004      	beq.n	800728c <_ZN8FuzzySet19calculatePertinenceEf+0x110>
    {
        this->pertinence = 1.0;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8007288:	611a      	str	r2, [r3, #16]
 800728a:	e06a      	b.n	8007362 <_ZN8FuzzySet19calculatePertinenceEf+0x1e6>
    }
    // check if the pertinence is between C and D
    else if (crispValue > this->c && crispValue <= this->d)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	4619      	mov	r1, r3
 8007292:	6838      	ldr	r0, [r7, #0]
 8007294:	f7f9 ff12 	bl	80010bc <__aeabi_fcmpgt>
 8007298:	4603      	mov	r3, r0
 800729a:	2b00      	cmp	r3, #0
 800729c:	d02e      	beq.n	80072fc <_ZN8FuzzySet19calculatePertinenceEf+0x180>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	4619      	mov	r1, r3
 80072a4:	6838      	ldr	r0, [r7, #0]
 80072a6:	f7f9 fef5 	bl	8001094 <__aeabi_fcmple>
 80072aa:	4603      	mov	r3, r0
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d025      	beq.n	80072fc <_ZN8FuzzySet19calculatePertinenceEf+0x180>
    {
        // calculate a slope
        float slope = 1.0 / (this->c - this->d);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	689a      	ldr	r2, [r3, #8]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	68db      	ldr	r3, [r3, #12]
 80072b8:	4619      	mov	r1, r3
 80072ba:	4610      	mov	r0, r2
 80072bc:	f7f9 fc38 	bl	8000b30 <__aeabi_fsub>
 80072c0:	4603      	mov	r3, r0
 80072c2:	4619      	mov	r1, r3
 80072c4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80072c8:	f7f9 fdf0 	bl	8000eac <__aeabi_fdiv>
 80072cc:	4603      	mov	r3, r0
 80072ce:	60bb      	str	r3, [r7, #8]
        // calculate the value of pertinence
        this->pertinence = slope * (crispValue - this->c) + 1.0;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	4619      	mov	r1, r3
 80072d6:	6838      	ldr	r0, [r7, #0]
 80072d8:	f7f9 fc2a 	bl	8000b30 <__aeabi_fsub>
 80072dc:	4603      	mov	r3, r0
 80072de:	68b9      	ldr	r1, [r7, #8]
 80072e0:	4618      	mov	r0, r3
 80072e2:	f7f9 fd2f 	bl	8000d44 <__aeabi_fmul>
 80072e6:	4603      	mov	r3, r0
 80072e8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80072ec:	4618      	mov	r0, r3
 80072ee:	f7f9 fc21 	bl	8000b34 <__addsf3>
 80072f2:	4603      	mov	r3, r0
 80072f4:	461a      	mov	r2, r3
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	611a      	str	r2, [r3, #16]
    }
 80072fa:	e032      	b.n	8007362 <_ZN8FuzzySet19calculatePertinenceEf+0x1e6>
    // check the crispValue is bigger then D
    else if (crispValue > this->d)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	4619      	mov	r1, r3
 8007302:	6838      	ldr	r0, [r7, #0]
 8007304:	f7f9 feda 	bl	80010bc <__aeabi_fcmpgt>
 8007308:	4603      	mov	r3, r0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d029      	beq.n	8007362 <_ZN8FuzzySet19calculatePertinenceEf+0x1e6>
    {
        // check if this FuzzySet represents "everithing bigger is true"
        if (this->c == this->d && this->c != this->b && this->b != this->a)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	689a      	ldr	r2, [r3, #8]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	4619      	mov	r1, r3
 8007318:	4610      	mov	r0, r2
 800731a:	f7f9 fea7 	bl	800106c <__aeabi_fcmpeq>
 800731e:	4603      	mov	r3, r0
 8007320:	2b00      	cmp	r3, #0
 8007322:	d01a      	beq.n	800735a <_ZN8FuzzySet19calculatePertinenceEf+0x1de>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	689a      	ldr	r2, [r3, #8]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	4619      	mov	r1, r3
 800732e:	4610      	mov	r0, r2
 8007330:	f7f9 fe9c 	bl	800106c <__aeabi_fcmpeq>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d10f      	bne.n	800735a <_ZN8FuzzySet19calculatePertinenceEf+0x1de>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	685a      	ldr	r2, [r3, #4]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4619      	mov	r1, r3
 8007344:	4610      	mov	r0, r2
 8007346:	f7f9 fe91 	bl	800106c <__aeabi_fcmpeq>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d104      	bne.n	800735a <_ZN8FuzzySet19calculatePertinenceEf+0x1de>
        {
            // if so, the pertinence is 1
            this->pertinence = 1.0;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8007356:	611a      	str	r2, [r3, #16]
 8007358:	e003      	b.n	8007362 <_ZN8FuzzySet19calculatePertinenceEf+0x1e6>
        }
        else
        {
            // else, pertinence is 0
            this->pertinence = 0.0;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f04f 0200 	mov.w	r2, #0
 8007360:	611a      	str	r2, [r3, #16]
        }
    }
    return true;
 8007362:	2301      	movs	r3, #1
}
 8007364:	4618      	mov	r0, r3
 8007366:	3710      	adds	r7, #16
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <_ZN8FuzzySet13setPertinenceEf>:

// Method to set the value of pertinence
void FuzzySet::setPertinence(float pertinence)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b082      	sub	sp, #8
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
    // check if the new pertinence is bigger then the current value because it can be called more then once by different FuzzyRuleConsequent
    if (this->pertinence < pertinence)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	4619      	mov	r1, r3
 800737c:	6838      	ldr	r0, [r7, #0]
 800737e:	f7f9 fe9d 	bl	80010bc <__aeabi_fcmpgt>
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d100      	bne.n	800738a <_ZN8FuzzySet13setPertinenceEf+0x1e>
    {
        this->pertinence = pertinence;
    }
}
 8007388:	e002      	b.n	8007390 <_ZN8FuzzySet13setPertinenceEf+0x24>
        this->pertinence = pertinence;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	683a      	ldr	r2, [r7, #0]
 800738e:	611a      	str	r2, [r3, #16]
}
 8007390:	bf00      	nop
 8007392:	3708      	adds	r7, #8
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <_ZN8FuzzySet13getPertinenceEv>:

// Method to get the value of pertinence
float FuzzySet::getPertinence()
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
    return this->pertinence;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	691b      	ldr	r3, [r3, #16]
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	370c      	adds	r7, #12
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bc80      	pop	{r7}
 80073ac:	4770      	bx	lr

080073ae <_ZN8FuzzySet5resetEv>:

// Method to reset the value of pertinence
void FuzzySet::reset()
{
 80073ae:	b480      	push	{r7}
 80073b0:	b083      	sub	sp, #12
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
    this->pertinence = 0.0;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f04f 0200 	mov.w	r2, #0
 80073bc:	611a      	str	r2, [r3, #16]
 80073be:	bf00      	nop
 80073c0:	370c      	adds	r7, #12
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bc80      	pop	{r7}
 80073c6:	4770      	bx	lr

080073c8 <SSD1306_Init>:
		}
	}
}

uint8_t SSD1306_Init(void)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80073ce:	f000 fa25 	bl	800781c <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK)
 80073d2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80073d6:	2201      	movs	r2, #1
 80073d8:	2178      	movs	r1, #120	@ 0x78
 80073da:	485b      	ldr	r0, [pc, #364]	@ (8007548 <SSD1306_Init+0x180>)
 80073dc:	f7fc fabe 	bl	800395c <HAL_I2C_IsDeviceReady>
 80073e0:	4603      	mov	r3, r0
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d001      	beq.n	80073ea <SSD1306_Init+0x22>
	{
		/* Return false */
		return 0;
 80073e6:	2300      	movs	r3, #0
 80073e8:	e0a9      	b.n	800753e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 80073ea:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80073ee:	607b      	str	r3, [r7, #4]
	while (p > 0)
 80073f0:	e002      	b.n	80073f8 <SSD1306_Init+0x30>
		p--;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	3b01      	subs	r3, #1
 80073f6:	607b      	str	r3, [r7, #4]
	while (p > 0)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1f9      	bne.n	80073f2 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); // display off
 80073fe:	22ae      	movs	r2, #174	@ 0xae
 8007400:	2100      	movs	r1, #0
 8007402:	2078      	movs	r0, #120	@ 0x78
 8007404:	f000 fa84 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); // Set Memory Addressing Mode
 8007408:	2220      	movs	r2, #32
 800740a:	2100      	movs	r1, #0
 800740c:	2078      	movs	r0, #120	@ 0x78
 800740e:	f000 fa7f 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8007412:	2210      	movs	r2, #16
 8007414:	2100      	movs	r1, #0
 8007416:	2078      	movs	r0, #120	@ 0x78
 8007418:	f000 fa7a 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); // Set Page Start Address for Page Addressing Mode,0-7
 800741c:	22b0      	movs	r2, #176	@ 0xb0
 800741e:	2100      	movs	r1, #0
 8007420:	2078      	movs	r0, #120	@ 0x78
 8007422:	f000 fa75 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); // Set COM Output Scan Direction
 8007426:	22c8      	movs	r2, #200	@ 0xc8
 8007428:	2100      	movs	r1, #0
 800742a:	2078      	movs	r0, #120	@ 0x78
 800742c:	f000 fa70 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8007430:	2200      	movs	r2, #0
 8007432:	2100      	movs	r1, #0
 8007434:	2078      	movs	r0, #120	@ 0x78
 8007436:	f000 fa6b 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800743a:	2210      	movs	r2, #16
 800743c:	2100      	movs	r1, #0
 800743e:	2078      	movs	r0, #120	@ 0x78
 8007440:	f000 fa66 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8007444:	2240      	movs	r2, #64	@ 0x40
 8007446:	2100      	movs	r1, #0
 8007448:	2078      	movs	r0, #120	@ 0x78
 800744a:	f000 fa61 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800744e:	2281      	movs	r2, #129	@ 0x81
 8007450:	2100      	movs	r1, #0
 8007452:	2078      	movs	r0, #120	@ 0x78
 8007454:	f000 fa5c 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8007458:	22ff      	movs	r2, #255	@ 0xff
 800745a:	2100      	movs	r1, #0
 800745c:	2078      	movs	r0, #120	@ 0x78
 800745e:	f000 fa57 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8007462:	22a1      	movs	r2, #161	@ 0xa1
 8007464:	2100      	movs	r1, #0
 8007466:	2078      	movs	r0, #120	@ 0x78
 8007468:	f000 fa52 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800746c:	22a6      	movs	r2, #166	@ 0xa6
 800746e:	2100      	movs	r1, #0
 8007470:	2078      	movs	r0, #120	@ 0x78
 8007472:	f000 fa4d 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8007476:	22a8      	movs	r2, #168	@ 0xa8
 8007478:	2100      	movs	r1, #0
 800747a:	2078      	movs	r0, #120	@ 0x78
 800747c:	f000 fa48 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8007480:	223f      	movs	r2, #63	@ 0x3f
 8007482:	2100      	movs	r1, #0
 8007484:	2078      	movs	r0, #120	@ 0x78
 8007486:	f000 fa43 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800748a:	22a4      	movs	r2, #164	@ 0xa4
 800748c:	2100      	movs	r1, #0
 800748e:	2078      	movs	r0, #120	@ 0x78
 8007490:	f000 fa3e 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8007494:	22d3      	movs	r2, #211	@ 0xd3
 8007496:	2100      	movs	r1, #0
 8007498:	2078      	movs	r0, #120	@ 0x78
 800749a:	f000 fa39 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800749e:	2200      	movs	r2, #0
 80074a0:	2100      	movs	r1, #0
 80074a2:	2078      	movs	r0, #120	@ 0x78
 80074a4:	f000 fa34 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80074a8:	22d5      	movs	r2, #213	@ 0xd5
 80074aa:	2100      	movs	r1, #0
 80074ac:	2078      	movs	r0, #120	@ 0x78
 80074ae:	f000 fa2f 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80074b2:	22f0      	movs	r2, #240	@ 0xf0
 80074b4:	2100      	movs	r1, #0
 80074b6:	2078      	movs	r0, #120	@ 0x78
 80074b8:	f000 fa2a 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80074bc:	22d9      	movs	r2, #217	@ 0xd9
 80074be:	2100      	movs	r1, #0
 80074c0:	2078      	movs	r0, #120	@ 0x78
 80074c2:	f000 fa25 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80074c6:	2222      	movs	r2, #34	@ 0x22
 80074c8:	2100      	movs	r1, #0
 80074ca:	2078      	movs	r0, #120	@ 0x78
 80074cc:	f000 fa20 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80074d0:	22da      	movs	r2, #218	@ 0xda
 80074d2:	2100      	movs	r1, #0
 80074d4:	2078      	movs	r0, #120	@ 0x78
 80074d6:	f000 fa1b 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80074da:	2212      	movs	r2, #18
 80074dc:	2100      	movs	r1, #0
 80074de:	2078      	movs	r0, #120	@ 0x78
 80074e0:	f000 fa16 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80074e4:	22db      	movs	r2, #219	@ 0xdb
 80074e6:	2100      	movs	r1, #0
 80074e8:	2078      	movs	r0, #120	@ 0x78
 80074ea:	f000 fa11 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); // 0x20,0.77xVcc
 80074ee:	2220      	movs	r2, #32
 80074f0:	2100      	movs	r1, #0
 80074f2:	2078      	movs	r0, #120	@ 0x78
 80074f4:	f000 fa0c 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80074f8:	228d      	movs	r2, #141	@ 0x8d
 80074fa:	2100      	movs	r1, #0
 80074fc:	2078      	movs	r0, #120	@ 0x78
 80074fe:	f000 fa07 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8007502:	2214      	movs	r2, #20
 8007504:	2100      	movs	r1, #0
 8007506:	2078      	movs	r0, #120	@ 0x78
 8007508:	f000 fa02 	bl	8007910 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800750c:	22af      	movs	r2, #175	@ 0xaf
 800750e:	2100      	movs	r1, #0
 8007510:	2078      	movs	r0, #120	@ 0x78
 8007512:	f000 f9fd 	bl	8007910 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8007516:	222e      	movs	r2, #46	@ 0x2e
 8007518:	2100      	movs	r1, #0
 800751a:	2078      	movs	r0, #120	@ 0x78
 800751c:	f000 f9f8 	bl	8007910 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8007520:	2000      	movs	r0, #0
 8007522:	f000 f843 	bl	80075ac <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8007526:	f000 f813 	bl	8007550 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800752a:	4b08      	ldr	r3, [pc, #32]	@ (800754c <SSD1306_Init+0x184>)
 800752c:	2200      	movs	r2, #0
 800752e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8007530:	4b06      	ldr	r3, [pc, #24]	@ (800754c <SSD1306_Init+0x184>)
 8007532:	2200      	movs	r2, #0
 8007534:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8007536:	4b05      	ldr	r3, [pc, #20]	@ (800754c <SSD1306_Init+0x184>)
 8007538:	2201      	movs	r2, #1
 800753a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800753c:	2301      	movs	r3, #1
}
 800753e:	4618      	mov	r0, r3
 8007540:	3708      	adds	r7, #8
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
 8007546:	bf00      	nop
 8007548:	2000026c 	.word	0x2000026c
 800754c:	20000768 	.word	0x20000768

08007550 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b082      	sub	sp, #8
 8007554:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++)
 8007556:	2300      	movs	r3, #0
 8007558:	71fb      	strb	r3, [r7, #7]
 800755a:	e01d      	b.n	8007598 <SSD1306_UpdateScreen+0x48>
	{
		SSD1306_WRITECOMMAND(0xB0 + m);
 800755c:	79fb      	ldrb	r3, [r7, #7]
 800755e:	3b50      	subs	r3, #80	@ 0x50
 8007560:	b2db      	uxtb	r3, r3
 8007562:	461a      	mov	r2, r3
 8007564:	2100      	movs	r1, #0
 8007566:	2078      	movs	r0, #120	@ 0x78
 8007568:	f000 f9d2 	bl	8007910 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800756c:	2200      	movs	r2, #0
 800756e:	2100      	movs	r1, #0
 8007570:	2078      	movs	r0, #120	@ 0x78
 8007572:	f000 f9cd 	bl	8007910 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8007576:	2210      	movs	r2, #16
 8007578:	2100      	movs	r1, #0
 800757a:	2078      	movs	r0, #120	@ 0x78
 800757c:	f000 f9c8 	bl	8007910 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8007580:	79fb      	ldrb	r3, [r7, #7]
 8007582:	01db      	lsls	r3, r3, #7
 8007584:	4a08      	ldr	r2, [pc, #32]	@ (80075a8 <SSD1306_UpdateScreen+0x58>)
 8007586:	441a      	add	r2, r3
 8007588:	2380      	movs	r3, #128	@ 0x80
 800758a:	2140      	movs	r1, #64	@ 0x40
 800758c:	2078      	movs	r0, #120	@ 0x78
 800758e:	f000 f959 	bl	8007844 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++)
 8007592:	79fb      	ldrb	r3, [r7, #7]
 8007594:	3301      	adds	r3, #1
 8007596:	71fb      	strb	r3, [r7, #7]
 8007598:	79fb      	ldrb	r3, [r7, #7]
 800759a:	2b07      	cmp	r3, #7
 800759c:	d9de      	bls.n	800755c <SSD1306_UpdateScreen+0xc>
	}
}
 800759e:	bf00      	nop
 80075a0:	bf00      	nop
 80075a2:	3708      	adds	r7, #8
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}
 80075a8:	20000368 	.word	0x20000368

080075ac <SSD1306_Fill>:
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b082      	sub	sp, #8
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	4603      	mov	r3, r0
 80075b4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80075b6:	79fb      	ldrb	r3, [r7, #7]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d101      	bne.n	80075c0 <SSD1306_Fill+0x14>
 80075bc:	2300      	movs	r3, #0
 80075be:	e000      	b.n	80075c2 <SSD1306_Fill+0x16>
 80075c0:	23ff      	movs	r3, #255	@ 0xff
 80075c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80075c6:	4619      	mov	r1, r3
 80075c8:	4803      	ldr	r0, [pc, #12]	@ (80075d8 <SSD1306_Fill+0x2c>)
 80075ca:	f001 f820 	bl	800860e <memset>
}
 80075ce:	bf00      	nop
 80075d0:	3708      	adds	r7, #8
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop
 80075d8:	20000368 	.word	0x20000368

080075dc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color)
{
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	4603      	mov	r3, r0
 80075e4:	80fb      	strh	r3, [r7, #6]
 80075e6:	460b      	mov	r3, r1
 80075e8:	80bb      	strh	r3, [r7, #4]
 80075ea:	4613      	mov	r3, r2
 80075ec:	70fb      	strb	r3, [r7, #3]
	if (
 80075ee:	88fb      	ldrh	r3, [r7, #6]
 80075f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80075f2:	d848      	bhi.n	8007686 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80075f4:	88bb      	ldrh	r3, [r7, #4]
 80075f6:	2b3f      	cmp	r3, #63	@ 0x3f
 80075f8:	d845      	bhi.n	8007686 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted)
 80075fa:	4b25      	ldr	r3, [pc, #148]	@ (8007690 <SSD1306_DrawPixel+0xb4>)
 80075fc:	791b      	ldrb	r3, [r3, #4]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d006      	beq.n	8007610 <SSD1306_DrawPixel+0x34>
	{
		color = (SSD1306_COLOR_t)!color;
 8007602:	78fb      	ldrb	r3, [r7, #3]
 8007604:	2b00      	cmp	r3, #0
 8007606:	bf0c      	ite	eq
 8007608:	2301      	moveq	r3, #1
 800760a:	2300      	movne	r3, #0
 800760c:	b2db      	uxtb	r3, r3
 800760e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE)
 8007610:	78fb      	ldrb	r3, [r7, #3]
 8007612:	2b01      	cmp	r3, #1
 8007614:	d11a      	bne.n	800764c <SSD1306_DrawPixel+0x70>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8007616:	88fa      	ldrh	r2, [r7, #6]
 8007618:	88bb      	ldrh	r3, [r7, #4]
 800761a:	08db      	lsrs	r3, r3, #3
 800761c:	b298      	uxth	r0, r3
 800761e:	4603      	mov	r3, r0
 8007620:	01db      	lsls	r3, r3, #7
 8007622:	4413      	add	r3, r2
 8007624:	4a1b      	ldr	r2, [pc, #108]	@ (8007694 <SSD1306_DrawPixel+0xb8>)
 8007626:	5cd3      	ldrb	r3, [r2, r3]
 8007628:	b25a      	sxtb	r2, r3
 800762a:	88bb      	ldrh	r3, [r7, #4]
 800762c:	f003 0307 	and.w	r3, r3, #7
 8007630:	2101      	movs	r1, #1
 8007632:	fa01 f303 	lsl.w	r3, r1, r3
 8007636:	b25b      	sxtb	r3, r3
 8007638:	4313      	orrs	r3, r2
 800763a:	b259      	sxtb	r1, r3
 800763c:	88fa      	ldrh	r2, [r7, #6]
 800763e:	4603      	mov	r3, r0
 8007640:	01db      	lsls	r3, r3, #7
 8007642:	4413      	add	r3, r2
 8007644:	b2c9      	uxtb	r1, r1
 8007646:	4a13      	ldr	r2, [pc, #76]	@ (8007694 <SSD1306_DrawPixel+0xb8>)
 8007648:	54d1      	strb	r1, [r2, r3]
 800764a:	e01d      	b.n	8007688 <SSD1306_DrawPixel+0xac>
	}
	else
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800764c:	88fa      	ldrh	r2, [r7, #6]
 800764e:	88bb      	ldrh	r3, [r7, #4]
 8007650:	08db      	lsrs	r3, r3, #3
 8007652:	b298      	uxth	r0, r3
 8007654:	4603      	mov	r3, r0
 8007656:	01db      	lsls	r3, r3, #7
 8007658:	4413      	add	r3, r2
 800765a:	4a0e      	ldr	r2, [pc, #56]	@ (8007694 <SSD1306_DrawPixel+0xb8>)
 800765c:	5cd3      	ldrb	r3, [r2, r3]
 800765e:	b25a      	sxtb	r2, r3
 8007660:	88bb      	ldrh	r3, [r7, #4]
 8007662:	f003 0307 	and.w	r3, r3, #7
 8007666:	2101      	movs	r1, #1
 8007668:	fa01 f303 	lsl.w	r3, r1, r3
 800766c:	b25b      	sxtb	r3, r3
 800766e:	43db      	mvns	r3, r3
 8007670:	b25b      	sxtb	r3, r3
 8007672:	4013      	ands	r3, r2
 8007674:	b259      	sxtb	r1, r3
 8007676:	88fa      	ldrh	r2, [r7, #6]
 8007678:	4603      	mov	r3, r0
 800767a:	01db      	lsls	r3, r3, #7
 800767c:	4413      	add	r3, r2
 800767e:	b2c9      	uxtb	r1, r1
 8007680:	4a04      	ldr	r2, [pc, #16]	@ (8007694 <SSD1306_DrawPixel+0xb8>)
 8007682:	54d1      	strb	r1, [r2, r3]
 8007684:	e000      	b.n	8007688 <SSD1306_DrawPixel+0xac>
		return;
 8007686:	bf00      	nop
	}
}
 8007688:	370c      	adds	r7, #12
 800768a:	46bd      	mov	sp, r7
 800768c:	bc80      	pop	{r7}
 800768e:	4770      	bx	lr
 8007690:	20000768 	.word	0x20000768
 8007694:	20000368 	.word	0x20000368

08007698 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	4603      	mov	r3, r0
 80076a0:	460a      	mov	r2, r1
 80076a2:	80fb      	strh	r3, [r7, #6]
 80076a4:	4613      	mov	r3, r2
 80076a6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80076a8:	4a05      	ldr	r2, [pc, #20]	@ (80076c0 <SSD1306_GotoXY+0x28>)
 80076aa:	88fb      	ldrh	r3, [r7, #6]
 80076ac:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80076ae:	4a04      	ldr	r2, [pc, #16]	@ (80076c0 <SSD1306_GotoXY+0x28>)
 80076b0:	88bb      	ldrh	r3, [r7, #4]
 80076b2:	8053      	strh	r3, [r2, #2]
}
 80076b4:	bf00      	nop
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bc80      	pop	{r7}
 80076bc:	4770      	bx	lr
 80076be:	bf00      	nop
 80076c0:	20000768 	.word	0x20000768

080076c4 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t *Font, SSD1306_COLOR_t color)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b086      	sub	sp, #24
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	4603      	mov	r3, r0
 80076cc:	6039      	str	r1, [r7, #0]
 80076ce:	71fb      	strb	r3, [r7, #7]
 80076d0:	4613      	mov	r3, r2
 80076d2:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80076d4:	4b39      	ldr	r3, [pc, #228]	@ (80077bc <SSD1306_Putc+0xf8>)
 80076d6:	881b      	ldrh	r3, [r3, #0]
 80076d8:	461a      	mov	r2, r3
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	4413      	add	r3, r2
	if (
 80076e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80076e2:	dc07      	bgt.n	80076f4 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight))
 80076e4:	4b35      	ldr	r3, [pc, #212]	@ (80077bc <SSD1306_Putc+0xf8>)
 80076e6:	885b      	ldrh	r3, [r3, #2]
 80076e8:	461a      	mov	r2, r3
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	785b      	ldrb	r3, [r3, #1]
 80076ee:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80076f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80076f2:	dd01      	ble.n	80076f8 <SSD1306_Putc+0x34>
	{
		/* Error */
		return 0;
 80076f4:	2300      	movs	r3, #0
 80076f6:	e05d      	b.n	80077b4 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++)
 80076f8:	2300      	movs	r3, #0
 80076fa:	617b      	str	r3, [r7, #20]
 80076fc:	e04b      	b.n	8007796 <SSD1306_Putc+0xd2>
	{
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	685a      	ldr	r2, [r3, #4]
 8007702:	79fb      	ldrb	r3, [r7, #7]
 8007704:	3b20      	subs	r3, #32
 8007706:	6839      	ldr	r1, [r7, #0]
 8007708:	7849      	ldrb	r1, [r1, #1]
 800770a:	fb01 f303 	mul.w	r3, r1, r3
 800770e:	4619      	mov	r1, r3
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	440b      	add	r3, r1
 8007714:	005b      	lsls	r3, r3, #1
 8007716:	4413      	add	r3, r2
 8007718:	881b      	ldrh	r3, [r3, #0]
 800771a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++)
 800771c:	2300      	movs	r3, #0
 800771e:	613b      	str	r3, [r7, #16]
 8007720:	e030      	b.n	8007784 <SSD1306_Putc+0xc0>
		{
			if ((b << j) & 0x8000)
 8007722:	68fa      	ldr	r2, [r7, #12]
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	fa02 f303 	lsl.w	r3, r2, r3
 800772a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800772e:	2b00      	cmp	r3, #0
 8007730:	d010      	beq.n	8007754 <SSD1306_Putc+0x90>
			{
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)color);
 8007732:	4b22      	ldr	r3, [pc, #136]	@ (80077bc <SSD1306_Putc+0xf8>)
 8007734:	881a      	ldrh	r2, [r3, #0]
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	b29b      	uxth	r3, r3
 800773a:	4413      	add	r3, r2
 800773c:	b298      	uxth	r0, r3
 800773e:	4b1f      	ldr	r3, [pc, #124]	@ (80077bc <SSD1306_Putc+0xf8>)
 8007740:	885a      	ldrh	r2, [r3, #2]
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	b29b      	uxth	r3, r3
 8007746:	4413      	add	r3, r2
 8007748:	b29b      	uxth	r3, r3
 800774a:	79ba      	ldrb	r2, [r7, #6]
 800774c:	4619      	mov	r1, r3
 800774e:	f7ff ff45 	bl	80075dc <SSD1306_DrawPixel>
 8007752:	e014      	b.n	800777e <SSD1306_Putc+0xba>
			}
			else
			{
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8007754:	4b19      	ldr	r3, [pc, #100]	@ (80077bc <SSD1306_Putc+0xf8>)
 8007756:	881a      	ldrh	r2, [r3, #0]
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	b29b      	uxth	r3, r3
 800775c:	4413      	add	r3, r2
 800775e:	b298      	uxth	r0, r3
 8007760:	4b16      	ldr	r3, [pc, #88]	@ (80077bc <SSD1306_Putc+0xf8>)
 8007762:	885a      	ldrh	r2, [r3, #2]
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	b29b      	uxth	r3, r3
 8007768:	4413      	add	r3, r2
 800776a:	b299      	uxth	r1, r3
 800776c:	79bb      	ldrb	r3, [r7, #6]
 800776e:	2b00      	cmp	r3, #0
 8007770:	bf0c      	ite	eq
 8007772:	2301      	moveq	r3, #1
 8007774:	2300      	movne	r3, #0
 8007776:	b2db      	uxtb	r3, r3
 8007778:	461a      	mov	r2, r3
 800777a:	f7ff ff2f 	bl	80075dc <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++)
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	3301      	adds	r3, #1
 8007782:	613b      	str	r3, [r7, #16]
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	781b      	ldrb	r3, [r3, #0]
 8007788:	461a      	mov	r2, r3
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	4293      	cmp	r3, r2
 800778e:	d3c8      	bcc.n	8007722 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++)
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	3301      	adds	r3, #1
 8007794:	617b      	str	r3, [r7, #20]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	785b      	ldrb	r3, [r3, #1]
 800779a:	461a      	mov	r2, r3
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	4293      	cmp	r3, r2
 80077a0:	d3ad      	bcc.n	80076fe <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80077a2:	4b06      	ldr	r3, [pc, #24]	@ (80077bc <SSD1306_Putc+0xf8>)
 80077a4:	881b      	ldrh	r3, [r3, #0]
 80077a6:	683a      	ldr	r2, [r7, #0]
 80077a8:	7812      	ldrb	r2, [r2, #0]
 80077aa:	4413      	add	r3, r2
 80077ac:	b29a      	uxth	r2, r3
 80077ae:	4b03      	ldr	r3, [pc, #12]	@ (80077bc <SSD1306_Putc+0xf8>)
 80077b0:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80077b2:	79fb      	ldrb	r3, [r7, #7]
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3718      	adds	r7, #24
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}
 80077bc:	20000768 	.word	0x20000768

080077c0 <SSD1306_Puts>:

char SSD1306_Puts(char *str, FontDef_t *Font, SSD1306_COLOR_t color)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	60f8      	str	r0, [r7, #12]
 80077c8:	60b9      	str	r1, [r7, #8]
 80077ca:	4613      	mov	r3, r2
 80077cc:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str)
 80077ce:	e012      	b.n	80077f6 <SSD1306_Puts+0x36>
	{
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	781b      	ldrb	r3, [r3, #0]
 80077d4:	79fa      	ldrb	r2, [r7, #7]
 80077d6:	68b9      	ldr	r1, [r7, #8]
 80077d8:	4618      	mov	r0, r3
 80077da:	f7ff ff73 	bl	80076c4 <SSD1306_Putc>
 80077de:	4603      	mov	r3, r0
 80077e0:	461a      	mov	r2, r3
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	429a      	cmp	r2, r3
 80077e8:	d002      	beq.n	80077f0 <SSD1306_Puts+0x30>
		{
			/* Return error */
			return *str;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	781b      	ldrb	r3, [r3, #0]
 80077ee:	e008      	b.n	8007802 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	3301      	adds	r3, #1
 80077f4:	60fb      	str	r3, [r7, #12]
	while (*str)
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d1e8      	bne.n	80077d0 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	781b      	ldrb	r3, [r3, #0]
}
 8007802:	4618      	mov	r0, r3
 8007804:	3710      	adds	r7, #16
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}

0800780a <SSD1306_Clear>:
		SSD1306_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c);
	}
}

void SSD1306_Clear(void)
{
 800780a:	b580      	push	{r7, lr}
 800780c:	af00      	add	r7, sp, #0
	SSD1306_Fill(0);
 800780e:	2000      	movs	r0, #0
 8007810:	f7ff fecc 	bl	80075ac <SSD1306_Fill>
	SSD1306_UpdateScreen();
 8007814:	f7ff fe9c 	bl	8007550 <SSD1306_UpdateScreen>
}
 8007818:	bf00      	nop
 800781a:	bd80      	pop	{r7, pc}

0800781c <ssd1306_I2C_Init>:
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init()
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
	// MX_I2C1_Init();
	uint32_t p = 250000;
 8007822:	4b07      	ldr	r3, [pc, #28]	@ (8007840 <ssd1306_I2C_Init+0x24>)
 8007824:	607b      	str	r3, [r7, #4]
	while (p > 0)
 8007826:	e002      	b.n	800782e <ssd1306_I2C_Init+0x12>
		p--;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	3b01      	subs	r3, #1
 800782c:	607b      	str	r3, [r7, #4]
	while (p > 0)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d1f9      	bne.n	8007828 <ssd1306_I2C_Init+0xc>
	// HAL_I2C_DeInit(&hi2c1);
	// p = 250000;
	// while(p>0)
	//	p--;
	// MX_I2C1_Init();
}
 8007834:	bf00      	nop
 8007836:	bf00      	nop
 8007838:	370c      	adds	r7, #12
 800783a:	46bd      	mov	sp, r7
 800783c:	bc80      	pop	{r7}
 800783e:	4770      	bx	lr
 8007840:	0003d090 	.word	0x0003d090

08007844 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t *data, uint16_t count)
{
 8007844:	b590      	push	{r4, r7, lr}
 8007846:	b0c7      	sub	sp, #284	@ 0x11c
 8007848:	af02      	add	r7, sp, #8
 800784a:	4604      	mov	r4, r0
 800784c:	4608      	mov	r0, r1
 800784e:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8007852:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8007856:	600a      	str	r2, [r1, #0]
 8007858:	4619      	mov	r1, r3
 800785a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800785e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8007862:	4622      	mov	r2, r4
 8007864:	701a      	strb	r2, [r3, #0]
 8007866:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800786a:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800786e:	4602      	mov	r2, r0
 8007870:	701a      	strb	r2, [r3, #0]
 8007872:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007876:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800787a:	460a      	mov	r2, r1
 800787c:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 800787e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007882:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007886:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800788a:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 800788e:	7812      	ldrb	r2, [r2, #0]
 8007890:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for (i = 0; i < count; i++)
 8007892:	2300      	movs	r3, #0
 8007894:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8007898:	e015      	b.n	80078c6 <ssd1306_I2C_WriteMulti+0x82>
		dt[i + 1] = data[i];
 800789a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800789e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80078a2:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80078a6:	6812      	ldr	r2, [r2, #0]
 80078a8:	441a      	add	r2, r3
 80078aa:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80078ae:	3301      	adds	r3, #1
 80078b0:	7811      	ldrb	r1, [r2, #0]
 80078b2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80078b6:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80078ba:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < count; i++)
 80078bc:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80078c0:	3301      	adds	r3, #1
 80078c2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80078c6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80078d0:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80078d4:	8812      	ldrh	r2, [r2, #0]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d8df      	bhi.n	800789a <ssd1306_I2C_WriteMulti+0x56>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count + 1, 10);
 80078da:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80078de:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80078e2:	781b      	ldrb	r3, [r3, #0]
 80078e4:	b299      	uxth	r1, r3
 80078e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80078ea:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80078ee:	881b      	ldrh	r3, [r3, #0]
 80078f0:	3301      	adds	r3, #1
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	f107 020c 	add.w	r2, r7, #12
 80078f8:	200a      	movs	r0, #10
 80078fa:	9000      	str	r0, [sp, #0]
 80078fc:	4803      	ldr	r0, [pc, #12]	@ (800790c <ssd1306_I2C_WriteMulti+0xc8>)
 80078fe:	f7fb ff2f 	bl	8003760 <HAL_I2C_Master_Transmit>
}
 8007902:	bf00      	nop
 8007904:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8007908:	46bd      	mov	sp, r7
 800790a:	bd90      	pop	{r4, r7, pc}
 800790c:	2000026c 	.word	0x2000026c

08007910 <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b086      	sub	sp, #24
 8007914:	af02      	add	r7, sp, #8
 8007916:	4603      	mov	r3, r0
 8007918:	71fb      	strb	r3, [r7, #7]
 800791a:	460b      	mov	r3, r1
 800791c:	71bb      	strb	r3, [r7, #6]
 800791e:	4613      	mov	r3, r2
 8007920:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8007922:	79bb      	ldrb	r3, [r7, #6]
 8007924:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8007926:	797b      	ldrb	r3, [r7, #5]
 8007928:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800792a:	79fb      	ldrb	r3, [r7, #7]
 800792c:	b299      	uxth	r1, r3
 800792e:	f107 020c 	add.w	r2, r7, #12
 8007932:	230a      	movs	r3, #10
 8007934:	9300      	str	r3, [sp, #0]
 8007936:	2302      	movs	r3, #2
 8007938:	4803      	ldr	r0, [pc, #12]	@ (8007948 <ssd1306_I2C_Write+0x38>)
 800793a:	f7fb ff11 	bl	8003760 <HAL_I2C_Master_Transmit>
}
 800793e:	bf00      	nop
 8007940:	3710      	adds	r7, #16
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	2000026c 	.word	0x2000026c

0800794c <_Znwj>:
 800794c:	2801      	cmp	r0, #1
 800794e:	bf38      	it	cc
 8007950:	2001      	movcc	r0, #1
 8007952:	b510      	push	{r4, lr}
 8007954:	4604      	mov	r4, r0
 8007956:	4620      	mov	r0, r4
 8007958:	f000 f81a 	bl	8007990 <malloc>
 800795c:	b100      	cbz	r0, 8007960 <_Znwj+0x14>
 800795e:	bd10      	pop	{r4, pc}
 8007960:	f000 f806 	bl	8007970 <_ZSt15get_new_handlerv>
 8007964:	b908      	cbnz	r0, 800796a <_Znwj+0x1e>
 8007966:	f000 f80b 	bl	8007980 <abort>
 800796a:	4780      	blx	r0
 800796c:	e7f3      	b.n	8007956 <_Znwj+0xa>
	...

08007970 <_ZSt15get_new_handlerv>:
 8007970:	4b02      	ldr	r3, [pc, #8]	@ (800797c <_ZSt15get_new_handlerv+0xc>)
 8007972:	6818      	ldr	r0, [r3, #0]
 8007974:	f3bf 8f5b 	dmb	ish
 8007978:	4770      	bx	lr
 800797a:	bf00      	nop
 800797c:	20000770 	.word	0x20000770

08007980 <abort>:
 8007980:	2006      	movs	r0, #6
 8007982:	b508      	push	{r3, lr}
 8007984:	f000 fe74 	bl	8008670 <raise>
 8007988:	2001      	movs	r0, #1
 800798a:	f7fa fbfc 	bl	8002186 <_exit>
	...

08007990 <malloc>:
 8007990:	4b02      	ldr	r3, [pc, #8]	@ (800799c <malloc+0xc>)
 8007992:	4601      	mov	r1, r0
 8007994:	6818      	ldr	r0, [r3, #0]
 8007996:	f000 b82d 	b.w	80079f4 <_malloc_r>
 800799a:	bf00      	nop
 800799c:	20000020 	.word	0x20000020

080079a0 <free>:
 80079a0:	4b02      	ldr	r3, [pc, #8]	@ (80079ac <free+0xc>)
 80079a2:	4601      	mov	r1, r0
 80079a4:	6818      	ldr	r0, [r3, #0]
 80079a6:	f001 bd67 	b.w	8009478 <_free_r>
 80079aa:	bf00      	nop
 80079ac:	20000020 	.word	0x20000020

080079b0 <sbrk_aligned>:
 80079b0:	b570      	push	{r4, r5, r6, lr}
 80079b2:	4e0f      	ldr	r6, [pc, #60]	@ (80079f0 <sbrk_aligned+0x40>)
 80079b4:	460c      	mov	r4, r1
 80079b6:	6831      	ldr	r1, [r6, #0]
 80079b8:	4605      	mov	r5, r0
 80079ba:	b911      	cbnz	r1, 80079c2 <sbrk_aligned+0x12>
 80079bc:	f000 feac 	bl	8008718 <_sbrk_r>
 80079c0:	6030      	str	r0, [r6, #0]
 80079c2:	4621      	mov	r1, r4
 80079c4:	4628      	mov	r0, r5
 80079c6:	f000 fea7 	bl	8008718 <_sbrk_r>
 80079ca:	1c43      	adds	r3, r0, #1
 80079cc:	d103      	bne.n	80079d6 <sbrk_aligned+0x26>
 80079ce:	f04f 34ff 	mov.w	r4, #4294967295
 80079d2:	4620      	mov	r0, r4
 80079d4:	bd70      	pop	{r4, r5, r6, pc}
 80079d6:	1cc4      	adds	r4, r0, #3
 80079d8:	f024 0403 	bic.w	r4, r4, #3
 80079dc:	42a0      	cmp	r0, r4
 80079de:	d0f8      	beq.n	80079d2 <sbrk_aligned+0x22>
 80079e0:	1a21      	subs	r1, r4, r0
 80079e2:	4628      	mov	r0, r5
 80079e4:	f000 fe98 	bl	8008718 <_sbrk_r>
 80079e8:	3001      	adds	r0, #1
 80079ea:	d1f2      	bne.n	80079d2 <sbrk_aligned+0x22>
 80079ec:	e7ef      	b.n	80079ce <sbrk_aligned+0x1e>
 80079ee:	bf00      	nop
 80079f0:	20000774 	.word	0x20000774

080079f4 <_malloc_r>:
 80079f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079f8:	1ccd      	adds	r5, r1, #3
 80079fa:	f025 0503 	bic.w	r5, r5, #3
 80079fe:	3508      	adds	r5, #8
 8007a00:	2d0c      	cmp	r5, #12
 8007a02:	bf38      	it	cc
 8007a04:	250c      	movcc	r5, #12
 8007a06:	2d00      	cmp	r5, #0
 8007a08:	4606      	mov	r6, r0
 8007a0a:	db01      	blt.n	8007a10 <_malloc_r+0x1c>
 8007a0c:	42a9      	cmp	r1, r5
 8007a0e:	d904      	bls.n	8007a1a <_malloc_r+0x26>
 8007a10:	230c      	movs	r3, #12
 8007a12:	6033      	str	r3, [r6, #0]
 8007a14:	2000      	movs	r0, #0
 8007a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007af0 <_malloc_r+0xfc>
 8007a1e:	f000 f869 	bl	8007af4 <__malloc_lock>
 8007a22:	f8d8 3000 	ldr.w	r3, [r8]
 8007a26:	461c      	mov	r4, r3
 8007a28:	bb44      	cbnz	r4, 8007a7c <_malloc_r+0x88>
 8007a2a:	4629      	mov	r1, r5
 8007a2c:	4630      	mov	r0, r6
 8007a2e:	f7ff ffbf 	bl	80079b0 <sbrk_aligned>
 8007a32:	1c43      	adds	r3, r0, #1
 8007a34:	4604      	mov	r4, r0
 8007a36:	d158      	bne.n	8007aea <_malloc_r+0xf6>
 8007a38:	f8d8 4000 	ldr.w	r4, [r8]
 8007a3c:	4627      	mov	r7, r4
 8007a3e:	2f00      	cmp	r7, #0
 8007a40:	d143      	bne.n	8007aca <_malloc_r+0xd6>
 8007a42:	2c00      	cmp	r4, #0
 8007a44:	d04b      	beq.n	8007ade <_malloc_r+0xea>
 8007a46:	6823      	ldr	r3, [r4, #0]
 8007a48:	4639      	mov	r1, r7
 8007a4a:	4630      	mov	r0, r6
 8007a4c:	eb04 0903 	add.w	r9, r4, r3
 8007a50:	f000 fe62 	bl	8008718 <_sbrk_r>
 8007a54:	4581      	cmp	r9, r0
 8007a56:	d142      	bne.n	8007ade <_malloc_r+0xea>
 8007a58:	6821      	ldr	r1, [r4, #0]
 8007a5a:	4630      	mov	r0, r6
 8007a5c:	1a6d      	subs	r5, r5, r1
 8007a5e:	4629      	mov	r1, r5
 8007a60:	f7ff ffa6 	bl	80079b0 <sbrk_aligned>
 8007a64:	3001      	adds	r0, #1
 8007a66:	d03a      	beq.n	8007ade <_malloc_r+0xea>
 8007a68:	6823      	ldr	r3, [r4, #0]
 8007a6a:	442b      	add	r3, r5
 8007a6c:	6023      	str	r3, [r4, #0]
 8007a6e:	f8d8 3000 	ldr.w	r3, [r8]
 8007a72:	685a      	ldr	r2, [r3, #4]
 8007a74:	bb62      	cbnz	r2, 8007ad0 <_malloc_r+0xdc>
 8007a76:	f8c8 7000 	str.w	r7, [r8]
 8007a7a:	e00f      	b.n	8007a9c <_malloc_r+0xa8>
 8007a7c:	6822      	ldr	r2, [r4, #0]
 8007a7e:	1b52      	subs	r2, r2, r5
 8007a80:	d420      	bmi.n	8007ac4 <_malloc_r+0xd0>
 8007a82:	2a0b      	cmp	r2, #11
 8007a84:	d917      	bls.n	8007ab6 <_malloc_r+0xc2>
 8007a86:	1961      	adds	r1, r4, r5
 8007a88:	42a3      	cmp	r3, r4
 8007a8a:	6025      	str	r5, [r4, #0]
 8007a8c:	bf18      	it	ne
 8007a8e:	6059      	strne	r1, [r3, #4]
 8007a90:	6863      	ldr	r3, [r4, #4]
 8007a92:	bf08      	it	eq
 8007a94:	f8c8 1000 	streq.w	r1, [r8]
 8007a98:	5162      	str	r2, [r4, r5]
 8007a9a:	604b      	str	r3, [r1, #4]
 8007a9c:	4630      	mov	r0, r6
 8007a9e:	f000 f82f 	bl	8007b00 <__malloc_unlock>
 8007aa2:	f104 000b 	add.w	r0, r4, #11
 8007aa6:	1d23      	adds	r3, r4, #4
 8007aa8:	f020 0007 	bic.w	r0, r0, #7
 8007aac:	1ac2      	subs	r2, r0, r3
 8007aae:	bf1c      	itt	ne
 8007ab0:	1a1b      	subne	r3, r3, r0
 8007ab2:	50a3      	strne	r3, [r4, r2]
 8007ab4:	e7af      	b.n	8007a16 <_malloc_r+0x22>
 8007ab6:	6862      	ldr	r2, [r4, #4]
 8007ab8:	42a3      	cmp	r3, r4
 8007aba:	bf0c      	ite	eq
 8007abc:	f8c8 2000 	streq.w	r2, [r8]
 8007ac0:	605a      	strne	r2, [r3, #4]
 8007ac2:	e7eb      	b.n	8007a9c <_malloc_r+0xa8>
 8007ac4:	4623      	mov	r3, r4
 8007ac6:	6864      	ldr	r4, [r4, #4]
 8007ac8:	e7ae      	b.n	8007a28 <_malloc_r+0x34>
 8007aca:	463c      	mov	r4, r7
 8007acc:	687f      	ldr	r7, [r7, #4]
 8007ace:	e7b6      	b.n	8007a3e <_malloc_r+0x4a>
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	42a3      	cmp	r3, r4
 8007ad6:	d1fb      	bne.n	8007ad0 <_malloc_r+0xdc>
 8007ad8:	2300      	movs	r3, #0
 8007ada:	6053      	str	r3, [r2, #4]
 8007adc:	e7de      	b.n	8007a9c <_malloc_r+0xa8>
 8007ade:	230c      	movs	r3, #12
 8007ae0:	4630      	mov	r0, r6
 8007ae2:	6033      	str	r3, [r6, #0]
 8007ae4:	f000 f80c 	bl	8007b00 <__malloc_unlock>
 8007ae8:	e794      	b.n	8007a14 <_malloc_r+0x20>
 8007aea:	6005      	str	r5, [r0, #0]
 8007aec:	e7d6      	b.n	8007a9c <_malloc_r+0xa8>
 8007aee:	bf00      	nop
 8007af0:	20000778 	.word	0x20000778

08007af4 <__malloc_lock>:
 8007af4:	4801      	ldr	r0, [pc, #4]	@ (8007afc <__malloc_lock+0x8>)
 8007af6:	f000 be5c 	b.w	80087b2 <__retarget_lock_acquire_recursive>
 8007afa:	bf00      	nop
 8007afc:	200008bc 	.word	0x200008bc

08007b00 <__malloc_unlock>:
 8007b00:	4801      	ldr	r0, [pc, #4]	@ (8007b08 <__malloc_unlock+0x8>)
 8007b02:	f000 be57 	b.w	80087b4 <__retarget_lock_release_recursive>
 8007b06:	bf00      	nop
 8007b08:	200008bc 	.word	0x200008bc

08007b0c <__cvt>:
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b12:	461d      	mov	r5, r3
 8007b14:	bfbb      	ittet	lt
 8007b16:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8007b1a:	461d      	movlt	r5, r3
 8007b1c:	2300      	movge	r3, #0
 8007b1e:	232d      	movlt	r3, #45	@ 0x2d
 8007b20:	b088      	sub	sp, #32
 8007b22:	4614      	mov	r4, r2
 8007b24:	bfb8      	it	lt
 8007b26:	4614      	movlt	r4, r2
 8007b28:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007b2a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007b2c:	7013      	strb	r3, [r2, #0]
 8007b2e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b30:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8007b34:	f023 0820 	bic.w	r8, r3, #32
 8007b38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007b3c:	d005      	beq.n	8007b4a <__cvt+0x3e>
 8007b3e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007b42:	d100      	bne.n	8007b46 <__cvt+0x3a>
 8007b44:	3601      	adds	r6, #1
 8007b46:	2302      	movs	r3, #2
 8007b48:	e000      	b.n	8007b4c <__cvt+0x40>
 8007b4a:	2303      	movs	r3, #3
 8007b4c:	aa07      	add	r2, sp, #28
 8007b4e:	9204      	str	r2, [sp, #16]
 8007b50:	aa06      	add	r2, sp, #24
 8007b52:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007b56:	e9cd 3600 	strd	r3, r6, [sp]
 8007b5a:	4622      	mov	r2, r4
 8007b5c:	462b      	mov	r3, r5
 8007b5e:	f000 fec3 	bl	80088e8 <_dtoa_r>
 8007b62:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007b66:	4607      	mov	r7, r0
 8007b68:	d119      	bne.n	8007b9e <__cvt+0x92>
 8007b6a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007b6c:	07db      	lsls	r3, r3, #31
 8007b6e:	d50e      	bpl.n	8007b8e <__cvt+0x82>
 8007b70:	eb00 0906 	add.w	r9, r0, r6
 8007b74:	2200      	movs	r2, #0
 8007b76:	2300      	movs	r3, #0
 8007b78:	4620      	mov	r0, r4
 8007b7a:	4629      	mov	r1, r5
 8007b7c:	f7f8 ff14 	bl	80009a8 <__aeabi_dcmpeq>
 8007b80:	b108      	cbz	r0, 8007b86 <__cvt+0x7a>
 8007b82:	f8cd 901c 	str.w	r9, [sp, #28]
 8007b86:	2230      	movs	r2, #48	@ 0x30
 8007b88:	9b07      	ldr	r3, [sp, #28]
 8007b8a:	454b      	cmp	r3, r9
 8007b8c:	d31e      	bcc.n	8007bcc <__cvt+0xc0>
 8007b8e:	4638      	mov	r0, r7
 8007b90:	9b07      	ldr	r3, [sp, #28]
 8007b92:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007b94:	1bdb      	subs	r3, r3, r7
 8007b96:	6013      	str	r3, [r2, #0]
 8007b98:	b008      	add	sp, #32
 8007b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b9e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007ba2:	eb00 0906 	add.w	r9, r0, r6
 8007ba6:	d1e5      	bne.n	8007b74 <__cvt+0x68>
 8007ba8:	7803      	ldrb	r3, [r0, #0]
 8007baa:	2b30      	cmp	r3, #48	@ 0x30
 8007bac:	d10a      	bne.n	8007bc4 <__cvt+0xb8>
 8007bae:	2200      	movs	r2, #0
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	4620      	mov	r0, r4
 8007bb4:	4629      	mov	r1, r5
 8007bb6:	f7f8 fef7 	bl	80009a8 <__aeabi_dcmpeq>
 8007bba:	b918      	cbnz	r0, 8007bc4 <__cvt+0xb8>
 8007bbc:	f1c6 0601 	rsb	r6, r6, #1
 8007bc0:	f8ca 6000 	str.w	r6, [sl]
 8007bc4:	f8da 3000 	ldr.w	r3, [sl]
 8007bc8:	4499      	add	r9, r3
 8007bca:	e7d3      	b.n	8007b74 <__cvt+0x68>
 8007bcc:	1c59      	adds	r1, r3, #1
 8007bce:	9107      	str	r1, [sp, #28]
 8007bd0:	701a      	strb	r2, [r3, #0]
 8007bd2:	e7d9      	b.n	8007b88 <__cvt+0x7c>

08007bd4 <__exponent>:
 8007bd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bd6:	2900      	cmp	r1, #0
 8007bd8:	bfb6      	itet	lt
 8007bda:	232d      	movlt	r3, #45	@ 0x2d
 8007bdc:	232b      	movge	r3, #43	@ 0x2b
 8007bde:	4249      	neglt	r1, r1
 8007be0:	2909      	cmp	r1, #9
 8007be2:	7002      	strb	r2, [r0, #0]
 8007be4:	7043      	strb	r3, [r0, #1]
 8007be6:	dd29      	ble.n	8007c3c <__exponent+0x68>
 8007be8:	f10d 0307 	add.w	r3, sp, #7
 8007bec:	461d      	mov	r5, r3
 8007bee:	270a      	movs	r7, #10
 8007bf0:	fbb1 f6f7 	udiv	r6, r1, r7
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	fb07 1416 	mls	r4, r7, r6, r1
 8007bfa:	3430      	adds	r4, #48	@ 0x30
 8007bfc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007c00:	460c      	mov	r4, r1
 8007c02:	2c63      	cmp	r4, #99	@ 0x63
 8007c04:	4631      	mov	r1, r6
 8007c06:	f103 33ff 	add.w	r3, r3, #4294967295
 8007c0a:	dcf1      	bgt.n	8007bf0 <__exponent+0x1c>
 8007c0c:	3130      	adds	r1, #48	@ 0x30
 8007c0e:	1e94      	subs	r4, r2, #2
 8007c10:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007c14:	4623      	mov	r3, r4
 8007c16:	1c41      	adds	r1, r0, #1
 8007c18:	42ab      	cmp	r3, r5
 8007c1a:	d30a      	bcc.n	8007c32 <__exponent+0x5e>
 8007c1c:	f10d 0309 	add.w	r3, sp, #9
 8007c20:	1a9b      	subs	r3, r3, r2
 8007c22:	42ac      	cmp	r4, r5
 8007c24:	bf88      	it	hi
 8007c26:	2300      	movhi	r3, #0
 8007c28:	3302      	adds	r3, #2
 8007c2a:	4403      	add	r3, r0
 8007c2c:	1a18      	subs	r0, r3, r0
 8007c2e:	b003      	add	sp, #12
 8007c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c32:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007c36:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007c3a:	e7ed      	b.n	8007c18 <__exponent+0x44>
 8007c3c:	2330      	movs	r3, #48	@ 0x30
 8007c3e:	3130      	adds	r1, #48	@ 0x30
 8007c40:	7083      	strb	r3, [r0, #2]
 8007c42:	70c1      	strb	r1, [r0, #3]
 8007c44:	1d03      	adds	r3, r0, #4
 8007c46:	e7f1      	b.n	8007c2c <__exponent+0x58>

08007c48 <_printf_float>:
 8007c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c4c:	b091      	sub	sp, #68	@ 0x44
 8007c4e:	460c      	mov	r4, r1
 8007c50:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007c54:	4616      	mov	r6, r2
 8007c56:	461f      	mov	r7, r3
 8007c58:	4605      	mov	r5, r0
 8007c5a:	f000 fd11 	bl	8008680 <_localeconv_r>
 8007c5e:	6803      	ldr	r3, [r0, #0]
 8007c60:	4618      	mov	r0, r3
 8007c62:	9308      	str	r3, [sp, #32]
 8007c64:	f7f8 fa74 	bl	8000150 <strlen>
 8007c68:	2300      	movs	r3, #0
 8007c6a:	930e      	str	r3, [sp, #56]	@ 0x38
 8007c6c:	f8d8 3000 	ldr.w	r3, [r8]
 8007c70:	9009      	str	r0, [sp, #36]	@ 0x24
 8007c72:	3307      	adds	r3, #7
 8007c74:	f023 0307 	bic.w	r3, r3, #7
 8007c78:	f103 0208 	add.w	r2, r3, #8
 8007c7c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007c80:	f8d4 b000 	ldr.w	fp, [r4]
 8007c84:	f8c8 2000 	str.w	r2, [r8]
 8007c88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007c8c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007c90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c92:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007c96:	f04f 32ff 	mov.w	r2, #4294967295
 8007c9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007c9e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007ca2:	4b9c      	ldr	r3, [pc, #624]	@ (8007f14 <_printf_float+0x2cc>)
 8007ca4:	f7f8 feb2 	bl	8000a0c <__aeabi_dcmpun>
 8007ca8:	bb70      	cbnz	r0, 8007d08 <_printf_float+0xc0>
 8007caa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007cae:	f04f 32ff 	mov.w	r2, #4294967295
 8007cb2:	4b98      	ldr	r3, [pc, #608]	@ (8007f14 <_printf_float+0x2cc>)
 8007cb4:	f7f8 fe8c 	bl	80009d0 <__aeabi_dcmple>
 8007cb8:	bb30      	cbnz	r0, 8007d08 <_printf_float+0xc0>
 8007cba:	2200      	movs	r2, #0
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	4640      	mov	r0, r8
 8007cc0:	4649      	mov	r1, r9
 8007cc2:	f7f8 fe7b 	bl	80009bc <__aeabi_dcmplt>
 8007cc6:	b110      	cbz	r0, 8007cce <_printf_float+0x86>
 8007cc8:	232d      	movs	r3, #45	@ 0x2d
 8007cca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cce:	4a92      	ldr	r2, [pc, #584]	@ (8007f18 <_printf_float+0x2d0>)
 8007cd0:	4b92      	ldr	r3, [pc, #584]	@ (8007f1c <_printf_float+0x2d4>)
 8007cd2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007cd6:	bf94      	ite	ls
 8007cd8:	4690      	movls	r8, r2
 8007cda:	4698      	movhi	r8, r3
 8007cdc:	2303      	movs	r3, #3
 8007cde:	f04f 0900 	mov.w	r9, #0
 8007ce2:	6123      	str	r3, [r4, #16]
 8007ce4:	f02b 0304 	bic.w	r3, fp, #4
 8007ce8:	6023      	str	r3, [r4, #0]
 8007cea:	4633      	mov	r3, r6
 8007cec:	4621      	mov	r1, r4
 8007cee:	4628      	mov	r0, r5
 8007cf0:	9700      	str	r7, [sp, #0]
 8007cf2:	aa0f      	add	r2, sp, #60	@ 0x3c
 8007cf4:	f000 f9d4 	bl	80080a0 <_printf_common>
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	f040 8090 	bne.w	8007e1e <_printf_float+0x1d6>
 8007cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8007d02:	b011      	add	sp, #68	@ 0x44
 8007d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d08:	4642      	mov	r2, r8
 8007d0a:	464b      	mov	r3, r9
 8007d0c:	4640      	mov	r0, r8
 8007d0e:	4649      	mov	r1, r9
 8007d10:	f7f8 fe7c 	bl	8000a0c <__aeabi_dcmpun>
 8007d14:	b148      	cbz	r0, 8007d2a <_printf_float+0xe2>
 8007d16:	464b      	mov	r3, r9
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	bfb8      	it	lt
 8007d1c:	232d      	movlt	r3, #45	@ 0x2d
 8007d1e:	4a80      	ldr	r2, [pc, #512]	@ (8007f20 <_printf_float+0x2d8>)
 8007d20:	bfb8      	it	lt
 8007d22:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007d26:	4b7f      	ldr	r3, [pc, #508]	@ (8007f24 <_printf_float+0x2dc>)
 8007d28:	e7d3      	b.n	8007cd2 <_printf_float+0x8a>
 8007d2a:	6863      	ldr	r3, [r4, #4]
 8007d2c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8007d30:	1c5a      	adds	r2, r3, #1
 8007d32:	d13f      	bne.n	8007db4 <_printf_float+0x16c>
 8007d34:	2306      	movs	r3, #6
 8007d36:	6063      	str	r3, [r4, #4]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8007d3e:	6023      	str	r3, [r4, #0]
 8007d40:	9206      	str	r2, [sp, #24]
 8007d42:	aa0e      	add	r2, sp, #56	@ 0x38
 8007d44:	e9cd a204 	strd	sl, r2, [sp, #16]
 8007d48:	aa0d      	add	r2, sp, #52	@ 0x34
 8007d4a:	9203      	str	r2, [sp, #12]
 8007d4c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8007d50:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007d54:	6863      	ldr	r3, [r4, #4]
 8007d56:	4642      	mov	r2, r8
 8007d58:	9300      	str	r3, [sp, #0]
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	464b      	mov	r3, r9
 8007d5e:	910a      	str	r1, [sp, #40]	@ 0x28
 8007d60:	f7ff fed4 	bl	8007b0c <__cvt>
 8007d64:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007d66:	4680      	mov	r8, r0
 8007d68:	2947      	cmp	r1, #71	@ 0x47
 8007d6a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007d6c:	d128      	bne.n	8007dc0 <_printf_float+0x178>
 8007d6e:	1cc8      	adds	r0, r1, #3
 8007d70:	db02      	blt.n	8007d78 <_printf_float+0x130>
 8007d72:	6863      	ldr	r3, [r4, #4]
 8007d74:	4299      	cmp	r1, r3
 8007d76:	dd40      	ble.n	8007dfa <_printf_float+0x1b2>
 8007d78:	f1aa 0a02 	sub.w	sl, sl, #2
 8007d7c:	fa5f fa8a 	uxtb.w	sl, sl
 8007d80:	4652      	mov	r2, sl
 8007d82:	3901      	subs	r1, #1
 8007d84:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007d88:	910d      	str	r1, [sp, #52]	@ 0x34
 8007d8a:	f7ff ff23 	bl	8007bd4 <__exponent>
 8007d8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d90:	4681      	mov	r9, r0
 8007d92:	1813      	adds	r3, r2, r0
 8007d94:	2a01      	cmp	r2, #1
 8007d96:	6123      	str	r3, [r4, #16]
 8007d98:	dc02      	bgt.n	8007da0 <_printf_float+0x158>
 8007d9a:	6822      	ldr	r2, [r4, #0]
 8007d9c:	07d2      	lsls	r2, r2, #31
 8007d9e:	d501      	bpl.n	8007da4 <_printf_float+0x15c>
 8007da0:	3301      	adds	r3, #1
 8007da2:	6123      	str	r3, [r4, #16]
 8007da4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d09e      	beq.n	8007cea <_printf_float+0xa2>
 8007dac:	232d      	movs	r3, #45	@ 0x2d
 8007dae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007db2:	e79a      	b.n	8007cea <_printf_float+0xa2>
 8007db4:	2947      	cmp	r1, #71	@ 0x47
 8007db6:	d1bf      	bne.n	8007d38 <_printf_float+0xf0>
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d1bd      	bne.n	8007d38 <_printf_float+0xf0>
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	e7ba      	b.n	8007d36 <_printf_float+0xee>
 8007dc0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007dc4:	d9dc      	bls.n	8007d80 <_printf_float+0x138>
 8007dc6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007dca:	d118      	bne.n	8007dfe <_printf_float+0x1b6>
 8007dcc:	2900      	cmp	r1, #0
 8007dce:	6863      	ldr	r3, [r4, #4]
 8007dd0:	dd0b      	ble.n	8007dea <_printf_float+0x1a2>
 8007dd2:	6121      	str	r1, [r4, #16]
 8007dd4:	b913      	cbnz	r3, 8007ddc <_printf_float+0x194>
 8007dd6:	6822      	ldr	r2, [r4, #0]
 8007dd8:	07d0      	lsls	r0, r2, #31
 8007dda:	d502      	bpl.n	8007de2 <_printf_float+0x19a>
 8007ddc:	3301      	adds	r3, #1
 8007dde:	440b      	add	r3, r1
 8007de0:	6123      	str	r3, [r4, #16]
 8007de2:	f04f 0900 	mov.w	r9, #0
 8007de6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007de8:	e7dc      	b.n	8007da4 <_printf_float+0x15c>
 8007dea:	b913      	cbnz	r3, 8007df2 <_printf_float+0x1aa>
 8007dec:	6822      	ldr	r2, [r4, #0]
 8007dee:	07d2      	lsls	r2, r2, #31
 8007df0:	d501      	bpl.n	8007df6 <_printf_float+0x1ae>
 8007df2:	3302      	adds	r3, #2
 8007df4:	e7f4      	b.n	8007de0 <_printf_float+0x198>
 8007df6:	2301      	movs	r3, #1
 8007df8:	e7f2      	b.n	8007de0 <_printf_float+0x198>
 8007dfa:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007dfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e00:	4299      	cmp	r1, r3
 8007e02:	db05      	blt.n	8007e10 <_printf_float+0x1c8>
 8007e04:	6823      	ldr	r3, [r4, #0]
 8007e06:	6121      	str	r1, [r4, #16]
 8007e08:	07d8      	lsls	r0, r3, #31
 8007e0a:	d5ea      	bpl.n	8007de2 <_printf_float+0x19a>
 8007e0c:	1c4b      	adds	r3, r1, #1
 8007e0e:	e7e7      	b.n	8007de0 <_printf_float+0x198>
 8007e10:	2900      	cmp	r1, #0
 8007e12:	bfcc      	ite	gt
 8007e14:	2201      	movgt	r2, #1
 8007e16:	f1c1 0202 	rsble	r2, r1, #2
 8007e1a:	4413      	add	r3, r2
 8007e1c:	e7e0      	b.n	8007de0 <_printf_float+0x198>
 8007e1e:	6823      	ldr	r3, [r4, #0]
 8007e20:	055a      	lsls	r2, r3, #21
 8007e22:	d407      	bmi.n	8007e34 <_printf_float+0x1ec>
 8007e24:	6923      	ldr	r3, [r4, #16]
 8007e26:	4642      	mov	r2, r8
 8007e28:	4631      	mov	r1, r6
 8007e2a:	4628      	mov	r0, r5
 8007e2c:	47b8      	blx	r7
 8007e2e:	3001      	adds	r0, #1
 8007e30:	d12b      	bne.n	8007e8a <_printf_float+0x242>
 8007e32:	e764      	b.n	8007cfe <_printf_float+0xb6>
 8007e34:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007e38:	f240 80dc 	bls.w	8007ff4 <_printf_float+0x3ac>
 8007e3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007e40:	2200      	movs	r2, #0
 8007e42:	2300      	movs	r3, #0
 8007e44:	f7f8 fdb0 	bl	80009a8 <__aeabi_dcmpeq>
 8007e48:	2800      	cmp	r0, #0
 8007e4a:	d033      	beq.n	8007eb4 <_printf_float+0x26c>
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	4631      	mov	r1, r6
 8007e50:	4628      	mov	r0, r5
 8007e52:	4a35      	ldr	r2, [pc, #212]	@ (8007f28 <_printf_float+0x2e0>)
 8007e54:	47b8      	blx	r7
 8007e56:	3001      	adds	r0, #1
 8007e58:	f43f af51 	beq.w	8007cfe <_printf_float+0xb6>
 8007e5c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8007e60:	4543      	cmp	r3, r8
 8007e62:	db02      	blt.n	8007e6a <_printf_float+0x222>
 8007e64:	6823      	ldr	r3, [r4, #0]
 8007e66:	07d8      	lsls	r0, r3, #31
 8007e68:	d50f      	bpl.n	8007e8a <_printf_float+0x242>
 8007e6a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007e6e:	4631      	mov	r1, r6
 8007e70:	4628      	mov	r0, r5
 8007e72:	47b8      	blx	r7
 8007e74:	3001      	adds	r0, #1
 8007e76:	f43f af42 	beq.w	8007cfe <_printf_float+0xb6>
 8007e7a:	f04f 0900 	mov.w	r9, #0
 8007e7e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007e82:	f104 0a1a 	add.w	sl, r4, #26
 8007e86:	45c8      	cmp	r8, r9
 8007e88:	dc09      	bgt.n	8007e9e <_printf_float+0x256>
 8007e8a:	6823      	ldr	r3, [r4, #0]
 8007e8c:	079b      	lsls	r3, r3, #30
 8007e8e:	f100 8102 	bmi.w	8008096 <_printf_float+0x44e>
 8007e92:	68e0      	ldr	r0, [r4, #12]
 8007e94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e96:	4298      	cmp	r0, r3
 8007e98:	bfb8      	it	lt
 8007e9a:	4618      	movlt	r0, r3
 8007e9c:	e731      	b.n	8007d02 <_printf_float+0xba>
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	4652      	mov	r2, sl
 8007ea2:	4631      	mov	r1, r6
 8007ea4:	4628      	mov	r0, r5
 8007ea6:	47b8      	blx	r7
 8007ea8:	3001      	adds	r0, #1
 8007eaa:	f43f af28 	beq.w	8007cfe <_printf_float+0xb6>
 8007eae:	f109 0901 	add.w	r9, r9, #1
 8007eb2:	e7e8      	b.n	8007e86 <_printf_float+0x23e>
 8007eb4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	dc38      	bgt.n	8007f2c <_printf_float+0x2e4>
 8007eba:	2301      	movs	r3, #1
 8007ebc:	4631      	mov	r1, r6
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	4a19      	ldr	r2, [pc, #100]	@ (8007f28 <_printf_float+0x2e0>)
 8007ec2:	47b8      	blx	r7
 8007ec4:	3001      	adds	r0, #1
 8007ec6:	f43f af1a 	beq.w	8007cfe <_printf_float+0xb6>
 8007eca:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8007ece:	ea59 0303 	orrs.w	r3, r9, r3
 8007ed2:	d102      	bne.n	8007eda <_printf_float+0x292>
 8007ed4:	6823      	ldr	r3, [r4, #0]
 8007ed6:	07d9      	lsls	r1, r3, #31
 8007ed8:	d5d7      	bpl.n	8007e8a <_printf_float+0x242>
 8007eda:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007ede:	4631      	mov	r1, r6
 8007ee0:	4628      	mov	r0, r5
 8007ee2:	47b8      	blx	r7
 8007ee4:	3001      	adds	r0, #1
 8007ee6:	f43f af0a 	beq.w	8007cfe <_printf_float+0xb6>
 8007eea:	f04f 0a00 	mov.w	sl, #0
 8007eee:	f104 0b1a 	add.w	fp, r4, #26
 8007ef2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ef4:	425b      	negs	r3, r3
 8007ef6:	4553      	cmp	r3, sl
 8007ef8:	dc01      	bgt.n	8007efe <_printf_float+0x2b6>
 8007efa:	464b      	mov	r3, r9
 8007efc:	e793      	b.n	8007e26 <_printf_float+0x1de>
 8007efe:	2301      	movs	r3, #1
 8007f00:	465a      	mov	r2, fp
 8007f02:	4631      	mov	r1, r6
 8007f04:	4628      	mov	r0, r5
 8007f06:	47b8      	blx	r7
 8007f08:	3001      	adds	r0, #1
 8007f0a:	f43f aef8 	beq.w	8007cfe <_printf_float+0xb6>
 8007f0e:	f10a 0a01 	add.w	sl, sl, #1
 8007f12:	e7ee      	b.n	8007ef2 <_printf_float+0x2aa>
 8007f14:	7fefffff 	.word	0x7fefffff
 8007f18:	0800ae30 	.word	0x0800ae30
 8007f1c:	0800ae34 	.word	0x0800ae34
 8007f20:	0800ae38 	.word	0x0800ae38
 8007f24:	0800ae3c 	.word	0x0800ae3c
 8007f28:	0800ae40 	.word	0x0800ae40
 8007f2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007f2e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007f32:	4553      	cmp	r3, sl
 8007f34:	bfa8      	it	ge
 8007f36:	4653      	movge	r3, sl
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	4699      	mov	r9, r3
 8007f3c:	dc36      	bgt.n	8007fac <_printf_float+0x364>
 8007f3e:	f04f 0b00 	mov.w	fp, #0
 8007f42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f46:	f104 021a 	add.w	r2, r4, #26
 8007f4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007f4c:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f4e:	eba3 0309 	sub.w	r3, r3, r9
 8007f52:	455b      	cmp	r3, fp
 8007f54:	dc31      	bgt.n	8007fba <_printf_float+0x372>
 8007f56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f58:	459a      	cmp	sl, r3
 8007f5a:	dc3a      	bgt.n	8007fd2 <_printf_float+0x38a>
 8007f5c:	6823      	ldr	r3, [r4, #0]
 8007f5e:	07da      	lsls	r2, r3, #31
 8007f60:	d437      	bmi.n	8007fd2 <_printf_float+0x38a>
 8007f62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f64:	ebaa 0903 	sub.w	r9, sl, r3
 8007f68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f6a:	ebaa 0303 	sub.w	r3, sl, r3
 8007f6e:	4599      	cmp	r9, r3
 8007f70:	bfa8      	it	ge
 8007f72:	4699      	movge	r9, r3
 8007f74:	f1b9 0f00 	cmp.w	r9, #0
 8007f78:	dc33      	bgt.n	8007fe2 <_printf_float+0x39a>
 8007f7a:	f04f 0800 	mov.w	r8, #0
 8007f7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f82:	f104 0b1a 	add.w	fp, r4, #26
 8007f86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f88:	ebaa 0303 	sub.w	r3, sl, r3
 8007f8c:	eba3 0309 	sub.w	r3, r3, r9
 8007f90:	4543      	cmp	r3, r8
 8007f92:	f77f af7a 	ble.w	8007e8a <_printf_float+0x242>
 8007f96:	2301      	movs	r3, #1
 8007f98:	465a      	mov	r2, fp
 8007f9a:	4631      	mov	r1, r6
 8007f9c:	4628      	mov	r0, r5
 8007f9e:	47b8      	blx	r7
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	f43f aeac 	beq.w	8007cfe <_printf_float+0xb6>
 8007fa6:	f108 0801 	add.w	r8, r8, #1
 8007faa:	e7ec      	b.n	8007f86 <_printf_float+0x33e>
 8007fac:	4642      	mov	r2, r8
 8007fae:	4631      	mov	r1, r6
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	47b8      	blx	r7
 8007fb4:	3001      	adds	r0, #1
 8007fb6:	d1c2      	bne.n	8007f3e <_printf_float+0x2f6>
 8007fb8:	e6a1      	b.n	8007cfe <_printf_float+0xb6>
 8007fba:	2301      	movs	r3, #1
 8007fbc:	4631      	mov	r1, r6
 8007fbe:	4628      	mov	r0, r5
 8007fc0:	920a      	str	r2, [sp, #40]	@ 0x28
 8007fc2:	47b8      	blx	r7
 8007fc4:	3001      	adds	r0, #1
 8007fc6:	f43f ae9a 	beq.w	8007cfe <_printf_float+0xb6>
 8007fca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007fcc:	f10b 0b01 	add.w	fp, fp, #1
 8007fd0:	e7bb      	b.n	8007f4a <_printf_float+0x302>
 8007fd2:	4631      	mov	r1, r6
 8007fd4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007fd8:	4628      	mov	r0, r5
 8007fda:	47b8      	blx	r7
 8007fdc:	3001      	adds	r0, #1
 8007fde:	d1c0      	bne.n	8007f62 <_printf_float+0x31a>
 8007fe0:	e68d      	b.n	8007cfe <_printf_float+0xb6>
 8007fe2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007fe4:	464b      	mov	r3, r9
 8007fe6:	4631      	mov	r1, r6
 8007fe8:	4628      	mov	r0, r5
 8007fea:	4442      	add	r2, r8
 8007fec:	47b8      	blx	r7
 8007fee:	3001      	adds	r0, #1
 8007ff0:	d1c3      	bne.n	8007f7a <_printf_float+0x332>
 8007ff2:	e684      	b.n	8007cfe <_printf_float+0xb6>
 8007ff4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007ff8:	f1ba 0f01 	cmp.w	sl, #1
 8007ffc:	dc01      	bgt.n	8008002 <_printf_float+0x3ba>
 8007ffe:	07db      	lsls	r3, r3, #31
 8008000:	d536      	bpl.n	8008070 <_printf_float+0x428>
 8008002:	2301      	movs	r3, #1
 8008004:	4642      	mov	r2, r8
 8008006:	4631      	mov	r1, r6
 8008008:	4628      	mov	r0, r5
 800800a:	47b8      	blx	r7
 800800c:	3001      	adds	r0, #1
 800800e:	f43f ae76 	beq.w	8007cfe <_printf_float+0xb6>
 8008012:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008016:	4631      	mov	r1, r6
 8008018:	4628      	mov	r0, r5
 800801a:	47b8      	blx	r7
 800801c:	3001      	adds	r0, #1
 800801e:	f43f ae6e 	beq.w	8007cfe <_printf_float+0xb6>
 8008022:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008026:	2200      	movs	r2, #0
 8008028:	2300      	movs	r3, #0
 800802a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800802e:	f7f8 fcbb 	bl	80009a8 <__aeabi_dcmpeq>
 8008032:	b9c0      	cbnz	r0, 8008066 <_printf_float+0x41e>
 8008034:	4653      	mov	r3, sl
 8008036:	f108 0201 	add.w	r2, r8, #1
 800803a:	4631      	mov	r1, r6
 800803c:	4628      	mov	r0, r5
 800803e:	47b8      	blx	r7
 8008040:	3001      	adds	r0, #1
 8008042:	d10c      	bne.n	800805e <_printf_float+0x416>
 8008044:	e65b      	b.n	8007cfe <_printf_float+0xb6>
 8008046:	2301      	movs	r3, #1
 8008048:	465a      	mov	r2, fp
 800804a:	4631      	mov	r1, r6
 800804c:	4628      	mov	r0, r5
 800804e:	47b8      	blx	r7
 8008050:	3001      	adds	r0, #1
 8008052:	f43f ae54 	beq.w	8007cfe <_printf_float+0xb6>
 8008056:	f108 0801 	add.w	r8, r8, #1
 800805a:	45d0      	cmp	r8, sl
 800805c:	dbf3      	blt.n	8008046 <_printf_float+0x3fe>
 800805e:	464b      	mov	r3, r9
 8008060:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008064:	e6e0      	b.n	8007e28 <_printf_float+0x1e0>
 8008066:	f04f 0800 	mov.w	r8, #0
 800806a:	f104 0b1a 	add.w	fp, r4, #26
 800806e:	e7f4      	b.n	800805a <_printf_float+0x412>
 8008070:	2301      	movs	r3, #1
 8008072:	4642      	mov	r2, r8
 8008074:	e7e1      	b.n	800803a <_printf_float+0x3f2>
 8008076:	2301      	movs	r3, #1
 8008078:	464a      	mov	r2, r9
 800807a:	4631      	mov	r1, r6
 800807c:	4628      	mov	r0, r5
 800807e:	47b8      	blx	r7
 8008080:	3001      	adds	r0, #1
 8008082:	f43f ae3c 	beq.w	8007cfe <_printf_float+0xb6>
 8008086:	f108 0801 	add.w	r8, r8, #1
 800808a:	68e3      	ldr	r3, [r4, #12]
 800808c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800808e:	1a5b      	subs	r3, r3, r1
 8008090:	4543      	cmp	r3, r8
 8008092:	dcf0      	bgt.n	8008076 <_printf_float+0x42e>
 8008094:	e6fd      	b.n	8007e92 <_printf_float+0x24a>
 8008096:	f04f 0800 	mov.w	r8, #0
 800809a:	f104 0919 	add.w	r9, r4, #25
 800809e:	e7f4      	b.n	800808a <_printf_float+0x442>

080080a0 <_printf_common>:
 80080a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080a4:	4616      	mov	r6, r2
 80080a6:	4698      	mov	r8, r3
 80080a8:	688a      	ldr	r2, [r1, #8]
 80080aa:	690b      	ldr	r3, [r1, #16]
 80080ac:	4607      	mov	r7, r0
 80080ae:	4293      	cmp	r3, r2
 80080b0:	bfb8      	it	lt
 80080b2:	4613      	movlt	r3, r2
 80080b4:	6033      	str	r3, [r6, #0]
 80080b6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80080ba:	460c      	mov	r4, r1
 80080bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80080c0:	b10a      	cbz	r2, 80080c6 <_printf_common+0x26>
 80080c2:	3301      	adds	r3, #1
 80080c4:	6033      	str	r3, [r6, #0]
 80080c6:	6823      	ldr	r3, [r4, #0]
 80080c8:	0699      	lsls	r1, r3, #26
 80080ca:	bf42      	ittt	mi
 80080cc:	6833      	ldrmi	r3, [r6, #0]
 80080ce:	3302      	addmi	r3, #2
 80080d0:	6033      	strmi	r3, [r6, #0]
 80080d2:	6825      	ldr	r5, [r4, #0]
 80080d4:	f015 0506 	ands.w	r5, r5, #6
 80080d8:	d106      	bne.n	80080e8 <_printf_common+0x48>
 80080da:	f104 0a19 	add.w	sl, r4, #25
 80080de:	68e3      	ldr	r3, [r4, #12]
 80080e0:	6832      	ldr	r2, [r6, #0]
 80080e2:	1a9b      	subs	r3, r3, r2
 80080e4:	42ab      	cmp	r3, r5
 80080e6:	dc2b      	bgt.n	8008140 <_printf_common+0xa0>
 80080e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80080ec:	6822      	ldr	r2, [r4, #0]
 80080ee:	3b00      	subs	r3, #0
 80080f0:	bf18      	it	ne
 80080f2:	2301      	movne	r3, #1
 80080f4:	0692      	lsls	r2, r2, #26
 80080f6:	d430      	bmi.n	800815a <_printf_common+0xba>
 80080f8:	4641      	mov	r1, r8
 80080fa:	4638      	mov	r0, r7
 80080fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008100:	47c8      	blx	r9
 8008102:	3001      	adds	r0, #1
 8008104:	d023      	beq.n	800814e <_printf_common+0xae>
 8008106:	6823      	ldr	r3, [r4, #0]
 8008108:	6922      	ldr	r2, [r4, #16]
 800810a:	f003 0306 	and.w	r3, r3, #6
 800810e:	2b04      	cmp	r3, #4
 8008110:	bf14      	ite	ne
 8008112:	2500      	movne	r5, #0
 8008114:	6833      	ldreq	r3, [r6, #0]
 8008116:	f04f 0600 	mov.w	r6, #0
 800811a:	bf08      	it	eq
 800811c:	68e5      	ldreq	r5, [r4, #12]
 800811e:	f104 041a 	add.w	r4, r4, #26
 8008122:	bf08      	it	eq
 8008124:	1aed      	subeq	r5, r5, r3
 8008126:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800812a:	bf08      	it	eq
 800812c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008130:	4293      	cmp	r3, r2
 8008132:	bfc4      	itt	gt
 8008134:	1a9b      	subgt	r3, r3, r2
 8008136:	18ed      	addgt	r5, r5, r3
 8008138:	42b5      	cmp	r5, r6
 800813a:	d11a      	bne.n	8008172 <_printf_common+0xd2>
 800813c:	2000      	movs	r0, #0
 800813e:	e008      	b.n	8008152 <_printf_common+0xb2>
 8008140:	2301      	movs	r3, #1
 8008142:	4652      	mov	r2, sl
 8008144:	4641      	mov	r1, r8
 8008146:	4638      	mov	r0, r7
 8008148:	47c8      	blx	r9
 800814a:	3001      	adds	r0, #1
 800814c:	d103      	bne.n	8008156 <_printf_common+0xb6>
 800814e:	f04f 30ff 	mov.w	r0, #4294967295
 8008152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008156:	3501      	adds	r5, #1
 8008158:	e7c1      	b.n	80080de <_printf_common+0x3e>
 800815a:	2030      	movs	r0, #48	@ 0x30
 800815c:	18e1      	adds	r1, r4, r3
 800815e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008162:	1c5a      	adds	r2, r3, #1
 8008164:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008168:	4422      	add	r2, r4
 800816a:	3302      	adds	r3, #2
 800816c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008170:	e7c2      	b.n	80080f8 <_printf_common+0x58>
 8008172:	2301      	movs	r3, #1
 8008174:	4622      	mov	r2, r4
 8008176:	4641      	mov	r1, r8
 8008178:	4638      	mov	r0, r7
 800817a:	47c8      	blx	r9
 800817c:	3001      	adds	r0, #1
 800817e:	d0e6      	beq.n	800814e <_printf_common+0xae>
 8008180:	3601      	adds	r6, #1
 8008182:	e7d9      	b.n	8008138 <_printf_common+0x98>

08008184 <_printf_i>:
 8008184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008188:	7e0f      	ldrb	r7, [r1, #24]
 800818a:	4691      	mov	r9, r2
 800818c:	2f78      	cmp	r7, #120	@ 0x78
 800818e:	4680      	mov	r8, r0
 8008190:	460c      	mov	r4, r1
 8008192:	469a      	mov	sl, r3
 8008194:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008196:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800819a:	d807      	bhi.n	80081ac <_printf_i+0x28>
 800819c:	2f62      	cmp	r7, #98	@ 0x62
 800819e:	d80a      	bhi.n	80081b6 <_printf_i+0x32>
 80081a0:	2f00      	cmp	r7, #0
 80081a2:	f000 80d3 	beq.w	800834c <_printf_i+0x1c8>
 80081a6:	2f58      	cmp	r7, #88	@ 0x58
 80081a8:	f000 80ba 	beq.w	8008320 <_printf_i+0x19c>
 80081ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80081b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80081b4:	e03a      	b.n	800822c <_printf_i+0xa8>
 80081b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80081ba:	2b15      	cmp	r3, #21
 80081bc:	d8f6      	bhi.n	80081ac <_printf_i+0x28>
 80081be:	a101      	add	r1, pc, #4	@ (adr r1, 80081c4 <_printf_i+0x40>)
 80081c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80081c4:	0800821d 	.word	0x0800821d
 80081c8:	08008231 	.word	0x08008231
 80081cc:	080081ad 	.word	0x080081ad
 80081d0:	080081ad 	.word	0x080081ad
 80081d4:	080081ad 	.word	0x080081ad
 80081d8:	080081ad 	.word	0x080081ad
 80081dc:	08008231 	.word	0x08008231
 80081e0:	080081ad 	.word	0x080081ad
 80081e4:	080081ad 	.word	0x080081ad
 80081e8:	080081ad 	.word	0x080081ad
 80081ec:	080081ad 	.word	0x080081ad
 80081f0:	08008333 	.word	0x08008333
 80081f4:	0800825b 	.word	0x0800825b
 80081f8:	080082ed 	.word	0x080082ed
 80081fc:	080081ad 	.word	0x080081ad
 8008200:	080081ad 	.word	0x080081ad
 8008204:	08008355 	.word	0x08008355
 8008208:	080081ad 	.word	0x080081ad
 800820c:	0800825b 	.word	0x0800825b
 8008210:	080081ad 	.word	0x080081ad
 8008214:	080081ad 	.word	0x080081ad
 8008218:	080082f5 	.word	0x080082f5
 800821c:	6833      	ldr	r3, [r6, #0]
 800821e:	1d1a      	adds	r2, r3, #4
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	6032      	str	r2, [r6, #0]
 8008224:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008228:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800822c:	2301      	movs	r3, #1
 800822e:	e09e      	b.n	800836e <_printf_i+0x1ea>
 8008230:	6833      	ldr	r3, [r6, #0]
 8008232:	6820      	ldr	r0, [r4, #0]
 8008234:	1d19      	adds	r1, r3, #4
 8008236:	6031      	str	r1, [r6, #0]
 8008238:	0606      	lsls	r6, r0, #24
 800823a:	d501      	bpl.n	8008240 <_printf_i+0xbc>
 800823c:	681d      	ldr	r5, [r3, #0]
 800823e:	e003      	b.n	8008248 <_printf_i+0xc4>
 8008240:	0645      	lsls	r5, r0, #25
 8008242:	d5fb      	bpl.n	800823c <_printf_i+0xb8>
 8008244:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008248:	2d00      	cmp	r5, #0
 800824a:	da03      	bge.n	8008254 <_printf_i+0xd0>
 800824c:	232d      	movs	r3, #45	@ 0x2d
 800824e:	426d      	negs	r5, r5
 8008250:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008254:	230a      	movs	r3, #10
 8008256:	4859      	ldr	r0, [pc, #356]	@ (80083bc <_printf_i+0x238>)
 8008258:	e011      	b.n	800827e <_printf_i+0xfa>
 800825a:	6821      	ldr	r1, [r4, #0]
 800825c:	6833      	ldr	r3, [r6, #0]
 800825e:	0608      	lsls	r0, r1, #24
 8008260:	f853 5b04 	ldr.w	r5, [r3], #4
 8008264:	d402      	bmi.n	800826c <_printf_i+0xe8>
 8008266:	0649      	lsls	r1, r1, #25
 8008268:	bf48      	it	mi
 800826a:	b2ad      	uxthmi	r5, r5
 800826c:	2f6f      	cmp	r7, #111	@ 0x6f
 800826e:	6033      	str	r3, [r6, #0]
 8008270:	bf14      	ite	ne
 8008272:	230a      	movne	r3, #10
 8008274:	2308      	moveq	r3, #8
 8008276:	4851      	ldr	r0, [pc, #324]	@ (80083bc <_printf_i+0x238>)
 8008278:	2100      	movs	r1, #0
 800827a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800827e:	6866      	ldr	r6, [r4, #4]
 8008280:	2e00      	cmp	r6, #0
 8008282:	bfa8      	it	ge
 8008284:	6821      	ldrge	r1, [r4, #0]
 8008286:	60a6      	str	r6, [r4, #8]
 8008288:	bfa4      	itt	ge
 800828a:	f021 0104 	bicge.w	r1, r1, #4
 800828e:	6021      	strge	r1, [r4, #0]
 8008290:	b90d      	cbnz	r5, 8008296 <_printf_i+0x112>
 8008292:	2e00      	cmp	r6, #0
 8008294:	d04b      	beq.n	800832e <_printf_i+0x1aa>
 8008296:	4616      	mov	r6, r2
 8008298:	fbb5 f1f3 	udiv	r1, r5, r3
 800829c:	fb03 5711 	mls	r7, r3, r1, r5
 80082a0:	5dc7      	ldrb	r7, [r0, r7]
 80082a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80082a6:	462f      	mov	r7, r5
 80082a8:	42bb      	cmp	r3, r7
 80082aa:	460d      	mov	r5, r1
 80082ac:	d9f4      	bls.n	8008298 <_printf_i+0x114>
 80082ae:	2b08      	cmp	r3, #8
 80082b0:	d10b      	bne.n	80082ca <_printf_i+0x146>
 80082b2:	6823      	ldr	r3, [r4, #0]
 80082b4:	07df      	lsls	r7, r3, #31
 80082b6:	d508      	bpl.n	80082ca <_printf_i+0x146>
 80082b8:	6923      	ldr	r3, [r4, #16]
 80082ba:	6861      	ldr	r1, [r4, #4]
 80082bc:	4299      	cmp	r1, r3
 80082be:	bfde      	ittt	le
 80082c0:	2330      	movle	r3, #48	@ 0x30
 80082c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80082c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80082ca:	1b92      	subs	r2, r2, r6
 80082cc:	6122      	str	r2, [r4, #16]
 80082ce:	464b      	mov	r3, r9
 80082d0:	4621      	mov	r1, r4
 80082d2:	4640      	mov	r0, r8
 80082d4:	f8cd a000 	str.w	sl, [sp]
 80082d8:	aa03      	add	r2, sp, #12
 80082da:	f7ff fee1 	bl	80080a0 <_printf_common>
 80082de:	3001      	adds	r0, #1
 80082e0:	d14a      	bne.n	8008378 <_printf_i+0x1f4>
 80082e2:	f04f 30ff 	mov.w	r0, #4294967295
 80082e6:	b004      	add	sp, #16
 80082e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ec:	6823      	ldr	r3, [r4, #0]
 80082ee:	f043 0320 	orr.w	r3, r3, #32
 80082f2:	6023      	str	r3, [r4, #0]
 80082f4:	2778      	movs	r7, #120	@ 0x78
 80082f6:	4832      	ldr	r0, [pc, #200]	@ (80083c0 <_printf_i+0x23c>)
 80082f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80082fc:	6823      	ldr	r3, [r4, #0]
 80082fe:	6831      	ldr	r1, [r6, #0]
 8008300:	061f      	lsls	r7, r3, #24
 8008302:	f851 5b04 	ldr.w	r5, [r1], #4
 8008306:	d402      	bmi.n	800830e <_printf_i+0x18a>
 8008308:	065f      	lsls	r7, r3, #25
 800830a:	bf48      	it	mi
 800830c:	b2ad      	uxthmi	r5, r5
 800830e:	6031      	str	r1, [r6, #0]
 8008310:	07d9      	lsls	r1, r3, #31
 8008312:	bf44      	itt	mi
 8008314:	f043 0320 	orrmi.w	r3, r3, #32
 8008318:	6023      	strmi	r3, [r4, #0]
 800831a:	b11d      	cbz	r5, 8008324 <_printf_i+0x1a0>
 800831c:	2310      	movs	r3, #16
 800831e:	e7ab      	b.n	8008278 <_printf_i+0xf4>
 8008320:	4826      	ldr	r0, [pc, #152]	@ (80083bc <_printf_i+0x238>)
 8008322:	e7e9      	b.n	80082f8 <_printf_i+0x174>
 8008324:	6823      	ldr	r3, [r4, #0]
 8008326:	f023 0320 	bic.w	r3, r3, #32
 800832a:	6023      	str	r3, [r4, #0]
 800832c:	e7f6      	b.n	800831c <_printf_i+0x198>
 800832e:	4616      	mov	r6, r2
 8008330:	e7bd      	b.n	80082ae <_printf_i+0x12a>
 8008332:	6833      	ldr	r3, [r6, #0]
 8008334:	6825      	ldr	r5, [r4, #0]
 8008336:	1d18      	adds	r0, r3, #4
 8008338:	6961      	ldr	r1, [r4, #20]
 800833a:	6030      	str	r0, [r6, #0]
 800833c:	062e      	lsls	r6, r5, #24
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	d501      	bpl.n	8008346 <_printf_i+0x1c2>
 8008342:	6019      	str	r1, [r3, #0]
 8008344:	e002      	b.n	800834c <_printf_i+0x1c8>
 8008346:	0668      	lsls	r0, r5, #25
 8008348:	d5fb      	bpl.n	8008342 <_printf_i+0x1be>
 800834a:	8019      	strh	r1, [r3, #0]
 800834c:	2300      	movs	r3, #0
 800834e:	4616      	mov	r6, r2
 8008350:	6123      	str	r3, [r4, #16]
 8008352:	e7bc      	b.n	80082ce <_printf_i+0x14a>
 8008354:	6833      	ldr	r3, [r6, #0]
 8008356:	2100      	movs	r1, #0
 8008358:	1d1a      	adds	r2, r3, #4
 800835a:	6032      	str	r2, [r6, #0]
 800835c:	681e      	ldr	r6, [r3, #0]
 800835e:	6862      	ldr	r2, [r4, #4]
 8008360:	4630      	mov	r0, r6
 8008362:	f000 fa28 	bl	80087b6 <memchr>
 8008366:	b108      	cbz	r0, 800836c <_printf_i+0x1e8>
 8008368:	1b80      	subs	r0, r0, r6
 800836a:	6060      	str	r0, [r4, #4]
 800836c:	6863      	ldr	r3, [r4, #4]
 800836e:	6123      	str	r3, [r4, #16]
 8008370:	2300      	movs	r3, #0
 8008372:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008376:	e7aa      	b.n	80082ce <_printf_i+0x14a>
 8008378:	4632      	mov	r2, r6
 800837a:	4649      	mov	r1, r9
 800837c:	4640      	mov	r0, r8
 800837e:	6923      	ldr	r3, [r4, #16]
 8008380:	47d0      	blx	sl
 8008382:	3001      	adds	r0, #1
 8008384:	d0ad      	beq.n	80082e2 <_printf_i+0x15e>
 8008386:	6823      	ldr	r3, [r4, #0]
 8008388:	079b      	lsls	r3, r3, #30
 800838a:	d413      	bmi.n	80083b4 <_printf_i+0x230>
 800838c:	68e0      	ldr	r0, [r4, #12]
 800838e:	9b03      	ldr	r3, [sp, #12]
 8008390:	4298      	cmp	r0, r3
 8008392:	bfb8      	it	lt
 8008394:	4618      	movlt	r0, r3
 8008396:	e7a6      	b.n	80082e6 <_printf_i+0x162>
 8008398:	2301      	movs	r3, #1
 800839a:	4632      	mov	r2, r6
 800839c:	4649      	mov	r1, r9
 800839e:	4640      	mov	r0, r8
 80083a0:	47d0      	blx	sl
 80083a2:	3001      	adds	r0, #1
 80083a4:	d09d      	beq.n	80082e2 <_printf_i+0x15e>
 80083a6:	3501      	adds	r5, #1
 80083a8:	68e3      	ldr	r3, [r4, #12]
 80083aa:	9903      	ldr	r1, [sp, #12]
 80083ac:	1a5b      	subs	r3, r3, r1
 80083ae:	42ab      	cmp	r3, r5
 80083b0:	dcf2      	bgt.n	8008398 <_printf_i+0x214>
 80083b2:	e7eb      	b.n	800838c <_printf_i+0x208>
 80083b4:	2500      	movs	r5, #0
 80083b6:	f104 0619 	add.w	r6, r4, #25
 80083ba:	e7f5      	b.n	80083a8 <_printf_i+0x224>
 80083bc:	0800ae42 	.word	0x0800ae42
 80083c0:	0800ae53 	.word	0x0800ae53

080083c4 <std>:
 80083c4:	2300      	movs	r3, #0
 80083c6:	b510      	push	{r4, lr}
 80083c8:	4604      	mov	r4, r0
 80083ca:	e9c0 3300 	strd	r3, r3, [r0]
 80083ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083d2:	6083      	str	r3, [r0, #8]
 80083d4:	8181      	strh	r1, [r0, #12]
 80083d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80083d8:	81c2      	strh	r2, [r0, #14]
 80083da:	6183      	str	r3, [r0, #24]
 80083dc:	4619      	mov	r1, r3
 80083de:	2208      	movs	r2, #8
 80083e0:	305c      	adds	r0, #92	@ 0x5c
 80083e2:	f000 f914 	bl	800860e <memset>
 80083e6:	4b0d      	ldr	r3, [pc, #52]	@ (800841c <std+0x58>)
 80083e8:	6224      	str	r4, [r4, #32]
 80083ea:	6263      	str	r3, [r4, #36]	@ 0x24
 80083ec:	4b0c      	ldr	r3, [pc, #48]	@ (8008420 <std+0x5c>)
 80083ee:	62a3      	str	r3, [r4, #40]	@ 0x28
 80083f0:	4b0c      	ldr	r3, [pc, #48]	@ (8008424 <std+0x60>)
 80083f2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80083f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008428 <std+0x64>)
 80083f6:	6323      	str	r3, [r4, #48]	@ 0x30
 80083f8:	4b0c      	ldr	r3, [pc, #48]	@ (800842c <std+0x68>)
 80083fa:	429c      	cmp	r4, r3
 80083fc:	d006      	beq.n	800840c <std+0x48>
 80083fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008402:	4294      	cmp	r4, r2
 8008404:	d002      	beq.n	800840c <std+0x48>
 8008406:	33d0      	adds	r3, #208	@ 0xd0
 8008408:	429c      	cmp	r4, r3
 800840a:	d105      	bne.n	8008418 <std+0x54>
 800840c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008414:	f000 b9cc 	b.w	80087b0 <__retarget_lock_init_recursive>
 8008418:	bd10      	pop	{r4, pc}
 800841a:	bf00      	nop
 800841c:	08008589 	.word	0x08008589
 8008420:	080085ab 	.word	0x080085ab
 8008424:	080085e3 	.word	0x080085e3
 8008428:	08008607 	.word	0x08008607
 800842c:	2000077c 	.word	0x2000077c

08008430 <stdio_exit_handler>:
 8008430:	4a02      	ldr	r2, [pc, #8]	@ (800843c <stdio_exit_handler+0xc>)
 8008432:	4903      	ldr	r1, [pc, #12]	@ (8008440 <stdio_exit_handler+0x10>)
 8008434:	4803      	ldr	r0, [pc, #12]	@ (8008444 <stdio_exit_handler+0x14>)
 8008436:	f000 b869 	b.w	800850c <_fwalk_sglue>
 800843a:	bf00      	nop
 800843c:	20000014 	.word	0x20000014
 8008440:	08009fb9 	.word	0x08009fb9
 8008444:	20000024 	.word	0x20000024

08008448 <cleanup_stdio>:
 8008448:	6841      	ldr	r1, [r0, #4]
 800844a:	4b0c      	ldr	r3, [pc, #48]	@ (800847c <cleanup_stdio+0x34>)
 800844c:	b510      	push	{r4, lr}
 800844e:	4299      	cmp	r1, r3
 8008450:	4604      	mov	r4, r0
 8008452:	d001      	beq.n	8008458 <cleanup_stdio+0x10>
 8008454:	f001 fdb0 	bl	8009fb8 <_fflush_r>
 8008458:	68a1      	ldr	r1, [r4, #8]
 800845a:	4b09      	ldr	r3, [pc, #36]	@ (8008480 <cleanup_stdio+0x38>)
 800845c:	4299      	cmp	r1, r3
 800845e:	d002      	beq.n	8008466 <cleanup_stdio+0x1e>
 8008460:	4620      	mov	r0, r4
 8008462:	f001 fda9 	bl	8009fb8 <_fflush_r>
 8008466:	68e1      	ldr	r1, [r4, #12]
 8008468:	4b06      	ldr	r3, [pc, #24]	@ (8008484 <cleanup_stdio+0x3c>)
 800846a:	4299      	cmp	r1, r3
 800846c:	d004      	beq.n	8008478 <cleanup_stdio+0x30>
 800846e:	4620      	mov	r0, r4
 8008470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008474:	f001 bda0 	b.w	8009fb8 <_fflush_r>
 8008478:	bd10      	pop	{r4, pc}
 800847a:	bf00      	nop
 800847c:	2000077c 	.word	0x2000077c
 8008480:	200007e4 	.word	0x200007e4
 8008484:	2000084c 	.word	0x2000084c

08008488 <global_stdio_init.part.0>:
 8008488:	b510      	push	{r4, lr}
 800848a:	4b0b      	ldr	r3, [pc, #44]	@ (80084b8 <global_stdio_init.part.0+0x30>)
 800848c:	4c0b      	ldr	r4, [pc, #44]	@ (80084bc <global_stdio_init.part.0+0x34>)
 800848e:	4a0c      	ldr	r2, [pc, #48]	@ (80084c0 <global_stdio_init.part.0+0x38>)
 8008490:	4620      	mov	r0, r4
 8008492:	601a      	str	r2, [r3, #0]
 8008494:	2104      	movs	r1, #4
 8008496:	2200      	movs	r2, #0
 8008498:	f7ff ff94 	bl	80083c4 <std>
 800849c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80084a0:	2201      	movs	r2, #1
 80084a2:	2109      	movs	r1, #9
 80084a4:	f7ff ff8e 	bl	80083c4 <std>
 80084a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80084ac:	2202      	movs	r2, #2
 80084ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084b2:	2112      	movs	r1, #18
 80084b4:	f7ff bf86 	b.w	80083c4 <std>
 80084b8:	200008b4 	.word	0x200008b4
 80084bc:	2000077c 	.word	0x2000077c
 80084c0:	08008431 	.word	0x08008431

080084c4 <__sfp_lock_acquire>:
 80084c4:	4801      	ldr	r0, [pc, #4]	@ (80084cc <__sfp_lock_acquire+0x8>)
 80084c6:	f000 b974 	b.w	80087b2 <__retarget_lock_acquire_recursive>
 80084ca:	bf00      	nop
 80084cc:	200008bd 	.word	0x200008bd

080084d0 <__sfp_lock_release>:
 80084d0:	4801      	ldr	r0, [pc, #4]	@ (80084d8 <__sfp_lock_release+0x8>)
 80084d2:	f000 b96f 	b.w	80087b4 <__retarget_lock_release_recursive>
 80084d6:	bf00      	nop
 80084d8:	200008bd 	.word	0x200008bd

080084dc <__sinit>:
 80084dc:	b510      	push	{r4, lr}
 80084de:	4604      	mov	r4, r0
 80084e0:	f7ff fff0 	bl	80084c4 <__sfp_lock_acquire>
 80084e4:	6a23      	ldr	r3, [r4, #32]
 80084e6:	b11b      	cbz	r3, 80084f0 <__sinit+0x14>
 80084e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084ec:	f7ff bff0 	b.w	80084d0 <__sfp_lock_release>
 80084f0:	4b04      	ldr	r3, [pc, #16]	@ (8008504 <__sinit+0x28>)
 80084f2:	6223      	str	r3, [r4, #32]
 80084f4:	4b04      	ldr	r3, [pc, #16]	@ (8008508 <__sinit+0x2c>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d1f5      	bne.n	80084e8 <__sinit+0xc>
 80084fc:	f7ff ffc4 	bl	8008488 <global_stdio_init.part.0>
 8008500:	e7f2      	b.n	80084e8 <__sinit+0xc>
 8008502:	bf00      	nop
 8008504:	08008449 	.word	0x08008449
 8008508:	200008b4 	.word	0x200008b4

0800850c <_fwalk_sglue>:
 800850c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008510:	4607      	mov	r7, r0
 8008512:	4688      	mov	r8, r1
 8008514:	4614      	mov	r4, r2
 8008516:	2600      	movs	r6, #0
 8008518:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800851c:	f1b9 0901 	subs.w	r9, r9, #1
 8008520:	d505      	bpl.n	800852e <_fwalk_sglue+0x22>
 8008522:	6824      	ldr	r4, [r4, #0]
 8008524:	2c00      	cmp	r4, #0
 8008526:	d1f7      	bne.n	8008518 <_fwalk_sglue+0xc>
 8008528:	4630      	mov	r0, r6
 800852a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800852e:	89ab      	ldrh	r3, [r5, #12]
 8008530:	2b01      	cmp	r3, #1
 8008532:	d907      	bls.n	8008544 <_fwalk_sglue+0x38>
 8008534:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008538:	3301      	adds	r3, #1
 800853a:	d003      	beq.n	8008544 <_fwalk_sglue+0x38>
 800853c:	4629      	mov	r1, r5
 800853e:	4638      	mov	r0, r7
 8008540:	47c0      	blx	r8
 8008542:	4306      	orrs	r6, r0
 8008544:	3568      	adds	r5, #104	@ 0x68
 8008546:	e7e9      	b.n	800851c <_fwalk_sglue+0x10>

08008548 <siprintf>:
 8008548:	b40e      	push	{r1, r2, r3}
 800854a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800854e:	b500      	push	{lr}
 8008550:	b09c      	sub	sp, #112	@ 0x70
 8008552:	ab1d      	add	r3, sp, #116	@ 0x74
 8008554:	9002      	str	r0, [sp, #8]
 8008556:	9006      	str	r0, [sp, #24]
 8008558:	9107      	str	r1, [sp, #28]
 800855a:	9104      	str	r1, [sp, #16]
 800855c:	4808      	ldr	r0, [pc, #32]	@ (8008580 <siprintf+0x38>)
 800855e:	4909      	ldr	r1, [pc, #36]	@ (8008584 <siprintf+0x3c>)
 8008560:	f853 2b04 	ldr.w	r2, [r3], #4
 8008564:	9105      	str	r1, [sp, #20]
 8008566:	6800      	ldr	r0, [r0, #0]
 8008568:	a902      	add	r1, sp, #8
 800856a:	9301      	str	r3, [sp, #4]
 800856c:	f001 fba8 	bl	8009cc0 <_svfiprintf_r>
 8008570:	2200      	movs	r2, #0
 8008572:	9b02      	ldr	r3, [sp, #8]
 8008574:	701a      	strb	r2, [r3, #0]
 8008576:	b01c      	add	sp, #112	@ 0x70
 8008578:	f85d eb04 	ldr.w	lr, [sp], #4
 800857c:	b003      	add	sp, #12
 800857e:	4770      	bx	lr
 8008580:	20000020 	.word	0x20000020
 8008584:	ffff0208 	.word	0xffff0208

08008588 <__sread>:
 8008588:	b510      	push	{r4, lr}
 800858a:	460c      	mov	r4, r1
 800858c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008590:	f000 f89c 	bl	80086cc <_read_r>
 8008594:	2800      	cmp	r0, #0
 8008596:	bfab      	itete	ge
 8008598:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800859a:	89a3      	ldrhlt	r3, [r4, #12]
 800859c:	181b      	addge	r3, r3, r0
 800859e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80085a2:	bfac      	ite	ge
 80085a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80085a6:	81a3      	strhlt	r3, [r4, #12]
 80085a8:	bd10      	pop	{r4, pc}

080085aa <__swrite>:
 80085aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085ae:	461f      	mov	r7, r3
 80085b0:	898b      	ldrh	r3, [r1, #12]
 80085b2:	4605      	mov	r5, r0
 80085b4:	05db      	lsls	r3, r3, #23
 80085b6:	460c      	mov	r4, r1
 80085b8:	4616      	mov	r6, r2
 80085ba:	d505      	bpl.n	80085c8 <__swrite+0x1e>
 80085bc:	2302      	movs	r3, #2
 80085be:	2200      	movs	r2, #0
 80085c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085c4:	f000 f870 	bl	80086a8 <_lseek_r>
 80085c8:	89a3      	ldrh	r3, [r4, #12]
 80085ca:	4632      	mov	r2, r6
 80085cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80085d0:	81a3      	strh	r3, [r4, #12]
 80085d2:	4628      	mov	r0, r5
 80085d4:	463b      	mov	r3, r7
 80085d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085de:	f000 b8ab 	b.w	8008738 <_write_r>

080085e2 <__sseek>:
 80085e2:	b510      	push	{r4, lr}
 80085e4:	460c      	mov	r4, r1
 80085e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085ea:	f000 f85d 	bl	80086a8 <_lseek_r>
 80085ee:	1c43      	adds	r3, r0, #1
 80085f0:	89a3      	ldrh	r3, [r4, #12]
 80085f2:	bf15      	itete	ne
 80085f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80085f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80085fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80085fe:	81a3      	strheq	r3, [r4, #12]
 8008600:	bf18      	it	ne
 8008602:	81a3      	strhne	r3, [r4, #12]
 8008604:	bd10      	pop	{r4, pc}

08008606 <__sclose>:
 8008606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800860a:	f000 b83d 	b.w	8008688 <_close_r>

0800860e <memset>:
 800860e:	4603      	mov	r3, r0
 8008610:	4402      	add	r2, r0
 8008612:	4293      	cmp	r3, r2
 8008614:	d100      	bne.n	8008618 <memset+0xa>
 8008616:	4770      	bx	lr
 8008618:	f803 1b01 	strb.w	r1, [r3], #1
 800861c:	e7f9      	b.n	8008612 <memset+0x4>

0800861e <_raise_r>:
 800861e:	291f      	cmp	r1, #31
 8008620:	b538      	push	{r3, r4, r5, lr}
 8008622:	4605      	mov	r5, r0
 8008624:	460c      	mov	r4, r1
 8008626:	d904      	bls.n	8008632 <_raise_r+0x14>
 8008628:	2316      	movs	r3, #22
 800862a:	6003      	str	r3, [r0, #0]
 800862c:	f04f 30ff 	mov.w	r0, #4294967295
 8008630:	bd38      	pop	{r3, r4, r5, pc}
 8008632:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008634:	b112      	cbz	r2, 800863c <_raise_r+0x1e>
 8008636:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800863a:	b94b      	cbnz	r3, 8008650 <_raise_r+0x32>
 800863c:	4628      	mov	r0, r5
 800863e:	f000 f869 	bl	8008714 <_getpid_r>
 8008642:	4622      	mov	r2, r4
 8008644:	4601      	mov	r1, r0
 8008646:	4628      	mov	r0, r5
 8008648:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800864c:	f000 b850 	b.w	80086f0 <_kill_r>
 8008650:	2b01      	cmp	r3, #1
 8008652:	d00a      	beq.n	800866a <_raise_r+0x4c>
 8008654:	1c59      	adds	r1, r3, #1
 8008656:	d103      	bne.n	8008660 <_raise_r+0x42>
 8008658:	2316      	movs	r3, #22
 800865a:	6003      	str	r3, [r0, #0]
 800865c:	2001      	movs	r0, #1
 800865e:	e7e7      	b.n	8008630 <_raise_r+0x12>
 8008660:	2100      	movs	r1, #0
 8008662:	4620      	mov	r0, r4
 8008664:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008668:	4798      	blx	r3
 800866a:	2000      	movs	r0, #0
 800866c:	e7e0      	b.n	8008630 <_raise_r+0x12>
	...

08008670 <raise>:
 8008670:	4b02      	ldr	r3, [pc, #8]	@ (800867c <raise+0xc>)
 8008672:	4601      	mov	r1, r0
 8008674:	6818      	ldr	r0, [r3, #0]
 8008676:	f7ff bfd2 	b.w	800861e <_raise_r>
 800867a:	bf00      	nop
 800867c:	20000020 	.word	0x20000020

08008680 <_localeconv_r>:
 8008680:	4800      	ldr	r0, [pc, #0]	@ (8008684 <_localeconv_r+0x4>)
 8008682:	4770      	bx	lr
 8008684:	20000160 	.word	0x20000160

08008688 <_close_r>:
 8008688:	b538      	push	{r3, r4, r5, lr}
 800868a:	2300      	movs	r3, #0
 800868c:	4d05      	ldr	r5, [pc, #20]	@ (80086a4 <_close_r+0x1c>)
 800868e:	4604      	mov	r4, r0
 8008690:	4608      	mov	r0, r1
 8008692:	602b      	str	r3, [r5, #0]
 8008694:	f7f9 fdbb 	bl	800220e <_close>
 8008698:	1c43      	adds	r3, r0, #1
 800869a:	d102      	bne.n	80086a2 <_close_r+0x1a>
 800869c:	682b      	ldr	r3, [r5, #0]
 800869e:	b103      	cbz	r3, 80086a2 <_close_r+0x1a>
 80086a0:	6023      	str	r3, [r4, #0]
 80086a2:	bd38      	pop	{r3, r4, r5, pc}
 80086a4:	200008b8 	.word	0x200008b8

080086a8 <_lseek_r>:
 80086a8:	b538      	push	{r3, r4, r5, lr}
 80086aa:	4604      	mov	r4, r0
 80086ac:	4608      	mov	r0, r1
 80086ae:	4611      	mov	r1, r2
 80086b0:	2200      	movs	r2, #0
 80086b2:	4d05      	ldr	r5, [pc, #20]	@ (80086c8 <_lseek_r+0x20>)
 80086b4:	602a      	str	r2, [r5, #0]
 80086b6:	461a      	mov	r2, r3
 80086b8:	f7f9 fdcd 	bl	8002256 <_lseek>
 80086bc:	1c43      	adds	r3, r0, #1
 80086be:	d102      	bne.n	80086c6 <_lseek_r+0x1e>
 80086c0:	682b      	ldr	r3, [r5, #0]
 80086c2:	b103      	cbz	r3, 80086c6 <_lseek_r+0x1e>
 80086c4:	6023      	str	r3, [r4, #0]
 80086c6:	bd38      	pop	{r3, r4, r5, pc}
 80086c8:	200008b8 	.word	0x200008b8

080086cc <_read_r>:
 80086cc:	b538      	push	{r3, r4, r5, lr}
 80086ce:	4604      	mov	r4, r0
 80086d0:	4608      	mov	r0, r1
 80086d2:	4611      	mov	r1, r2
 80086d4:	2200      	movs	r2, #0
 80086d6:	4d05      	ldr	r5, [pc, #20]	@ (80086ec <_read_r+0x20>)
 80086d8:	602a      	str	r2, [r5, #0]
 80086da:	461a      	mov	r2, r3
 80086dc:	f7f9 fd5e 	bl	800219c <_read>
 80086e0:	1c43      	adds	r3, r0, #1
 80086e2:	d102      	bne.n	80086ea <_read_r+0x1e>
 80086e4:	682b      	ldr	r3, [r5, #0]
 80086e6:	b103      	cbz	r3, 80086ea <_read_r+0x1e>
 80086e8:	6023      	str	r3, [r4, #0]
 80086ea:	bd38      	pop	{r3, r4, r5, pc}
 80086ec:	200008b8 	.word	0x200008b8

080086f0 <_kill_r>:
 80086f0:	b538      	push	{r3, r4, r5, lr}
 80086f2:	2300      	movs	r3, #0
 80086f4:	4d06      	ldr	r5, [pc, #24]	@ (8008710 <_kill_r+0x20>)
 80086f6:	4604      	mov	r4, r0
 80086f8:	4608      	mov	r0, r1
 80086fa:	4611      	mov	r1, r2
 80086fc:	602b      	str	r3, [r5, #0]
 80086fe:	f7f9 fd32 	bl	8002166 <_kill>
 8008702:	1c43      	adds	r3, r0, #1
 8008704:	d102      	bne.n	800870c <_kill_r+0x1c>
 8008706:	682b      	ldr	r3, [r5, #0]
 8008708:	b103      	cbz	r3, 800870c <_kill_r+0x1c>
 800870a:	6023      	str	r3, [r4, #0]
 800870c:	bd38      	pop	{r3, r4, r5, pc}
 800870e:	bf00      	nop
 8008710:	200008b8 	.word	0x200008b8

08008714 <_getpid_r>:
 8008714:	f7f9 bd20 	b.w	8002158 <_getpid>

08008718 <_sbrk_r>:
 8008718:	b538      	push	{r3, r4, r5, lr}
 800871a:	2300      	movs	r3, #0
 800871c:	4d05      	ldr	r5, [pc, #20]	@ (8008734 <_sbrk_r+0x1c>)
 800871e:	4604      	mov	r4, r0
 8008720:	4608      	mov	r0, r1
 8008722:	602b      	str	r3, [r5, #0]
 8008724:	f7f9 fda4 	bl	8002270 <_sbrk>
 8008728:	1c43      	adds	r3, r0, #1
 800872a:	d102      	bne.n	8008732 <_sbrk_r+0x1a>
 800872c:	682b      	ldr	r3, [r5, #0]
 800872e:	b103      	cbz	r3, 8008732 <_sbrk_r+0x1a>
 8008730:	6023      	str	r3, [r4, #0]
 8008732:	bd38      	pop	{r3, r4, r5, pc}
 8008734:	200008b8 	.word	0x200008b8

08008738 <_write_r>:
 8008738:	b538      	push	{r3, r4, r5, lr}
 800873a:	4604      	mov	r4, r0
 800873c:	4608      	mov	r0, r1
 800873e:	4611      	mov	r1, r2
 8008740:	2200      	movs	r2, #0
 8008742:	4d05      	ldr	r5, [pc, #20]	@ (8008758 <_write_r+0x20>)
 8008744:	602a      	str	r2, [r5, #0]
 8008746:	461a      	mov	r2, r3
 8008748:	f7f9 fd45 	bl	80021d6 <_write>
 800874c:	1c43      	adds	r3, r0, #1
 800874e:	d102      	bne.n	8008756 <_write_r+0x1e>
 8008750:	682b      	ldr	r3, [r5, #0]
 8008752:	b103      	cbz	r3, 8008756 <_write_r+0x1e>
 8008754:	6023      	str	r3, [r4, #0]
 8008756:	bd38      	pop	{r3, r4, r5, pc}
 8008758:	200008b8 	.word	0x200008b8

0800875c <__errno>:
 800875c:	4b01      	ldr	r3, [pc, #4]	@ (8008764 <__errno+0x8>)
 800875e:	6818      	ldr	r0, [r3, #0]
 8008760:	4770      	bx	lr
 8008762:	bf00      	nop
 8008764:	20000020 	.word	0x20000020

08008768 <__libc_init_array>:
 8008768:	b570      	push	{r4, r5, r6, lr}
 800876a:	2600      	movs	r6, #0
 800876c:	4d0c      	ldr	r5, [pc, #48]	@ (80087a0 <__libc_init_array+0x38>)
 800876e:	4c0d      	ldr	r4, [pc, #52]	@ (80087a4 <__libc_init_array+0x3c>)
 8008770:	1b64      	subs	r4, r4, r5
 8008772:	10a4      	asrs	r4, r4, #2
 8008774:	42a6      	cmp	r6, r4
 8008776:	d109      	bne.n	800878c <__libc_init_array+0x24>
 8008778:	f001 ff60 	bl	800a63c <_init>
 800877c:	2600      	movs	r6, #0
 800877e:	4d0a      	ldr	r5, [pc, #40]	@ (80087a8 <__libc_init_array+0x40>)
 8008780:	4c0a      	ldr	r4, [pc, #40]	@ (80087ac <__libc_init_array+0x44>)
 8008782:	1b64      	subs	r4, r4, r5
 8008784:	10a4      	asrs	r4, r4, #2
 8008786:	42a6      	cmp	r6, r4
 8008788:	d105      	bne.n	8008796 <__libc_init_array+0x2e>
 800878a:	bd70      	pop	{r4, r5, r6, pc}
 800878c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008790:	4798      	blx	r3
 8008792:	3601      	adds	r6, #1
 8008794:	e7ee      	b.n	8008774 <__libc_init_array+0xc>
 8008796:	f855 3b04 	ldr.w	r3, [r5], #4
 800879a:	4798      	blx	r3
 800879c:	3601      	adds	r6, #1
 800879e:	e7f2      	b.n	8008786 <__libc_init_array+0x1e>
 80087a0:	0800b1a8 	.word	0x0800b1a8
 80087a4:	0800b1a8 	.word	0x0800b1a8
 80087a8:	0800b1a8 	.word	0x0800b1a8
 80087ac:	0800b1b0 	.word	0x0800b1b0

080087b0 <__retarget_lock_init_recursive>:
 80087b0:	4770      	bx	lr

080087b2 <__retarget_lock_acquire_recursive>:
 80087b2:	4770      	bx	lr

080087b4 <__retarget_lock_release_recursive>:
 80087b4:	4770      	bx	lr

080087b6 <memchr>:
 80087b6:	4603      	mov	r3, r0
 80087b8:	b510      	push	{r4, lr}
 80087ba:	b2c9      	uxtb	r1, r1
 80087bc:	4402      	add	r2, r0
 80087be:	4293      	cmp	r3, r2
 80087c0:	4618      	mov	r0, r3
 80087c2:	d101      	bne.n	80087c8 <memchr+0x12>
 80087c4:	2000      	movs	r0, #0
 80087c6:	e003      	b.n	80087d0 <memchr+0x1a>
 80087c8:	7804      	ldrb	r4, [r0, #0]
 80087ca:	3301      	adds	r3, #1
 80087cc:	428c      	cmp	r4, r1
 80087ce:	d1f6      	bne.n	80087be <memchr+0x8>
 80087d0:	bd10      	pop	{r4, pc}

080087d2 <quorem>:
 80087d2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087d6:	6903      	ldr	r3, [r0, #16]
 80087d8:	690c      	ldr	r4, [r1, #16]
 80087da:	4607      	mov	r7, r0
 80087dc:	42a3      	cmp	r3, r4
 80087de:	db7e      	blt.n	80088de <quorem+0x10c>
 80087e0:	3c01      	subs	r4, #1
 80087e2:	00a3      	lsls	r3, r4, #2
 80087e4:	f100 0514 	add.w	r5, r0, #20
 80087e8:	f101 0814 	add.w	r8, r1, #20
 80087ec:	9300      	str	r3, [sp, #0]
 80087ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087f2:	9301      	str	r3, [sp, #4]
 80087f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80087f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80087fc:	3301      	adds	r3, #1
 80087fe:	429a      	cmp	r2, r3
 8008800:	fbb2 f6f3 	udiv	r6, r2, r3
 8008804:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008808:	d32e      	bcc.n	8008868 <quorem+0x96>
 800880a:	f04f 0a00 	mov.w	sl, #0
 800880e:	46c4      	mov	ip, r8
 8008810:	46ae      	mov	lr, r5
 8008812:	46d3      	mov	fp, sl
 8008814:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008818:	b298      	uxth	r0, r3
 800881a:	fb06 a000 	mla	r0, r6, r0, sl
 800881e:	0c1b      	lsrs	r3, r3, #16
 8008820:	0c02      	lsrs	r2, r0, #16
 8008822:	fb06 2303 	mla	r3, r6, r3, r2
 8008826:	f8de 2000 	ldr.w	r2, [lr]
 800882a:	b280      	uxth	r0, r0
 800882c:	b292      	uxth	r2, r2
 800882e:	1a12      	subs	r2, r2, r0
 8008830:	445a      	add	r2, fp
 8008832:	f8de 0000 	ldr.w	r0, [lr]
 8008836:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800883a:	b29b      	uxth	r3, r3
 800883c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008840:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008844:	b292      	uxth	r2, r2
 8008846:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800884a:	45e1      	cmp	r9, ip
 800884c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008850:	f84e 2b04 	str.w	r2, [lr], #4
 8008854:	d2de      	bcs.n	8008814 <quorem+0x42>
 8008856:	9b00      	ldr	r3, [sp, #0]
 8008858:	58eb      	ldr	r3, [r5, r3]
 800885a:	b92b      	cbnz	r3, 8008868 <quorem+0x96>
 800885c:	9b01      	ldr	r3, [sp, #4]
 800885e:	3b04      	subs	r3, #4
 8008860:	429d      	cmp	r5, r3
 8008862:	461a      	mov	r2, r3
 8008864:	d32f      	bcc.n	80088c6 <quorem+0xf4>
 8008866:	613c      	str	r4, [r7, #16]
 8008868:	4638      	mov	r0, r7
 800886a:	f001 f8c5 	bl	80099f8 <__mcmp>
 800886e:	2800      	cmp	r0, #0
 8008870:	db25      	blt.n	80088be <quorem+0xec>
 8008872:	4629      	mov	r1, r5
 8008874:	2000      	movs	r0, #0
 8008876:	f858 2b04 	ldr.w	r2, [r8], #4
 800887a:	f8d1 c000 	ldr.w	ip, [r1]
 800887e:	fa1f fe82 	uxth.w	lr, r2
 8008882:	fa1f f38c 	uxth.w	r3, ip
 8008886:	eba3 030e 	sub.w	r3, r3, lr
 800888a:	4403      	add	r3, r0
 800888c:	0c12      	lsrs	r2, r2, #16
 800888e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008892:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008896:	b29b      	uxth	r3, r3
 8008898:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800889c:	45c1      	cmp	r9, r8
 800889e:	ea4f 4022 	mov.w	r0, r2, asr #16
 80088a2:	f841 3b04 	str.w	r3, [r1], #4
 80088a6:	d2e6      	bcs.n	8008876 <quorem+0xa4>
 80088a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088b0:	b922      	cbnz	r2, 80088bc <quorem+0xea>
 80088b2:	3b04      	subs	r3, #4
 80088b4:	429d      	cmp	r5, r3
 80088b6:	461a      	mov	r2, r3
 80088b8:	d30b      	bcc.n	80088d2 <quorem+0x100>
 80088ba:	613c      	str	r4, [r7, #16]
 80088bc:	3601      	adds	r6, #1
 80088be:	4630      	mov	r0, r6
 80088c0:	b003      	add	sp, #12
 80088c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088c6:	6812      	ldr	r2, [r2, #0]
 80088c8:	3b04      	subs	r3, #4
 80088ca:	2a00      	cmp	r2, #0
 80088cc:	d1cb      	bne.n	8008866 <quorem+0x94>
 80088ce:	3c01      	subs	r4, #1
 80088d0:	e7c6      	b.n	8008860 <quorem+0x8e>
 80088d2:	6812      	ldr	r2, [r2, #0]
 80088d4:	3b04      	subs	r3, #4
 80088d6:	2a00      	cmp	r2, #0
 80088d8:	d1ef      	bne.n	80088ba <quorem+0xe8>
 80088da:	3c01      	subs	r4, #1
 80088dc:	e7ea      	b.n	80088b4 <quorem+0xe2>
 80088de:	2000      	movs	r0, #0
 80088e0:	e7ee      	b.n	80088c0 <quorem+0xee>
 80088e2:	0000      	movs	r0, r0
 80088e4:	0000      	movs	r0, r0
	...

080088e8 <_dtoa_r>:
 80088e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ec:	4614      	mov	r4, r2
 80088ee:	461d      	mov	r5, r3
 80088f0:	69c7      	ldr	r7, [r0, #28]
 80088f2:	b097      	sub	sp, #92	@ 0x5c
 80088f4:	4683      	mov	fp, r0
 80088f6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80088fa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80088fc:	b97f      	cbnz	r7, 800891e <_dtoa_r+0x36>
 80088fe:	2010      	movs	r0, #16
 8008900:	f7ff f846 	bl	8007990 <malloc>
 8008904:	4602      	mov	r2, r0
 8008906:	f8cb 001c 	str.w	r0, [fp, #28]
 800890a:	b920      	cbnz	r0, 8008916 <_dtoa_r+0x2e>
 800890c:	21ef      	movs	r1, #239	@ 0xef
 800890e:	4ba8      	ldr	r3, [pc, #672]	@ (8008bb0 <_dtoa_r+0x2c8>)
 8008910:	48a8      	ldr	r0, [pc, #672]	@ (8008bb4 <_dtoa_r+0x2cc>)
 8008912:	f001 fba1 	bl	800a058 <__assert_func>
 8008916:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800891a:	6007      	str	r7, [r0, #0]
 800891c:	60c7      	str	r7, [r0, #12]
 800891e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008922:	6819      	ldr	r1, [r3, #0]
 8008924:	b159      	cbz	r1, 800893e <_dtoa_r+0x56>
 8008926:	685a      	ldr	r2, [r3, #4]
 8008928:	2301      	movs	r3, #1
 800892a:	4093      	lsls	r3, r2
 800892c:	604a      	str	r2, [r1, #4]
 800892e:	608b      	str	r3, [r1, #8]
 8008930:	4658      	mov	r0, fp
 8008932:	f000 fe29 	bl	8009588 <_Bfree>
 8008936:	2200      	movs	r2, #0
 8008938:	f8db 301c 	ldr.w	r3, [fp, #28]
 800893c:	601a      	str	r2, [r3, #0]
 800893e:	1e2b      	subs	r3, r5, #0
 8008940:	bfaf      	iteee	ge
 8008942:	2300      	movge	r3, #0
 8008944:	2201      	movlt	r2, #1
 8008946:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800894a:	9303      	strlt	r3, [sp, #12]
 800894c:	bfa8      	it	ge
 800894e:	6033      	strge	r3, [r6, #0]
 8008950:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008954:	4b98      	ldr	r3, [pc, #608]	@ (8008bb8 <_dtoa_r+0x2d0>)
 8008956:	bfb8      	it	lt
 8008958:	6032      	strlt	r2, [r6, #0]
 800895a:	ea33 0308 	bics.w	r3, r3, r8
 800895e:	d112      	bne.n	8008986 <_dtoa_r+0x9e>
 8008960:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008964:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008966:	6013      	str	r3, [r2, #0]
 8008968:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800896c:	4323      	orrs	r3, r4
 800896e:	f000 8550 	beq.w	8009412 <_dtoa_r+0xb2a>
 8008972:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008974:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8008bbc <_dtoa_r+0x2d4>
 8008978:	2b00      	cmp	r3, #0
 800897a:	f000 8552 	beq.w	8009422 <_dtoa_r+0xb3a>
 800897e:	f10a 0303 	add.w	r3, sl, #3
 8008982:	f000 bd4c 	b.w	800941e <_dtoa_r+0xb36>
 8008986:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800898a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800898e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008992:	2200      	movs	r2, #0
 8008994:	2300      	movs	r3, #0
 8008996:	f7f8 f807 	bl	80009a8 <__aeabi_dcmpeq>
 800899a:	4607      	mov	r7, r0
 800899c:	b158      	cbz	r0, 80089b6 <_dtoa_r+0xce>
 800899e:	2301      	movs	r3, #1
 80089a0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80089a2:	6013      	str	r3, [r2, #0]
 80089a4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80089a6:	b113      	cbz	r3, 80089ae <_dtoa_r+0xc6>
 80089a8:	4b85      	ldr	r3, [pc, #532]	@ (8008bc0 <_dtoa_r+0x2d8>)
 80089aa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80089ac:	6013      	str	r3, [r2, #0]
 80089ae:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8008bc4 <_dtoa_r+0x2dc>
 80089b2:	f000 bd36 	b.w	8009422 <_dtoa_r+0xb3a>
 80089b6:	ab14      	add	r3, sp, #80	@ 0x50
 80089b8:	9301      	str	r3, [sp, #4]
 80089ba:	ab15      	add	r3, sp, #84	@ 0x54
 80089bc:	9300      	str	r3, [sp, #0]
 80089be:	4658      	mov	r0, fp
 80089c0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80089c4:	f001 f8c8 	bl	8009b58 <__d2b>
 80089c8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80089cc:	4681      	mov	r9, r0
 80089ce:	2e00      	cmp	r6, #0
 80089d0:	d077      	beq.n	8008ac2 <_dtoa_r+0x1da>
 80089d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089d8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80089dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089e0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80089e4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80089e8:	9712      	str	r7, [sp, #72]	@ 0x48
 80089ea:	4619      	mov	r1, r3
 80089ec:	2200      	movs	r2, #0
 80089ee:	4b76      	ldr	r3, [pc, #472]	@ (8008bc8 <_dtoa_r+0x2e0>)
 80089f0:	f7f7 fbba 	bl	8000168 <__aeabi_dsub>
 80089f4:	a368      	add	r3, pc, #416	@ (adr r3, 8008b98 <_dtoa_r+0x2b0>)
 80089f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fa:	f7f7 fd6d 	bl	80004d8 <__aeabi_dmul>
 80089fe:	a368      	add	r3, pc, #416	@ (adr r3, 8008ba0 <_dtoa_r+0x2b8>)
 8008a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a04:	f7f7 fbb2 	bl	800016c <__adddf3>
 8008a08:	4604      	mov	r4, r0
 8008a0a:	4630      	mov	r0, r6
 8008a0c:	460d      	mov	r5, r1
 8008a0e:	f7f7 fcf9 	bl	8000404 <__aeabi_i2d>
 8008a12:	a365      	add	r3, pc, #404	@ (adr r3, 8008ba8 <_dtoa_r+0x2c0>)
 8008a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a18:	f7f7 fd5e 	bl	80004d8 <__aeabi_dmul>
 8008a1c:	4602      	mov	r2, r0
 8008a1e:	460b      	mov	r3, r1
 8008a20:	4620      	mov	r0, r4
 8008a22:	4629      	mov	r1, r5
 8008a24:	f7f7 fba2 	bl	800016c <__adddf3>
 8008a28:	4604      	mov	r4, r0
 8008a2a:	460d      	mov	r5, r1
 8008a2c:	f7f8 f804 	bl	8000a38 <__aeabi_d2iz>
 8008a30:	2200      	movs	r2, #0
 8008a32:	4607      	mov	r7, r0
 8008a34:	2300      	movs	r3, #0
 8008a36:	4620      	mov	r0, r4
 8008a38:	4629      	mov	r1, r5
 8008a3a:	f7f7 ffbf 	bl	80009bc <__aeabi_dcmplt>
 8008a3e:	b140      	cbz	r0, 8008a52 <_dtoa_r+0x16a>
 8008a40:	4638      	mov	r0, r7
 8008a42:	f7f7 fcdf 	bl	8000404 <__aeabi_i2d>
 8008a46:	4622      	mov	r2, r4
 8008a48:	462b      	mov	r3, r5
 8008a4a:	f7f7 ffad 	bl	80009a8 <__aeabi_dcmpeq>
 8008a4e:	b900      	cbnz	r0, 8008a52 <_dtoa_r+0x16a>
 8008a50:	3f01      	subs	r7, #1
 8008a52:	2f16      	cmp	r7, #22
 8008a54:	d853      	bhi.n	8008afe <_dtoa_r+0x216>
 8008a56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a5a:	4b5c      	ldr	r3, [pc, #368]	@ (8008bcc <_dtoa_r+0x2e4>)
 8008a5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a64:	f7f7 ffaa 	bl	80009bc <__aeabi_dcmplt>
 8008a68:	2800      	cmp	r0, #0
 8008a6a:	d04a      	beq.n	8008b02 <_dtoa_r+0x21a>
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	3f01      	subs	r7, #1
 8008a70:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008a72:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008a74:	1b9b      	subs	r3, r3, r6
 8008a76:	1e5a      	subs	r2, r3, #1
 8008a78:	bf46      	itte	mi
 8008a7a:	f1c3 0801 	rsbmi	r8, r3, #1
 8008a7e:	2300      	movmi	r3, #0
 8008a80:	f04f 0800 	movpl.w	r8, #0
 8008a84:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a86:	bf48      	it	mi
 8008a88:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8008a8a:	2f00      	cmp	r7, #0
 8008a8c:	db3b      	blt.n	8008b06 <_dtoa_r+0x21e>
 8008a8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a90:	970e      	str	r7, [sp, #56]	@ 0x38
 8008a92:	443b      	add	r3, r7
 8008a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a96:	2300      	movs	r3, #0
 8008a98:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a9a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008a9c:	2b09      	cmp	r3, #9
 8008a9e:	d866      	bhi.n	8008b6e <_dtoa_r+0x286>
 8008aa0:	2b05      	cmp	r3, #5
 8008aa2:	bfc4      	itt	gt
 8008aa4:	3b04      	subgt	r3, #4
 8008aa6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008aa8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008aaa:	bfc8      	it	gt
 8008aac:	2400      	movgt	r4, #0
 8008aae:	f1a3 0302 	sub.w	r3, r3, #2
 8008ab2:	bfd8      	it	le
 8008ab4:	2401      	movle	r4, #1
 8008ab6:	2b03      	cmp	r3, #3
 8008ab8:	d864      	bhi.n	8008b84 <_dtoa_r+0x29c>
 8008aba:	e8df f003 	tbb	[pc, r3]
 8008abe:	382b      	.short	0x382b
 8008ac0:	5636      	.short	0x5636
 8008ac2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008ac6:	441e      	add	r6, r3
 8008ac8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008acc:	2b20      	cmp	r3, #32
 8008ace:	bfc1      	itttt	gt
 8008ad0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008ad4:	fa08 f803 	lslgt.w	r8, r8, r3
 8008ad8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008adc:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008ae0:	bfd6      	itet	le
 8008ae2:	f1c3 0320 	rsble	r3, r3, #32
 8008ae6:	ea48 0003 	orrgt.w	r0, r8, r3
 8008aea:	fa04 f003 	lslle.w	r0, r4, r3
 8008aee:	f7f7 fc79 	bl	80003e4 <__aeabi_ui2d>
 8008af2:	2201      	movs	r2, #1
 8008af4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008af8:	3e01      	subs	r6, #1
 8008afa:	9212      	str	r2, [sp, #72]	@ 0x48
 8008afc:	e775      	b.n	80089ea <_dtoa_r+0x102>
 8008afe:	2301      	movs	r3, #1
 8008b00:	e7b6      	b.n	8008a70 <_dtoa_r+0x188>
 8008b02:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008b04:	e7b5      	b.n	8008a72 <_dtoa_r+0x18a>
 8008b06:	427b      	negs	r3, r7
 8008b08:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	eba8 0807 	sub.w	r8, r8, r7
 8008b10:	930e      	str	r3, [sp, #56]	@ 0x38
 8008b12:	e7c2      	b.n	8008a9a <_dtoa_r+0x1b2>
 8008b14:	2300      	movs	r3, #0
 8008b16:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	dc35      	bgt.n	8008b8a <_dtoa_r+0x2a2>
 8008b1e:	2301      	movs	r3, #1
 8008b20:	461a      	mov	r2, r3
 8008b22:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008b26:	9221      	str	r2, [sp, #132]	@ 0x84
 8008b28:	e00b      	b.n	8008b42 <_dtoa_r+0x25a>
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	e7f3      	b.n	8008b16 <_dtoa_r+0x22e>
 8008b2e:	2300      	movs	r3, #0
 8008b30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008b34:	18fb      	adds	r3, r7, r3
 8008b36:	9308      	str	r3, [sp, #32]
 8008b38:	3301      	adds	r3, #1
 8008b3a:	2b01      	cmp	r3, #1
 8008b3c:	9307      	str	r3, [sp, #28]
 8008b3e:	bfb8      	it	lt
 8008b40:	2301      	movlt	r3, #1
 8008b42:	2100      	movs	r1, #0
 8008b44:	2204      	movs	r2, #4
 8008b46:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008b4a:	f102 0514 	add.w	r5, r2, #20
 8008b4e:	429d      	cmp	r5, r3
 8008b50:	d91f      	bls.n	8008b92 <_dtoa_r+0x2aa>
 8008b52:	6041      	str	r1, [r0, #4]
 8008b54:	4658      	mov	r0, fp
 8008b56:	f000 fcd7 	bl	8009508 <_Balloc>
 8008b5a:	4682      	mov	sl, r0
 8008b5c:	2800      	cmp	r0, #0
 8008b5e:	d139      	bne.n	8008bd4 <_dtoa_r+0x2ec>
 8008b60:	4602      	mov	r2, r0
 8008b62:	f240 11af 	movw	r1, #431	@ 0x1af
 8008b66:	4b1a      	ldr	r3, [pc, #104]	@ (8008bd0 <_dtoa_r+0x2e8>)
 8008b68:	e6d2      	b.n	8008910 <_dtoa_r+0x28>
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e7e0      	b.n	8008b30 <_dtoa_r+0x248>
 8008b6e:	2401      	movs	r4, #1
 8008b70:	2300      	movs	r3, #0
 8008b72:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008b74:	9320      	str	r3, [sp, #128]	@ 0x80
 8008b76:	f04f 33ff 	mov.w	r3, #4294967295
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008b80:	2312      	movs	r3, #18
 8008b82:	e7d0      	b.n	8008b26 <_dtoa_r+0x23e>
 8008b84:	2301      	movs	r3, #1
 8008b86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b88:	e7f5      	b.n	8008b76 <_dtoa_r+0x28e>
 8008b8a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008b8c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008b90:	e7d7      	b.n	8008b42 <_dtoa_r+0x25a>
 8008b92:	3101      	adds	r1, #1
 8008b94:	0052      	lsls	r2, r2, #1
 8008b96:	e7d8      	b.n	8008b4a <_dtoa_r+0x262>
 8008b98:	636f4361 	.word	0x636f4361
 8008b9c:	3fd287a7 	.word	0x3fd287a7
 8008ba0:	8b60c8b3 	.word	0x8b60c8b3
 8008ba4:	3fc68a28 	.word	0x3fc68a28
 8008ba8:	509f79fb 	.word	0x509f79fb
 8008bac:	3fd34413 	.word	0x3fd34413
 8008bb0:	0800ae71 	.word	0x0800ae71
 8008bb4:	0800ae88 	.word	0x0800ae88
 8008bb8:	7ff00000 	.word	0x7ff00000
 8008bbc:	0800ae6d 	.word	0x0800ae6d
 8008bc0:	0800ae41 	.word	0x0800ae41
 8008bc4:	0800ae40 	.word	0x0800ae40
 8008bc8:	3ff80000 	.word	0x3ff80000
 8008bcc:	0800af80 	.word	0x0800af80
 8008bd0:	0800aee0 	.word	0x0800aee0
 8008bd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008bd8:	6018      	str	r0, [r3, #0]
 8008bda:	9b07      	ldr	r3, [sp, #28]
 8008bdc:	2b0e      	cmp	r3, #14
 8008bde:	f200 80a4 	bhi.w	8008d2a <_dtoa_r+0x442>
 8008be2:	2c00      	cmp	r4, #0
 8008be4:	f000 80a1 	beq.w	8008d2a <_dtoa_r+0x442>
 8008be8:	2f00      	cmp	r7, #0
 8008bea:	dd33      	ble.n	8008c54 <_dtoa_r+0x36c>
 8008bec:	4b86      	ldr	r3, [pc, #536]	@ (8008e08 <_dtoa_r+0x520>)
 8008bee:	f007 020f 	and.w	r2, r7, #15
 8008bf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bf6:	05f8      	lsls	r0, r7, #23
 8008bf8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008bfc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008c00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008c04:	d516      	bpl.n	8008c34 <_dtoa_r+0x34c>
 8008c06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c0a:	4b80      	ldr	r3, [pc, #512]	@ (8008e0c <_dtoa_r+0x524>)
 8008c0c:	2603      	movs	r6, #3
 8008c0e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008c12:	f7f7 fd8b 	bl	800072c <__aeabi_ddiv>
 8008c16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c1a:	f004 040f 	and.w	r4, r4, #15
 8008c1e:	4d7b      	ldr	r5, [pc, #492]	@ (8008e0c <_dtoa_r+0x524>)
 8008c20:	b954      	cbnz	r4, 8008c38 <_dtoa_r+0x350>
 8008c22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c2a:	f7f7 fd7f 	bl	800072c <__aeabi_ddiv>
 8008c2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c32:	e028      	b.n	8008c86 <_dtoa_r+0x39e>
 8008c34:	2602      	movs	r6, #2
 8008c36:	e7f2      	b.n	8008c1e <_dtoa_r+0x336>
 8008c38:	07e1      	lsls	r1, r4, #31
 8008c3a:	d508      	bpl.n	8008c4e <_dtoa_r+0x366>
 8008c3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008c44:	f7f7 fc48 	bl	80004d8 <__aeabi_dmul>
 8008c48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c4c:	3601      	adds	r6, #1
 8008c4e:	1064      	asrs	r4, r4, #1
 8008c50:	3508      	adds	r5, #8
 8008c52:	e7e5      	b.n	8008c20 <_dtoa_r+0x338>
 8008c54:	f000 80d2 	beq.w	8008dfc <_dtoa_r+0x514>
 8008c58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c5c:	427c      	negs	r4, r7
 8008c5e:	4b6a      	ldr	r3, [pc, #424]	@ (8008e08 <_dtoa_r+0x520>)
 8008c60:	f004 020f 	and.w	r2, r4, #15
 8008c64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6c:	f7f7 fc34 	bl	80004d8 <__aeabi_dmul>
 8008c70:	2602      	movs	r6, #2
 8008c72:	2300      	movs	r3, #0
 8008c74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c78:	4d64      	ldr	r5, [pc, #400]	@ (8008e0c <_dtoa_r+0x524>)
 8008c7a:	1124      	asrs	r4, r4, #4
 8008c7c:	2c00      	cmp	r4, #0
 8008c7e:	f040 80b2 	bne.w	8008de6 <_dtoa_r+0x4fe>
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d1d3      	bne.n	8008c2e <_dtoa_r+0x346>
 8008c86:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008c8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	f000 80b7 	beq.w	8008e00 <_dtoa_r+0x518>
 8008c92:	2200      	movs	r2, #0
 8008c94:	4620      	mov	r0, r4
 8008c96:	4629      	mov	r1, r5
 8008c98:	4b5d      	ldr	r3, [pc, #372]	@ (8008e10 <_dtoa_r+0x528>)
 8008c9a:	f7f7 fe8f 	bl	80009bc <__aeabi_dcmplt>
 8008c9e:	2800      	cmp	r0, #0
 8008ca0:	f000 80ae 	beq.w	8008e00 <_dtoa_r+0x518>
 8008ca4:	9b07      	ldr	r3, [sp, #28]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	f000 80aa 	beq.w	8008e00 <_dtoa_r+0x518>
 8008cac:	9b08      	ldr	r3, [sp, #32]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	dd37      	ble.n	8008d22 <_dtoa_r+0x43a>
 8008cb2:	1e7b      	subs	r3, r7, #1
 8008cb4:	4620      	mov	r0, r4
 8008cb6:	9304      	str	r3, [sp, #16]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	4629      	mov	r1, r5
 8008cbc:	4b55      	ldr	r3, [pc, #340]	@ (8008e14 <_dtoa_r+0x52c>)
 8008cbe:	f7f7 fc0b 	bl	80004d8 <__aeabi_dmul>
 8008cc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cc6:	9c08      	ldr	r4, [sp, #32]
 8008cc8:	3601      	adds	r6, #1
 8008cca:	4630      	mov	r0, r6
 8008ccc:	f7f7 fb9a 	bl	8000404 <__aeabi_i2d>
 8008cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008cd4:	f7f7 fc00 	bl	80004d8 <__aeabi_dmul>
 8008cd8:	2200      	movs	r2, #0
 8008cda:	4b4f      	ldr	r3, [pc, #316]	@ (8008e18 <_dtoa_r+0x530>)
 8008cdc:	f7f7 fa46 	bl	800016c <__adddf3>
 8008ce0:	4605      	mov	r5, r0
 8008ce2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008ce6:	2c00      	cmp	r4, #0
 8008ce8:	f040 809a 	bne.w	8008e20 <_dtoa_r+0x538>
 8008cec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	4b4a      	ldr	r3, [pc, #296]	@ (8008e1c <_dtoa_r+0x534>)
 8008cf4:	f7f7 fa38 	bl	8000168 <__aeabi_dsub>
 8008cf8:	4602      	mov	r2, r0
 8008cfa:	460b      	mov	r3, r1
 8008cfc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008d00:	462a      	mov	r2, r5
 8008d02:	4633      	mov	r3, r6
 8008d04:	f7f7 fe78 	bl	80009f8 <__aeabi_dcmpgt>
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	f040 828e 	bne.w	800922a <_dtoa_r+0x942>
 8008d0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d12:	462a      	mov	r2, r5
 8008d14:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008d18:	f7f7 fe50 	bl	80009bc <__aeabi_dcmplt>
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	f040 8127 	bne.w	8008f70 <_dtoa_r+0x688>
 8008d22:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008d26:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008d2a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	f2c0 8163 	blt.w	8008ff8 <_dtoa_r+0x710>
 8008d32:	2f0e      	cmp	r7, #14
 8008d34:	f300 8160 	bgt.w	8008ff8 <_dtoa_r+0x710>
 8008d38:	4b33      	ldr	r3, [pc, #204]	@ (8008e08 <_dtoa_r+0x520>)
 8008d3a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008d3e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008d42:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008d46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	da03      	bge.n	8008d54 <_dtoa_r+0x46c>
 8008d4c:	9b07      	ldr	r3, [sp, #28]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	f340 8100 	ble.w	8008f54 <_dtoa_r+0x66c>
 8008d54:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008d58:	4656      	mov	r6, sl
 8008d5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d5e:	4620      	mov	r0, r4
 8008d60:	4629      	mov	r1, r5
 8008d62:	f7f7 fce3 	bl	800072c <__aeabi_ddiv>
 8008d66:	f7f7 fe67 	bl	8000a38 <__aeabi_d2iz>
 8008d6a:	4680      	mov	r8, r0
 8008d6c:	f7f7 fb4a 	bl	8000404 <__aeabi_i2d>
 8008d70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d74:	f7f7 fbb0 	bl	80004d8 <__aeabi_dmul>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	460b      	mov	r3, r1
 8008d7c:	4620      	mov	r0, r4
 8008d7e:	4629      	mov	r1, r5
 8008d80:	f7f7 f9f2 	bl	8000168 <__aeabi_dsub>
 8008d84:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008d88:	9d07      	ldr	r5, [sp, #28]
 8008d8a:	f806 4b01 	strb.w	r4, [r6], #1
 8008d8e:	eba6 040a 	sub.w	r4, r6, sl
 8008d92:	42a5      	cmp	r5, r4
 8008d94:	4602      	mov	r2, r0
 8008d96:	460b      	mov	r3, r1
 8008d98:	f040 8116 	bne.w	8008fc8 <_dtoa_r+0x6e0>
 8008d9c:	f7f7 f9e6 	bl	800016c <__adddf3>
 8008da0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008da4:	4604      	mov	r4, r0
 8008da6:	460d      	mov	r5, r1
 8008da8:	f7f7 fe26 	bl	80009f8 <__aeabi_dcmpgt>
 8008dac:	2800      	cmp	r0, #0
 8008dae:	f040 80f8 	bne.w	8008fa2 <_dtoa_r+0x6ba>
 8008db2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008db6:	4620      	mov	r0, r4
 8008db8:	4629      	mov	r1, r5
 8008dba:	f7f7 fdf5 	bl	80009a8 <__aeabi_dcmpeq>
 8008dbe:	b118      	cbz	r0, 8008dc8 <_dtoa_r+0x4e0>
 8008dc0:	f018 0f01 	tst.w	r8, #1
 8008dc4:	f040 80ed 	bne.w	8008fa2 <_dtoa_r+0x6ba>
 8008dc8:	4649      	mov	r1, r9
 8008dca:	4658      	mov	r0, fp
 8008dcc:	f000 fbdc 	bl	8009588 <_Bfree>
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	7033      	strb	r3, [r6, #0]
 8008dd4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008dd6:	3701      	adds	r7, #1
 8008dd8:	601f      	str	r7, [r3, #0]
 8008dda:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f000 8320 	beq.w	8009422 <_dtoa_r+0xb3a>
 8008de2:	601e      	str	r6, [r3, #0]
 8008de4:	e31d      	b.n	8009422 <_dtoa_r+0xb3a>
 8008de6:	07e2      	lsls	r2, r4, #31
 8008de8:	d505      	bpl.n	8008df6 <_dtoa_r+0x50e>
 8008dea:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008dee:	f7f7 fb73 	bl	80004d8 <__aeabi_dmul>
 8008df2:	2301      	movs	r3, #1
 8008df4:	3601      	adds	r6, #1
 8008df6:	1064      	asrs	r4, r4, #1
 8008df8:	3508      	adds	r5, #8
 8008dfa:	e73f      	b.n	8008c7c <_dtoa_r+0x394>
 8008dfc:	2602      	movs	r6, #2
 8008dfe:	e742      	b.n	8008c86 <_dtoa_r+0x39e>
 8008e00:	9c07      	ldr	r4, [sp, #28]
 8008e02:	9704      	str	r7, [sp, #16]
 8008e04:	e761      	b.n	8008cca <_dtoa_r+0x3e2>
 8008e06:	bf00      	nop
 8008e08:	0800af80 	.word	0x0800af80
 8008e0c:	0800af58 	.word	0x0800af58
 8008e10:	3ff00000 	.word	0x3ff00000
 8008e14:	40240000 	.word	0x40240000
 8008e18:	401c0000 	.word	0x401c0000
 8008e1c:	40140000 	.word	0x40140000
 8008e20:	4b70      	ldr	r3, [pc, #448]	@ (8008fe4 <_dtoa_r+0x6fc>)
 8008e22:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008e24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e2c:	4454      	add	r4, sl
 8008e2e:	2900      	cmp	r1, #0
 8008e30:	d045      	beq.n	8008ebe <_dtoa_r+0x5d6>
 8008e32:	2000      	movs	r0, #0
 8008e34:	496c      	ldr	r1, [pc, #432]	@ (8008fe8 <_dtoa_r+0x700>)
 8008e36:	f7f7 fc79 	bl	800072c <__aeabi_ddiv>
 8008e3a:	4633      	mov	r3, r6
 8008e3c:	462a      	mov	r2, r5
 8008e3e:	f7f7 f993 	bl	8000168 <__aeabi_dsub>
 8008e42:	4656      	mov	r6, sl
 8008e44:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008e48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e4c:	f7f7 fdf4 	bl	8000a38 <__aeabi_d2iz>
 8008e50:	4605      	mov	r5, r0
 8008e52:	f7f7 fad7 	bl	8000404 <__aeabi_i2d>
 8008e56:	4602      	mov	r2, r0
 8008e58:	460b      	mov	r3, r1
 8008e5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e5e:	f7f7 f983 	bl	8000168 <__aeabi_dsub>
 8008e62:	4602      	mov	r2, r0
 8008e64:	460b      	mov	r3, r1
 8008e66:	3530      	adds	r5, #48	@ 0x30
 8008e68:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008e6c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008e70:	f806 5b01 	strb.w	r5, [r6], #1
 8008e74:	f7f7 fda2 	bl	80009bc <__aeabi_dcmplt>
 8008e78:	2800      	cmp	r0, #0
 8008e7a:	d163      	bne.n	8008f44 <_dtoa_r+0x65c>
 8008e7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e80:	2000      	movs	r0, #0
 8008e82:	495a      	ldr	r1, [pc, #360]	@ (8008fec <_dtoa_r+0x704>)
 8008e84:	f7f7 f970 	bl	8000168 <__aeabi_dsub>
 8008e88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008e8c:	f7f7 fd96 	bl	80009bc <__aeabi_dcmplt>
 8008e90:	2800      	cmp	r0, #0
 8008e92:	f040 8087 	bne.w	8008fa4 <_dtoa_r+0x6bc>
 8008e96:	42a6      	cmp	r6, r4
 8008e98:	f43f af43 	beq.w	8008d22 <_dtoa_r+0x43a>
 8008e9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	4b53      	ldr	r3, [pc, #332]	@ (8008ff0 <_dtoa_r+0x708>)
 8008ea4:	f7f7 fb18 	bl	80004d8 <__aeabi_dmul>
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008eae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008eb2:	4b4f      	ldr	r3, [pc, #316]	@ (8008ff0 <_dtoa_r+0x708>)
 8008eb4:	f7f7 fb10 	bl	80004d8 <__aeabi_dmul>
 8008eb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ebc:	e7c4      	b.n	8008e48 <_dtoa_r+0x560>
 8008ebe:	4631      	mov	r1, r6
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	f7f7 fb09 	bl	80004d8 <__aeabi_dmul>
 8008ec6:	4656      	mov	r6, sl
 8008ec8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008ecc:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008ece:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ed2:	f7f7 fdb1 	bl	8000a38 <__aeabi_d2iz>
 8008ed6:	4605      	mov	r5, r0
 8008ed8:	f7f7 fa94 	bl	8000404 <__aeabi_i2d>
 8008edc:	4602      	mov	r2, r0
 8008ede:	460b      	mov	r3, r1
 8008ee0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ee4:	f7f7 f940 	bl	8000168 <__aeabi_dsub>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	460b      	mov	r3, r1
 8008eec:	3530      	adds	r5, #48	@ 0x30
 8008eee:	f806 5b01 	strb.w	r5, [r6], #1
 8008ef2:	42a6      	cmp	r6, r4
 8008ef4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ef8:	f04f 0200 	mov.w	r2, #0
 8008efc:	d124      	bne.n	8008f48 <_dtoa_r+0x660>
 8008efe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008f02:	4b39      	ldr	r3, [pc, #228]	@ (8008fe8 <_dtoa_r+0x700>)
 8008f04:	f7f7 f932 	bl	800016c <__adddf3>
 8008f08:	4602      	mov	r2, r0
 8008f0a:	460b      	mov	r3, r1
 8008f0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f10:	f7f7 fd72 	bl	80009f8 <__aeabi_dcmpgt>
 8008f14:	2800      	cmp	r0, #0
 8008f16:	d145      	bne.n	8008fa4 <_dtoa_r+0x6bc>
 8008f18:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008f1c:	2000      	movs	r0, #0
 8008f1e:	4932      	ldr	r1, [pc, #200]	@ (8008fe8 <_dtoa_r+0x700>)
 8008f20:	f7f7 f922 	bl	8000168 <__aeabi_dsub>
 8008f24:	4602      	mov	r2, r0
 8008f26:	460b      	mov	r3, r1
 8008f28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f2c:	f7f7 fd46 	bl	80009bc <__aeabi_dcmplt>
 8008f30:	2800      	cmp	r0, #0
 8008f32:	f43f aef6 	beq.w	8008d22 <_dtoa_r+0x43a>
 8008f36:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008f38:	1e73      	subs	r3, r6, #1
 8008f3a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f3c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008f40:	2b30      	cmp	r3, #48	@ 0x30
 8008f42:	d0f8      	beq.n	8008f36 <_dtoa_r+0x64e>
 8008f44:	9f04      	ldr	r7, [sp, #16]
 8008f46:	e73f      	b.n	8008dc8 <_dtoa_r+0x4e0>
 8008f48:	4b29      	ldr	r3, [pc, #164]	@ (8008ff0 <_dtoa_r+0x708>)
 8008f4a:	f7f7 fac5 	bl	80004d8 <__aeabi_dmul>
 8008f4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f52:	e7bc      	b.n	8008ece <_dtoa_r+0x5e6>
 8008f54:	d10c      	bne.n	8008f70 <_dtoa_r+0x688>
 8008f56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	4b25      	ldr	r3, [pc, #148]	@ (8008ff4 <_dtoa_r+0x70c>)
 8008f5e:	f7f7 fabb 	bl	80004d8 <__aeabi_dmul>
 8008f62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f66:	f7f7 fd3d 	bl	80009e4 <__aeabi_dcmpge>
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	f000 815b 	beq.w	8009226 <_dtoa_r+0x93e>
 8008f70:	2400      	movs	r4, #0
 8008f72:	4625      	mov	r5, r4
 8008f74:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f76:	4656      	mov	r6, sl
 8008f78:	43db      	mvns	r3, r3
 8008f7a:	9304      	str	r3, [sp, #16]
 8008f7c:	2700      	movs	r7, #0
 8008f7e:	4621      	mov	r1, r4
 8008f80:	4658      	mov	r0, fp
 8008f82:	f000 fb01 	bl	8009588 <_Bfree>
 8008f86:	2d00      	cmp	r5, #0
 8008f88:	d0dc      	beq.n	8008f44 <_dtoa_r+0x65c>
 8008f8a:	b12f      	cbz	r7, 8008f98 <_dtoa_r+0x6b0>
 8008f8c:	42af      	cmp	r7, r5
 8008f8e:	d003      	beq.n	8008f98 <_dtoa_r+0x6b0>
 8008f90:	4639      	mov	r1, r7
 8008f92:	4658      	mov	r0, fp
 8008f94:	f000 faf8 	bl	8009588 <_Bfree>
 8008f98:	4629      	mov	r1, r5
 8008f9a:	4658      	mov	r0, fp
 8008f9c:	f000 faf4 	bl	8009588 <_Bfree>
 8008fa0:	e7d0      	b.n	8008f44 <_dtoa_r+0x65c>
 8008fa2:	9704      	str	r7, [sp, #16]
 8008fa4:	4633      	mov	r3, r6
 8008fa6:	461e      	mov	r6, r3
 8008fa8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008fac:	2a39      	cmp	r2, #57	@ 0x39
 8008fae:	d107      	bne.n	8008fc0 <_dtoa_r+0x6d8>
 8008fb0:	459a      	cmp	sl, r3
 8008fb2:	d1f8      	bne.n	8008fa6 <_dtoa_r+0x6be>
 8008fb4:	9a04      	ldr	r2, [sp, #16]
 8008fb6:	3201      	adds	r2, #1
 8008fb8:	9204      	str	r2, [sp, #16]
 8008fba:	2230      	movs	r2, #48	@ 0x30
 8008fbc:	f88a 2000 	strb.w	r2, [sl]
 8008fc0:	781a      	ldrb	r2, [r3, #0]
 8008fc2:	3201      	adds	r2, #1
 8008fc4:	701a      	strb	r2, [r3, #0]
 8008fc6:	e7bd      	b.n	8008f44 <_dtoa_r+0x65c>
 8008fc8:	2200      	movs	r2, #0
 8008fca:	4b09      	ldr	r3, [pc, #36]	@ (8008ff0 <_dtoa_r+0x708>)
 8008fcc:	f7f7 fa84 	bl	80004d8 <__aeabi_dmul>
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	4604      	mov	r4, r0
 8008fd6:	460d      	mov	r5, r1
 8008fd8:	f7f7 fce6 	bl	80009a8 <__aeabi_dcmpeq>
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	f43f aebc 	beq.w	8008d5a <_dtoa_r+0x472>
 8008fe2:	e6f1      	b.n	8008dc8 <_dtoa_r+0x4e0>
 8008fe4:	0800af80 	.word	0x0800af80
 8008fe8:	3fe00000 	.word	0x3fe00000
 8008fec:	3ff00000 	.word	0x3ff00000
 8008ff0:	40240000 	.word	0x40240000
 8008ff4:	40140000 	.word	0x40140000
 8008ff8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008ffa:	2a00      	cmp	r2, #0
 8008ffc:	f000 80db 	beq.w	80091b6 <_dtoa_r+0x8ce>
 8009000:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009002:	2a01      	cmp	r2, #1
 8009004:	f300 80bf 	bgt.w	8009186 <_dtoa_r+0x89e>
 8009008:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800900a:	2a00      	cmp	r2, #0
 800900c:	f000 80b7 	beq.w	800917e <_dtoa_r+0x896>
 8009010:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009014:	4646      	mov	r6, r8
 8009016:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009018:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800901a:	2101      	movs	r1, #1
 800901c:	441a      	add	r2, r3
 800901e:	4658      	mov	r0, fp
 8009020:	4498      	add	r8, r3
 8009022:	9209      	str	r2, [sp, #36]	@ 0x24
 8009024:	f000 fb64 	bl	80096f0 <__i2b>
 8009028:	4605      	mov	r5, r0
 800902a:	b15e      	cbz	r6, 8009044 <_dtoa_r+0x75c>
 800902c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800902e:	2b00      	cmp	r3, #0
 8009030:	dd08      	ble.n	8009044 <_dtoa_r+0x75c>
 8009032:	42b3      	cmp	r3, r6
 8009034:	bfa8      	it	ge
 8009036:	4633      	movge	r3, r6
 8009038:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800903a:	eba8 0803 	sub.w	r8, r8, r3
 800903e:	1af6      	subs	r6, r6, r3
 8009040:	1ad3      	subs	r3, r2, r3
 8009042:	9309      	str	r3, [sp, #36]	@ 0x24
 8009044:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009046:	b1f3      	cbz	r3, 8009086 <_dtoa_r+0x79e>
 8009048:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800904a:	2b00      	cmp	r3, #0
 800904c:	f000 80b7 	beq.w	80091be <_dtoa_r+0x8d6>
 8009050:	b18c      	cbz	r4, 8009076 <_dtoa_r+0x78e>
 8009052:	4629      	mov	r1, r5
 8009054:	4622      	mov	r2, r4
 8009056:	4658      	mov	r0, fp
 8009058:	f000 fc08 	bl	800986c <__pow5mult>
 800905c:	464a      	mov	r2, r9
 800905e:	4601      	mov	r1, r0
 8009060:	4605      	mov	r5, r0
 8009062:	4658      	mov	r0, fp
 8009064:	f000 fb5a 	bl	800971c <__multiply>
 8009068:	4649      	mov	r1, r9
 800906a:	9004      	str	r0, [sp, #16]
 800906c:	4658      	mov	r0, fp
 800906e:	f000 fa8b 	bl	8009588 <_Bfree>
 8009072:	9b04      	ldr	r3, [sp, #16]
 8009074:	4699      	mov	r9, r3
 8009076:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009078:	1b1a      	subs	r2, r3, r4
 800907a:	d004      	beq.n	8009086 <_dtoa_r+0x79e>
 800907c:	4649      	mov	r1, r9
 800907e:	4658      	mov	r0, fp
 8009080:	f000 fbf4 	bl	800986c <__pow5mult>
 8009084:	4681      	mov	r9, r0
 8009086:	2101      	movs	r1, #1
 8009088:	4658      	mov	r0, fp
 800908a:	f000 fb31 	bl	80096f0 <__i2b>
 800908e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009090:	4604      	mov	r4, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	f000 81c9 	beq.w	800942a <_dtoa_r+0xb42>
 8009098:	461a      	mov	r2, r3
 800909a:	4601      	mov	r1, r0
 800909c:	4658      	mov	r0, fp
 800909e:	f000 fbe5 	bl	800986c <__pow5mult>
 80090a2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80090a4:	4604      	mov	r4, r0
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	f300 808f 	bgt.w	80091ca <_dtoa_r+0x8e2>
 80090ac:	9b02      	ldr	r3, [sp, #8]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	f040 8087 	bne.w	80091c2 <_dtoa_r+0x8da>
 80090b4:	9b03      	ldr	r3, [sp, #12]
 80090b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f040 8083 	bne.w	80091c6 <_dtoa_r+0x8de>
 80090c0:	9b03      	ldr	r3, [sp, #12]
 80090c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80090c6:	0d1b      	lsrs	r3, r3, #20
 80090c8:	051b      	lsls	r3, r3, #20
 80090ca:	b12b      	cbz	r3, 80090d8 <_dtoa_r+0x7f0>
 80090cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ce:	f108 0801 	add.w	r8, r8, #1
 80090d2:	3301      	adds	r3, #1
 80090d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80090d6:	2301      	movs	r3, #1
 80090d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80090da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090dc:	2b00      	cmp	r3, #0
 80090de:	f000 81aa 	beq.w	8009436 <_dtoa_r+0xb4e>
 80090e2:	6923      	ldr	r3, [r4, #16]
 80090e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80090e8:	6918      	ldr	r0, [r3, #16]
 80090ea:	f000 fab5 	bl	8009658 <__hi0bits>
 80090ee:	f1c0 0020 	rsb	r0, r0, #32
 80090f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090f4:	4418      	add	r0, r3
 80090f6:	f010 001f 	ands.w	r0, r0, #31
 80090fa:	d071      	beq.n	80091e0 <_dtoa_r+0x8f8>
 80090fc:	f1c0 0320 	rsb	r3, r0, #32
 8009100:	2b04      	cmp	r3, #4
 8009102:	dd65      	ble.n	80091d0 <_dtoa_r+0x8e8>
 8009104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009106:	f1c0 001c 	rsb	r0, r0, #28
 800910a:	4403      	add	r3, r0
 800910c:	4480      	add	r8, r0
 800910e:	4406      	add	r6, r0
 8009110:	9309      	str	r3, [sp, #36]	@ 0x24
 8009112:	f1b8 0f00 	cmp.w	r8, #0
 8009116:	dd05      	ble.n	8009124 <_dtoa_r+0x83c>
 8009118:	4649      	mov	r1, r9
 800911a:	4642      	mov	r2, r8
 800911c:	4658      	mov	r0, fp
 800911e:	f000 fbff 	bl	8009920 <__lshift>
 8009122:	4681      	mov	r9, r0
 8009124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009126:	2b00      	cmp	r3, #0
 8009128:	dd05      	ble.n	8009136 <_dtoa_r+0x84e>
 800912a:	4621      	mov	r1, r4
 800912c:	461a      	mov	r2, r3
 800912e:	4658      	mov	r0, fp
 8009130:	f000 fbf6 	bl	8009920 <__lshift>
 8009134:	4604      	mov	r4, r0
 8009136:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009138:	2b00      	cmp	r3, #0
 800913a:	d053      	beq.n	80091e4 <_dtoa_r+0x8fc>
 800913c:	4621      	mov	r1, r4
 800913e:	4648      	mov	r0, r9
 8009140:	f000 fc5a 	bl	80099f8 <__mcmp>
 8009144:	2800      	cmp	r0, #0
 8009146:	da4d      	bge.n	80091e4 <_dtoa_r+0x8fc>
 8009148:	1e7b      	subs	r3, r7, #1
 800914a:	4649      	mov	r1, r9
 800914c:	9304      	str	r3, [sp, #16]
 800914e:	220a      	movs	r2, #10
 8009150:	2300      	movs	r3, #0
 8009152:	4658      	mov	r0, fp
 8009154:	f000 fa3a 	bl	80095cc <__multadd>
 8009158:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800915a:	4681      	mov	r9, r0
 800915c:	2b00      	cmp	r3, #0
 800915e:	f000 816c 	beq.w	800943a <_dtoa_r+0xb52>
 8009162:	2300      	movs	r3, #0
 8009164:	4629      	mov	r1, r5
 8009166:	220a      	movs	r2, #10
 8009168:	4658      	mov	r0, fp
 800916a:	f000 fa2f 	bl	80095cc <__multadd>
 800916e:	9b08      	ldr	r3, [sp, #32]
 8009170:	4605      	mov	r5, r0
 8009172:	2b00      	cmp	r3, #0
 8009174:	dc61      	bgt.n	800923a <_dtoa_r+0x952>
 8009176:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009178:	2b02      	cmp	r3, #2
 800917a:	dc3b      	bgt.n	80091f4 <_dtoa_r+0x90c>
 800917c:	e05d      	b.n	800923a <_dtoa_r+0x952>
 800917e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009180:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009184:	e746      	b.n	8009014 <_dtoa_r+0x72c>
 8009186:	9b07      	ldr	r3, [sp, #28]
 8009188:	1e5c      	subs	r4, r3, #1
 800918a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800918c:	42a3      	cmp	r3, r4
 800918e:	bfbf      	itttt	lt
 8009190:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009192:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8009194:	1ae3      	sublt	r3, r4, r3
 8009196:	18d2      	addlt	r2, r2, r3
 8009198:	bfa8      	it	ge
 800919a:	1b1c      	subge	r4, r3, r4
 800919c:	9b07      	ldr	r3, [sp, #28]
 800919e:	bfbe      	ittt	lt
 80091a0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80091a2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80091a4:	2400      	movlt	r4, #0
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	bfb5      	itete	lt
 80091aa:	eba8 0603 	sublt.w	r6, r8, r3
 80091ae:	4646      	movge	r6, r8
 80091b0:	2300      	movlt	r3, #0
 80091b2:	9b07      	ldrge	r3, [sp, #28]
 80091b4:	e730      	b.n	8009018 <_dtoa_r+0x730>
 80091b6:	4646      	mov	r6, r8
 80091b8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80091ba:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80091bc:	e735      	b.n	800902a <_dtoa_r+0x742>
 80091be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80091c0:	e75c      	b.n	800907c <_dtoa_r+0x794>
 80091c2:	2300      	movs	r3, #0
 80091c4:	e788      	b.n	80090d8 <_dtoa_r+0x7f0>
 80091c6:	9b02      	ldr	r3, [sp, #8]
 80091c8:	e786      	b.n	80090d8 <_dtoa_r+0x7f0>
 80091ca:	2300      	movs	r3, #0
 80091cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80091ce:	e788      	b.n	80090e2 <_dtoa_r+0x7fa>
 80091d0:	d09f      	beq.n	8009112 <_dtoa_r+0x82a>
 80091d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80091d4:	331c      	adds	r3, #28
 80091d6:	441a      	add	r2, r3
 80091d8:	4498      	add	r8, r3
 80091da:	441e      	add	r6, r3
 80091dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80091de:	e798      	b.n	8009112 <_dtoa_r+0x82a>
 80091e0:	4603      	mov	r3, r0
 80091e2:	e7f6      	b.n	80091d2 <_dtoa_r+0x8ea>
 80091e4:	9b07      	ldr	r3, [sp, #28]
 80091e6:	9704      	str	r7, [sp, #16]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	dc20      	bgt.n	800922e <_dtoa_r+0x946>
 80091ec:	9308      	str	r3, [sp, #32]
 80091ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80091f0:	2b02      	cmp	r3, #2
 80091f2:	dd1e      	ble.n	8009232 <_dtoa_r+0x94a>
 80091f4:	9b08      	ldr	r3, [sp, #32]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	f47f aebc 	bne.w	8008f74 <_dtoa_r+0x68c>
 80091fc:	4621      	mov	r1, r4
 80091fe:	2205      	movs	r2, #5
 8009200:	4658      	mov	r0, fp
 8009202:	f000 f9e3 	bl	80095cc <__multadd>
 8009206:	4601      	mov	r1, r0
 8009208:	4604      	mov	r4, r0
 800920a:	4648      	mov	r0, r9
 800920c:	f000 fbf4 	bl	80099f8 <__mcmp>
 8009210:	2800      	cmp	r0, #0
 8009212:	f77f aeaf 	ble.w	8008f74 <_dtoa_r+0x68c>
 8009216:	2331      	movs	r3, #49	@ 0x31
 8009218:	4656      	mov	r6, sl
 800921a:	f806 3b01 	strb.w	r3, [r6], #1
 800921e:	9b04      	ldr	r3, [sp, #16]
 8009220:	3301      	adds	r3, #1
 8009222:	9304      	str	r3, [sp, #16]
 8009224:	e6aa      	b.n	8008f7c <_dtoa_r+0x694>
 8009226:	9c07      	ldr	r4, [sp, #28]
 8009228:	9704      	str	r7, [sp, #16]
 800922a:	4625      	mov	r5, r4
 800922c:	e7f3      	b.n	8009216 <_dtoa_r+0x92e>
 800922e:	9b07      	ldr	r3, [sp, #28]
 8009230:	9308      	str	r3, [sp, #32]
 8009232:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009234:	2b00      	cmp	r3, #0
 8009236:	f000 8104 	beq.w	8009442 <_dtoa_r+0xb5a>
 800923a:	2e00      	cmp	r6, #0
 800923c:	dd05      	ble.n	800924a <_dtoa_r+0x962>
 800923e:	4629      	mov	r1, r5
 8009240:	4632      	mov	r2, r6
 8009242:	4658      	mov	r0, fp
 8009244:	f000 fb6c 	bl	8009920 <__lshift>
 8009248:	4605      	mov	r5, r0
 800924a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800924c:	2b00      	cmp	r3, #0
 800924e:	d05a      	beq.n	8009306 <_dtoa_r+0xa1e>
 8009250:	4658      	mov	r0, fp
 8009252:	6869      	ldr	r1, [r5, #4]
 8009254:	f000 f958 	bl	8009508 <_Balloc>
 8009258:	4606      	mov	r6, r0
 800925a:	b928      	cbnz	r0, 8009268 <_dtoa_r+0x980>
 800925c:	4602      	mov	r2, r0
 800925e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009262:	4b83      	ldr	r3, [pc, #524]	@ (8009470 <_dtoa_r+0xb88>)
 8009264:	f7ff bb54 	b.w	8008910 <_dtoa_r+0x28>
 8009268:	692a      	ldr	r2, [r5, #16]
 800926a:	f105 010c 	add.w	r1, r5, #12
 800926e:	3202      	adds	r2, #2
 8009270:	0092      	lsls	r2, r2, #2
 8009272:	300c      	adds	r0, #12
 8009274:	f000 fee2 	bl	800a03c <memcpy>
 8009278:	2201      	movs	r2, #1
 800927a:	4631      	mov	r1, r6
 800927c:	4658      	mov	r0, fp
 800927e:	f000 fb4f 	bl	8009920 <__lshift>
 8009282:	462f      	mov	r7, r5
 8009284:	4605      	mov	r5, r0
 8009286:	f10a 0301 	add.w	r3, sl, #1
 800928a:	9307      	str	r3, [sp, #28]
 800928c:	9b08      	ldr	r3, [sp, #32]
 800928e:	4453      	add	r3, sl
 8009290:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009292:	9b02      	ldr	r3, [sp, #8]
 8009294:	f003 0301 	and.w	r3, r3, #1
 8009298:	930a      	str	r3, [sp, #40]	@ 0x28
 800929a:	9b07      	ldr	r3, [sp, #28]
 800929c:	4621      	mov	r1, r4
 800929e:	3b01      	subs	r3, #1
 80092a0:	4648      	mov	r0, r9
 80092a2:	9302      	str	r3, [sp, #8]
 80092a4:	f7ff fa95 	bl	80087d2 <quorem>
 80092a8:	4639      	mov	r1, r7
 80092aa:	9008      	str	r0, [sp, #32]
 80092ac:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80092b0:	4648      	mov	r0, r9
 80092b2:	f000 fba1 	bl	80099f8 <__mcmp>
 80092b6:	462a      	mov	r2, r5
 80092b8:	9009      	str	r0, [sp, #36]	@ 0x24
 80092ba:	4621      	mov	r1, r4
 80092bc:	4658      	mov	r0, fp
 80092be:	f000 fbb7 	bl	8009a30 <__mdiff>
 80092c2:	68c2      	ldr	r2, [r0, #12]
 80092c4:	4606      	mov	r6, r0
 80092c6:	bb02      	cbnz	r2, 800930a <_dtoa_r+0xa22>
 80092c8:	4601      	mov	r1, r0
 80092ca:	4648      	mov	r0, r9
 80092cc:	f000 fb94 	bl	80099f8 <__mcmp>
 80092d0:	4602      	mov	r2, r0
 80092d2:	4631      	mov	r1, r6
 80092d4:	4658      	mov	r0, fp
 80092d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80092d8:	f000 f956 	bl	8009588 <_Bfree>
 80092dc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80092de:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80092e0:	9e07      	ldr	r6, [sp, #28]
 80092e2:	ea43 0102 	orr.w	r1, r3, r2
 80092e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092e8:	4319      	orrs	r1, r3
 80092ea:	d110      	bne.n	800930e <_dtoa_r+0xa26>
 80092ec:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80092f0:	d029      	beq.n	8009346 <_dtoa_r+0xa5e>
 80092f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	dd02      	ble.n	80092fe <_dtoa_r+0xa16>
 80092f8:	9b08      	ldr	r3, [sp, #32]
 80092fa:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80092fe:	9b02      	ldr	r3, [sp, #8]
 8009300:	f883 8000 	strb.w	r8, [r3]
 8009304:	e63b      	b.n	8008f7e <_dtoa_r+0x696>
 8009306:	4628      	mov	r0, r5
 8009308:	e7bb      	b.n	8009282 <_dtoa_r+0x99a>
 800930a:	2201      	movs	r2, #1
 800930c:	e7e1      	b.n	80092d2 <_dtoa_r+0x9ea>
 800930e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009310:	2b00      	cmp	r3, #0
 8009312:	db04      	blt.n	800931e <_dtoa_r+0xa36>
 8009314:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8009316:	430b      	orrs	r3, r1
 8009318:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800931a:	430b      	orrs	r3, r1
 800931c:	d120      	bne.n	8009360 <_dtoa_r+0xa78>
 800931e:	2a00      	cmp	r2, #0
 8009320:	dded      	ble.n	80092fe <_dtoa_r+0xa16>
 8009322:	4649      	mov	r1, r9
 8009324:	2201      	movs	r2, #1
 8009326:	4658      	mov	r0, fp
 8009328:	f000 fafa 	bl	8009920 <__lshift>
 800932c:	4621      	mov	r1, r4
 800932e:	4681      	mov	r9, r0
 8009330:	f000 fb62 	bl	80099f8 <__mcmp>
 8009334:	2800      	cmp	r0, #0
 8009336:	dc03      	bgt.n	8009340 <_dtoa_r+0xa58>
 8009338:	d1e1      	bne.n	80092fe <_dtoa_r+0xa16>
 800933a:	f018 0f01 	tst.w	r8, #1
 800933e:	d0de      	beq.n	80092fe <_dtoa_r+0xa16>
 8009340:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009344:	d1d8      	bne.n	80092f8 <_dtoa_r+0xa10>
 8009346:	2339      	movs	r3, #57	@ 0x39
 8009348:	9a02      	ldr	r2, [sp, #8]
 800934a:	7013      	strb	r3, [r2, #0]
 800934c:	4633      	mov	r3, r6
 800934e:	461e      	mov	r6, r3
 8009350:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009354:	3b01      	subs	r3, #1
 8009356:	2a39      	cmp	r2, #57	@ 0x39
 8009358:	d052      	beq.n	8009400 <_dtoa_r+0xb18>
 800935a:	3201      	adds	r2, #1
 800935c:	701a      	strb	r2, [r3, #0]
 800935e:	e60e      	b.n	8008f7e <_dtoa_r+0x696>
 8009360:	2a00      	cmp	r2, #0
 8009362:	dd07      	ble.n	8009374 <_dtoa_r+0xa8c>
 8009364:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009368:	d0ed      	beq.n	8009346 <_dtoa_r+0xa5e>
 800936a:	9a02      	ldr	r2, [sp, #8]
 800936c:	f108 0301 	add.w	r3, r8, #1
 8009370:	7013      	strb	r3, [r2, #0]
 8009372:	e604      	b.n	8008f7e <_dtoa_r+0x696>
 8009374:	9b07      	ldr	r3, [sp, #28]
 8009376:	9a07      	ldr	r2, [sp, #28]
 8009378:	f803 8c01 	strb.w	r8, [r3, #-1]
 800937c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800937e:	4293      	cmp	r3, r2
 8009380:	d028      	beq.n	80093d4 <_dtoa_r+0xaec>
 8009382:	4649      	mov	r1, r9
 8009384:	2300      	movs	r3, #0
 8009386:	220a      	movs	r2, #10
 8009388:	4658      	mov	r0, fp
 800938a:	f000 f91f 	bl	80095cc <__multadd>
 800938e:	42af      	cmp	r7, r5
 8009390:	4681      	mov	r9, r0
 8009392:	f04f 0300 	mov.w	r3, #0
 8009396:	f04f 020a 	mov.w	r2, #10
 800939a:	4639      	mov	r1, r7
 800939c:	4658      	mov	r0, fp
 800939e:	d107      	bne.n	80093b0 <_dtoa_r+0xac8>
 80093a0:	f000 f914 	bl	80095cc <__multadd>
 80093a4:	4607      	mov	r7, r0
 80093a6:	4605      	mov	r5, r0
 80093a8:	9b07      	ldr	r3, [sp, #28]
 80093aa:	3301      	adds	r3, #1
 80093ac:	9307      	str	r3, [sp, #28]
 80093ae:	e774      	b.n	800929a <_dtoa_r+0x9b2>
 80093b0:	f000 f90c 	bl	80095cc <__multadd>
 80093b4:	4629      	mov	r1, r5
 80093b6:	4607      	mov	r7, r0
 80093b8:	2300      	movs	r3, #0
 80093ba:	220a      	movs	r2, #10
 80093bc:	4658      	mov	r0, fp
 80093be:	f000 f905 	bl	80095cc <__multadd>
 80093c2:	4605      	mov	r5, r0
 80093c4:	e7f0      	b.n	80093a8 <_dtoa_r+0xac0>
 80093c6:	9b08      	ldr	r3, [sp, #32]
 80093c8:	2700      	movs	r7, #0
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	bfcc      	ite	gt
 80093ce:	461e      	movgt	r6, r3
 80093d0:	2601      	movle	r6, #1
 80093d2:	4456      	add	r6, sl
 80093d4:	4649      	mov	r1, r9
 80093d6:	2201      	movs	r2, #1
 80093d8:	4658      	mov	r0, fp
 80093da:	f000 faa1 	bl	8009920 <__lshift>
 80093de:	4621      	mov	r1, r4
 80093e0:	4681      	mov	r9, r0
 80093e2:	f000 fb09 	bl	80099f8 <__mcmp>
 80093e6:	2800      	cmp	r0, #0
 80093e8:	dcb0      	bgt.n	800934c <_dtoa_r+0xa64>
 80093ea:	d102      	bne.n	80093f2 <_dtoa_r+0xb0a>
 80093ec:	f018 0f01 	tst.w	r8, #1
 80093f0:	d1ac      	bne.n	800934c <_dtoa_r+0xa64>
 80093f2:	4633      	mov	r3, r6
 80093f4:	461e      	mov	r6, r3
 80093f6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80093fa:	2a30      	cmp	r2, #48	@ 0x30
 80093fc:	d0fa      	beq.n	80093f4 <_dtoa_r+0xb0c>
 80093fe:	e5be      	b.n	8008f7e <_dtoa_r+0x696>
 8009400:	459a      	cmp	sl, r3
 8009402:	d1a4      	bne.n	800934e <_dtoa_r+0xa66>
 8009404:	9b04      	ldr	r3, [sp, #16]
 8009406:	3301      	adds	r3, #1
 8009408:	9304      	str	r3, [sp, #16]
 800940a:	2331      	movs	r3, #49	@ 0x31
 800940c:	f88a 3000 	strb.w	r3, [sl]
 8009410:	e5b5      	b.n	8008f7e <_dtoa_r+0x696>
 8009412:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009414:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009474 <_dtoa_r+0xb8c>
 8009418:	b11b      	cbz	r3, 8009422 <_dtoa_r+0xb3a>
 800941a:	f10a 0308 	add.w	r3, sl, #8
 800941e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009420:	6013      	str	r3, [r2, #0]
 8009422:	4650      	mov	r0, sl
 8009424:	b017      	add	sp, #92	@ 0x5c
 8009426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800942a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800942c:	2b01      	cmp	r3, #1
 800942e:	f77f ae3d 	ble.w	80090ac <_dtoa_r+0x7c4>
 8009432:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009434:	930a      	str	r3, [sp, #40]	@ 0x28
 8009436:	2001      	movs	r0, #1
 8009438:	e65b      	b.n	80090f2 <_dtoa_r+0x80a>
 800943a:	9b08      	ldr	r3, [sp, #32]
 800943c:	2b00      	cmp	r3, #0
 800943e:	f77f aed6 	ble.w	80091ee <_dtoa_r+0x906>
 8009442:	4656      	mov	r6, sl
 8009444:	4621      	mov	r1, r4
 8009446:	4648      	mov	r0, r9
 8009448:	f7ff f9c3 	bl	80087d2 <quorem>
 800944c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009450:	9b08      	ldr	r3, [sp, #32]
 8009452:	f806 8b01 	strb.w	r8, [r6], #1
 8009456:	eba6 020a 	sub.w	r2, r6, sl
 800945a:	4293      	cmp	r3, r2
 800945c:	ddb3      	ble.n	80093c6 <_dtoa_r+0xade>
 800945e:	4649      	mov	r1, r9
 8009460:	2300      	movs	r3, #0
 8009462:	220a      	movs	r2, #10
 8009464:	4658      	mov	r0, fp
 8009466:	f000 f8b1 	bl	80095cc <__multadd>
 800946a:	4681      	mov	r9, r0
 800946c:	e7ea      	b.n	8009444 <_dtoa_r+0xb5c>
 800946e:	bf00      	nop
 8009470:	0800aee0 	.word	0x0800aee0
 8009474:	0800ae64 	.word	0x0800ae64

08009478 <_free_r>:
 8009478:	b538      	push	{r3, r4, r5, lr}
 800947a:	4605      	mov	r5, r0
 800947c:	2900      	cmp	r1, #0
 800947e:	d040      	beq.n	8009502 <_free_r+0x8a>
 8009480:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009484:	1f0c      	subs	r4, r1, #4
 8009486:	2b00      	cmp	r3, #0
 8009488:	bfb8      	it	lt
 800948a:	18e4      	addlt	r4, r4, r3
 800948c:	f7fe fb32 	bl	8007af4 <__malloc_lock>
 8009490:	4a1c      	ldr	r2, [pc, #112]	@ (8009504 <_free_r+0x8c>)
 8009492:	6813      	ldr	r3, [r2, #0]
 8009494:	b933      	cbnz	r3, 80094a4 <_free_r+0x2c>
 8009496:	6063      	str	r3, [r4, #4]
 8009498:	6014      	str	r4, [r2, #0]
 800949a:	4628      	mov	r0, r5
 800949c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094a0:	f7fe bb2e 	b.w	8007b00 <__malloc_unlock>
 80094a4:	42a3      	cmp	r3, r4
 80094a6:	d908      	bls.n	80094ba <_free_r+0x42>
 80094a8:	6820      	ldr	r0, [r4, #0]
 80094aa:	1821      	adds	r1, r4, r0
 80094ac:	428b      	cmp	r3, r1
 80094ae:	bf01      	itttt	eq
 80094b0:	6819      	ldreq	r1, [r3, #0]
 80094b2:	685b      	ldreq	r3, [r3, #4]
 80094b4:	1809      	addeq	r1, r1, r0
 80094b6:	6021      	streq	r1, [r4, #0]
 80094b8:	e7ed      	b.n	8009496 <_free_r+0x1e>
 80094ba:	461a      	mov	r2, r3
 80094bc:	685b      	ldr	r3, [r3, #4]
 80094be:	b10b      	cbz	r3, 80094c4 <_free_r+0x4c>
 80094c0:	42a3      	cmp	r3, r4
 80094c2:	d9fa      	bls.n	80094ba <_free_r+0x42>
 80094c4:	6811      	ldr	r1, [r2, #0]
 80094c6:	1850      	adds	r0, r2, r1
 80094c8:	42a0      	cmp	r0, r4
 80094ca:	d10b      	bne.n	80094e4 <_free_r+0x6c>
 80094cc:	6820      	ldr	r0, [r4, #0]
 80094ce:	4401      	add	r1, r0
 80094d0:	1850      	adds	r0, r2, r1
 80094d2:	4283      	cmp	r3, r0
 80094d4:	6011      	str	r1, [r2, #0]
 80094d6:	d1e0      	bne.n	800949a <_free_r+0x22>
 80094d8:	6818      	ldr	r0, [r3, #0]
 80094da:	685b      	ldr	r3, [r3, #4]
 80094dc:	4408      	add	r0, r1
 80094de:	6010      	str	r0, [r2, #0]
 80094e0:	6053      	str	r3, [r2, #4]
 80094e2:	e7da      	b.n	800949a <_free_r+0x22>
 80094e4:	d902      	bls.n	80094ec <_free_r+0x74>
 80094e6:	230c      	movs	r3, #12
 80094e8:	602b      	str	r3, [r5, #0]
 80094ea:	e7d6      	b.n	800949a <_free_r+0x22>
 80094ec:	6820      	ldr	r0, [r4, #0]
 80094ee:	1821      	adds	r1, r4, r0
 80094f0:	428b      	cmp	r3, r1
 80094f2:	bf01      	itttt	eq
 80094f4:	6819      	ldreq	r1, [r3, #0]
 80094f6:	685b      	ldreq	r3, [r3, #4]
 80094f8:	1809      	addeq	r1, r1, r0
 80094fa:	6021      	streq	r1, [r4, #0]
 80094fc:	6063      	str	r3, [r4, #4]
 80094fe:	6054      	str	r4, [r2, #4]
 8009500:	e7cb      	b.n	800949a <_free_r+0x22>
 8009502:	bd38      	pop	{r3, r4, r5, pc}
 8009504:	20000778 	.word	0x20000778

08009508 <_Balloc>:
 8009508:	b570      	push	{r4, r5, r6, lr}
 800950a:	69c6      	ldr	r6, [r0, #28]
 800950c:	4604      	mov	r4, r0
 800950e:	460d      	mov	r5, r1
 8009510:	b976      	cbnz	r6, 8009530 <_Balloc+0x28>
 8009512:	2010      	movs	r0, #16
 8009514:	f7fe fa3c 	bl	8007990 <malloc>
 8009518:	4602      	mov	r2, r0
 800951a:	61e0      	str	r0, [r4, #28]
 800951c:	b920      	cbnz	r0, 8009528 <_Balloc+0x20>
 800951e:	216b      	movs	r1, #107	@ 0x6b
 8009520:	4b17      	ldr	r3, [pc, #92]	@ (8009580 <_Balloc+0x78>)
 8009522:	4818      	ldr	r0, [pc, #96]	@ (8009584 <_Balloc+0x7c>)
 8009524:	f000 fd98 	bl	800a058 <__assert_func>
 8009528:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800952c:	6006      	str	r6, [r0, #0]
 800952e:	60c6      	str	r6, [r0, #12]
 8009530:	69e6      	ldr	r6, [r4, #28]
 8009532:	68f3      	ldr	r3, [r6, #12]
 8009534:	b183      	cbz	r3, 8009558 <_Balloc+0x50>
 8009536:	69e3      	ldr	r3, [r4, #28]
 8009538:	68db      	ldr	r3, [r3, #12]
 800953a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800953e:	b9b8      	cbnz	r0, 8009570 <_Balloc+0x68>
 8009540:	2101      	movs	r1, #1
 8009542:	fa01 f605 	lsl.w	r6, r1, r5
 8009546:	1d72      	adds	r2, r6, #5
 8009548:	4620      	mov	r0, r4
 800954a:	0092      	lsls	r2, r2, #2
 800954c:	f000 fda2 	bl	800a094 <_calloc_r>
 8009550:	b160      	cbz	r0, 800956c <_Balloc+0x64>
 8009552:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009556:	e00e      	b.n	8009576 <_Balloc+0x6e>
 8009558:	2221      	movs	r2, #33	@ 0x21
 800955a:	2104      	movs	r1, #4
 800955c:	4620      	mov	r0, r4
 800955e:	f000 fd99 	bl	800a094 <_calloc_r>
 8009562:	69e3      	ldr	r3, [r4, #28]
 8009564:	60f0      	str	r0, [r6, #12]
 8009566:	68db      	ldr	r3, [r3, #12]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d1e4      	bne.n	8009536 <_Balloc+0x2e>
 800956c:	2000      	movs	r0, #0
 800956e:	bd70      	pop	{r4, r5, r6, pc}
 8009570:	6802      	ldr	r2, [r0, #0]
 8009572:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009576:	2300      	movs	r3, #0
 8009578:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800957c:	e7f7      	b.n	800956e <_Balloc+0x66>
 800957e:	bf00      	nop
 8009580:	0800ae71 	.word	0x0800ae71
 8009584:	0800aef1 	.word	0x0800aef1

08009588 <_Bfree>:
 8009588:	b570      	push	{r4, r5, r6, lr}
 800958a:	69c6      	ldr	r6, [r0, #28]
 800958c:	4605      	mov	r5, r0
 800958e:	460c      	mov	r4, r1
 8009590:	b976      	cbnz	r6, 80095b0 <_Bfree+0x28>
 8009592:	2010      	movs	r0, #16
 8009594:	f7fe f9fc 	bl	8007990 <malloc>
 8009598:	4602      	mov	r2, r0
 800959a:	61e8      	str	r0, [r5, #28]
 800959c:	b920      	cbnz	r0, 80095a8 <_Bfree+0x20>
 800959e:	218f      	movs	r1, #143	@ 0x8f
 80095a0:	4b08      	ldr	r3, [pc, #32]	@ (80095c4 <_Bfree+0x3c>)
 80095a2:	4809      	ldr	r0, [pc, #36]	@ (80095c8 <_Bfree+0x40>)
 80095a4:	f000 fd58 	bl	800a058 <__assert_func>
 80095a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80095ac:	6006      	str	r6, [r0, #0]
 80095ae:	60c6      	str	r6, [r0, #12]
 80095b0:	b13c      	cbz	r4, 80095c2 <_Bfree+0x3a>
 80095b2:	69eb      	ldr	r3, [r5, #28]
 80095b4:	6862      	ldr	r2, [r4, #4]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80095bc:	6021      	str	r1, [r4, #0]
 80095be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80095c2:	bd70      	pop	{r4, r5, r6, pc}
 80095c4:	0800ae71 	.word	0x0800ae71
 80095c8:	0800aef1 	.word	0x0800aef1

080095cc <__multadd>:
 80095cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095d0:	4607      	mov	r7, r0
 80095d2:	460c      	mov	r4, r1
 80095d4:	461e      	mov	r6, r3
 80095d6:	2000      	movs	r0, #0
 80095d8:	690d      	ldr	r5, [r1, #16]
 80095da:	f101 0c14 	add.w	ip, r1, #20
 80095de:	f8dc 3000 	ldr.w	r3, [ip]
 80095e2:	3001      	adds	r0, #1
 80095e4:	b299      	uxth	r1, r3
 80095e6:	fb02 6101 	mla	r1, r2, r1, r6
 80095ea:	0c1e      	lsrs	r6, r3, #16
 80095ec:	0c0b      	lsrs	r3, r1, #16
 80095ee:	fb02 3306 	mla	r3, r2, r6, r3
 80095f2:	b289      	uxth	r1, r1
 80095f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80095f8:	4285      	cmp	r5, r0
 80095fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80095fe:	f84c 1b04 	str.w	r1, [ip], #4
 8009602:	dcec      	bgt.n	80095de <__multadd+0x12>
 8009604:	b30e      	cbz	r6, 800964a <__multadd+0x7e>
 8009606:	68a3      	ldr	r3, [r4, #8]
 8009608:	42ab      	cmp	r3, r5
 800960a:	dc19      	bgt.n	8009640 <__multadd+0x74>
 800960c:	6861      	ldr	r1, [r4, #4]
 800960e:	4638      	mov	r0, r7
 8009610:	3101      	adds	r1, #1
 8009612:	f7ff ff79 	bl	8009508 <_Balloc>
 8009616:	4680      	mov	r8, r0
 8009618:	b928      	cbnz	r0, 8009626 <__multadd+0x5a>
 800961a:	4602      	mov	r2, r0
 800961c:	21ba      	movs	r1, #186	@ 0xba
 800961e:	4b0c      	ldr	r3, [pc, #48]	@ (8009650 <__multadd+0x84>)
 8009620:	480c      	ldr	r0, [pc, #48]	@ (8009654 <__multadd+0x88>)
 8009622:	f000 fd19 	bl	800a058 <__assert_func>
 8009626:	6922      	ldr	r2, [r4, #16]
 8009628:	f104 010c 	add.w	r1, r4, #12
 800962c:	3202      	adds	r2, #2
 800962e:	0092      	lsls	r2, r2, #2
 8009630:	300c      	adds	r0, #12
 8009632:	f000 fd03 	bl	800a03c <memcpy>
 8009636:	4621      	mov	r1, r4
 8009638:	4638      	mov	r0, r7
 800963a:	f7ff ffa5 	bl	8009588 <_Bfree>
 800963e:	4644      	mov	r4, r8
 8009640:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009644:	3501      	adds	r5, #1
 8009646:	615e      	str	r6, [r3, #20]
 8009648:	6125      	str	r5, [r4, #16]
 800964a:	4620      	mov	r0, r4
 800964c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009650:	0800aee0 	.word	0x0800aee0
 8009654:	0800aef1 	.word	0x0800aef1

08009658 <__hi0bits>:
 8009658:	4603      	mov	r3, r0
 800965a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800965e:	bf3a      	itte	cc
 8009660:	0403      	lslcc	r3, r0, #16
 8009662:	2010      	movcc	r0, #16
 8009664:	2000      	movcs	r0, #0
 8009666:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800966a:	bf3c      	itt	cc
 800966c:	021b      	lslcc	r3, r3, #8
 800966e:	3008      	addcc	r0, #8
 8009670:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009674:	bf3c      	itt	cc
 8009676:	011b      	lslcc	r3, r3, #4
 8009678:	3004      	addcc	r0, #4
 800967a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800967e:	bf3c      	itt	cc
 8009680:	009b      	lslcc	r3, r3, #2
 8009682:	3002      	addcc	r0, #2
 8009684:	2b00      	cmp	r3, #0
 8009686:	db05      	blt.n	8009694 <__hi0bits+0x3c>
 8009688:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800968c:	f100 0001 	add.w	r0, r0, #1
 8009690:	bf08      	it	eq
 8009692:	2020      	moveq	r0, #32
 8009694:	4770      	bx	lr

08009696 <__lo0bits>:
 8009696:	6803      	ldr	r3, [r0, #0]
 8009698:	4602      	mov	r2, r0
 800969a:	f013 0007 	ands.w	r0, r3, #7
 800969e:	d00b      	beq.n	80096b8 <__lo0bits+0x22>
 80096a0:	07d9      	lsls	r1, r3, #31
 80096a2:	d421      	bmi.n	80096e8 <__lo0bits+0x52>
 80096a4:	0798      	lsls	r0, r3, #30
 80096a6:	bf49      	itett	mi
 80096a8:	085b      	lsrmi	r3, r3, #1
 80096aa:	089b      	lsrpl	r3, r3, #2
 80096ac:	2001      	movmi	r0, #1
 80096ae:	6013      	strmi	r3, [r2, #0]
 80096b0:	bf5c      	itt	pl
 80096b2:	2002      	movpl	r0, #2
 80096b4:	6013      	strpl	r3, [r2, #0]
 80096b6:	4770      	bx	lr
 80096b8:	b299      	uxth	r1, r3
 80096ba:	b909      	cbnz	r1, 80096c0 <__lo0bits+0x2a>
 80096bc:	2010      	movs	r0, #16
 80096be:	0c1b      	lsrs	r3, r3, #16
 80096c0:	b2d9      	uxtb	r1, r3
 80096c2:	b909      	cbnz	r1, 80096c8 <__lo0bits+0x32>
 80096c4:	3008      	adds	r0, #8
 80096c6:	0a1b      	lsrs	r3, r3, #8
 80096c8:	0719      	lsls	r1, r3, #28
 80096ca:	bf04      	itt	eq
 80096cc:	091b      	lsreq	r3, r3, #4
 80096ce:	3004      	addeq	r0, #4
 80096d0:	0799      	lsls	r1, r3, #30
 80096d2:	bf04      	itt	eq
 80096d4:	089b      	lsreq	r3, r3, #2
 80096d6:	3002      	addeq	r0, #2
 80096d8:	07d9      	lsls	r1, r3, #31
 80096da:	d403      	bmi.n	80096e4 <__lo0bits+0x4e>
 80096dc:	085b      	lsrs	r3, r3, #1
 80096de:	f100 0001 	add.w	r0, r0, #1
 80096e2:	d003      	beq.n	80096ec <__lo0bits+0x56>
 80096e4:	6013      	str	r3, [r2, #0]
 80096e6:	4770      	bx	lr
 80096e8:	2000      	movs	r0, #0
 80096ea:	4770      	bx	lr
 80096ec:	2020      	movs	r0, #32
 80096ee:	4770      	bx	lr

080096f0 <__i2b>:
 80096f0:	b510      	push	{r4, lr}
 80096f2:	460c      	mov	r4, r1
 80096f4:	2101      	movs	r1, #1
 80096f6:	f7ff ff07 	bl	8009508 <_Balloc>
 80096fa:	4602      	mov	r2, r0
 80096fc:	b928      	cbnz	r0, 800970a <__i2b+0x1a>
 80096fe:	f240 1145 	movw	r1, #325	@ 0x145
 8009702:	4b04      	ldr	r3, [pc, #16]	@ (8009714 <__i2b+0x24>)
 8009704:	4804      	ldr	r0, [pc, #16]	@ (8009718 <__i2b+0x28>)
 8009706:	f000 fca7 	bl	800a058 <__assert_func>
 800970a:	2301      	movs	r3, #1
 800970c:	6144      	str	r4, [r0, #20]
 800970e:	6103      	str	r3, [r0, #16]
 8009710:	bd10      	pop	{r4, pc}
 8009712:	bf00      	nop
 8009714:	0800aee0 	.word	0x0800aee0
 8009718:	0800aef1 	.word	0x0800aef1

0800971c <__multiply>:
 800971c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009720:	4614      	mov	r4, r2
 8009722:	690a      	ldr	r2, [r1, #16]
 8009724:	6923      	ldr	r3, [r4, #16]
 8009726:	460f      	mov	r7, r1
 8009728:	429a      	cmp	r2, r3
 800972a:	bfa2      	ittt	ge
 800972c:	4623      	movge	r3, r4
 800972e:	460c      	movge	r4, r1
 8009730:	461f      	movge	r7, r3
 8009732:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009736:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800973a:	68a3      	ldr	r3, [r4, #8]
 800973c:	6861      	ldr	r1, [r4, #4]
 800973e:	eb0a 0609 	add.w	r6, sl, r9
 8009742:	42b3      	cmp	r3, r6
 8009744:	b085      	sub	sp, #20
 8009746:	bfb8      	it	lt
 8009748:	3101      	addlt	r1, #1
 800974a:	f7ff fedd 	bl	8009508 <_Balloc>
 800974e:	b930      	cbnz	r0, 800975e <__multiply+0x42>
 8009750:	4602      	mov	r2, r0
 8009752:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009756:	4b43      	ldr	r3, [pc, #268]	@ (8009864 <__multiply+0x148>)
 8009758:	4843      	ldr	r0, [pc, #268]	@ (8009868 <__multiply+0x14c>)
 800975a:	f000 fc7d 	bl	800a058 <__assert_func>
 800975e:	f100 0514 	add.w	r5, r0, #20
 8009762:	462b      	mov	r3, r5
 8009764:	2200      	movs	r2, #0
 8009766:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800976a:	4543      	cmp	r3, r8
 800976c:	d321      	bcc.n	80097b2 <__multiply+0x96>
 800976e:	f107 0114 	add.w	r1, r7, #20
 8009772:	f104 0214 	add.w	r2, r4, #20
 8009776:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800977a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800977e:	9302      	str	r3, [sp, #8]
 8009780:	1b13      	subs	r3, r2, r4
 8009782:	3b15      	subs	r3, #21
 8009784:	f023 0303 	bic.w	r3, r3, #3
 8009788:	3304      	adds	r3, #4
 800978a:	f104 0715 	add.w	r7, r4, #21
 800978e:	42ba      	cmp	r2, r7
 8009790:	bf38      	it	cc
 8009792:	2304      	movcc	r3, #4
 8009794:	9301      	str	r3, [sp, #4]
 8009796:	9b02      	ldr	r3, [sp, #8]
 8009798:	9103      	str	r1, [sp, #12]
 800979a:	428b      	cmp	r3, r1
 800979c:	d80c      	bhi.n	80097b8 <__multiply+0x9c>
 800979e:	2e00      	cmp	r6, #0
 80097a0:	dd03      	ble.n	80097aa <__multiply+0x8e>
 80097a2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d05a      	beq.n	8009860 <__multiply+0x144>
 80097aa:	6106      	str	r6, [r0, #16]
 80097ac:	b005      	add	sp, #20
 80097ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097b2:	f843 2b04 	str.w	r2, [r3], #4
 80097b6:	e7d8      	b.n	800976a <__multiply+0x4e>
 80097b8:	f8b1 a000 	ldrh.w	sl, [r1]
 80097bc:	f1ba 0f00 	cmp.w	sl, #0
 80097c0:	d023      	beq.n	800980a <__multiply+0xee>
 80097c2:	46a9      	mov	r9, r5
 80097c4:	f04f 0c00 	mov.w	ip, #0
 80097c8:	f104 0e14 	add.w	lr, r4, #20
 80097cc:	f85e 7b04 	ldr.w	r7, [lr], #4
 80097d0:	f8d9 3000 	ldr.w	r3, [r9]
 80097d4:	fa1f fb87 	uxth.w	fp, r7
 80097d8:	b29b      	uxth	r3, r3
 80097da:	fb0a 330b 	mla	r3, sl, fp, r3
 80097de:	4463      	add	r3, ip
 80097e0:	f8d9 c000 	ldr.w	ip, [r9]
 80097e4:	0c3f      	lsrs	r7, r7, #16
 80097e6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80097ea:	fb0a c707 	mla	r7, sl, r7, ip
 80097ee:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80097f2:	b29b      	uxth	r3, r3
 80097f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80097f8:	4572      	cmp	r2, lr
 80097fa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80097fe:	f849 3b04 	str.w	r3, [r9], #4
 8009802:	d8e3      	bhi.n	80097cc <__multiply+0xb0>
 8009804:	9b01      	ldr	r3, [sp, #4]
 8009806:	f845 c003 	str.w	ip, [r5, r3]
 800980a:	9b03      	ldr	r3, [sp, #12]
 800980c:	3104      	adds	r1, #4
 800980e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009812:	f1b9 0f00 	cmp.w	r9, #0
 8009816:	d021      	beq.n	800985c <__multiply+0x140>
 8009818:	46ae      	mov	lr, r5
 800981a:	f04f 0a00 	mov.w	sl, #0
 800981e:	682b      	ldr	r3, [r5, #0]
 8009820:	f104 0c14 	add.w	ip, r4, #20
 8009824:	f8bc b000 	ldrh.w	fp, [ip]
 8009828:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800982c:	b29b      	uxth	r3, r3
 800982e:	fb09 770b 	mla	r7, r9, fp, r7
 8009832:	4457      	add	r7, sl
 8009834:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009838:	f84e 3b04 	str.w	r3, [lr], #4
 800983c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009840:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009844:	f8be 3000 	ldrh.w	r3, [lr]
 8009848:	4562      	cmp	r2, ip
 800984a:	fb09 330a 	mla	r3, r9, sl, r3
 800984e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009852:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009856:	d8e5      	bhi.n	8009824 <__multiply+0x108>
 8009858:	9f01      	ldr	r7, [sp, #4]
 800985a:	51eb      	str	r3, [r5, r7]
 800985c:	3504      	adds	r5, #4
 800985e:	e79a      	b.n	8009796 <__multiply+0x7a>
 8009860:	3e01      	subs	r6, #1
 8009862:	e79c      	b.n	800979e <__multiply+0x82>
 8009864:	0800aee0 	.word	0x0800aee0
 8009868:	0800aef1 	.word	0x0800aef1

0800986c <__pow5mult>:
 800986c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009870:	4615      	mov	r5, r2
 8009872:	f012 0203 	ands.w	r2, r2, #3
 8009876:	4607      	mov	r7, r0
 8009878:	460e      	mov	r6, r1
 800987a:	d007      	beq.n	800988c <__pow5mult+0x20>
 800987c:	4c25      	ldr	r4, [pc, #148]	@ (8009914 <__pow5mult+0xa8>)
 800987e:	3a01      	subs	r2, #1
 8009880:	2300      	movs	r3, #0
 8009882:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009886:	f7ff fea1 	bl	80095cc <__multadd>
 800988a:	4606      	mov	r6, r0
 800988c:	10ad      	asrs	r5, r5, #2
 800988e:	d03d      	beq.n	800990c <__pow5mult+0xa0>
 8009890:	69fc      	ldr	r4, [r7, #28]
 8009892:	b97c      	cbnz	r4, 80098b4 <__pow5mult+0x48>
 8009894:	2010      	movs	r0, #16
 8009896:	f7fe f87b 	bl	8007990 <malloc>
 800989a:	4602      	mov	r2, r0
 800989c:	61f8      	str	r0, [r7, #28]
 800989e:	b928      	cbnz	r0, 80098ac <__pow5mult+0x40>
 80098a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80098a4:	4b1c      	ldr	r3, [pc, #112]	@ (8009918 <__pow5mult+0xac>)
 80098a6:	481d      	ldr	r0, [pc, #116]	@ (800991c <__pow5mult+0xb0>)
 80098a8:	f000 fbd6 	bl	800a058 <__assert_func>
 80098ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80098b0:	6004      	str	r4, [r0, #0]
 80098b2:	60c4      	str	r4, [r0, #12]
 80098b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80098b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80098bc:	b94c      	cbnz	r4, 80098d2 <__pow5mult+0x66>
 80098be:	f240 2171 	movw	r1, #625	@ 0x271
 80098c2:	4638      	mov	r0, r7
 80098c4:	f7ff ff14 	bl	80096f0 <__i2b>
 80098c8:	2300      	movs	r3, #0
 80098ca:	4604      	mov	r4, r0
 80098cc:	f8c8 0008 	str.w	r0, [r8, #8]
 80098d0:	6003      	str	r3, [r0, #0]
 80098d2:	f04f 0900 	mov.w	r9, #0
 80098d6:	07eb      	lsls	r3, r5, #31
 80098d8:	d50a      	bpl.n	80098f0 <__pow5mult+0x84>
 80098da:	4631      	mov	r1, r6
 80098dc:	4622      	mov	r2, r4
 80098de:	4638      	mov	r0, r7
 80098e0:	f7ff ff1c 	bl	800971c <__multiply>
 80098e4:	4680      	mov	r8, r0
 80098e6:	4631      	mov	r1, r6
 80098e8:	4638      	mov	r0, r7
 80098ea:	f7ff fe4d 	bl	8009588 <_Bfree>
 80098ee:	4646      	mov	r6, r8
 80098f0:	106d      	asrs	r5, r5, #1
 80098f2:	d00b      	beq.n	800990c <__pow5mult+0xa0>
 80098f4:	6820      	ldr	r0, [r4, #0]
 80098f6:	b938      	cbnz	r0, 8009908 <__pow5mult+0x9c>
 80098f8:	4622      	mov	r2, r4
 80098fa:	4621      	mov	r1, r4
 80098fc:	4638      	mov	r0, r7
 80098fe:	f7ff ff0d 	bl	800971c <__multiply>
 8009902:	6020      	str	r0, [r4, #0]
 8009904:	f8c0 9000 	str.w	r9, [r0]
 8009908:	4604      	mov	r4, r0
 800990a:	e7e4      	b.n	80098d6 <__pow5mult+0x6a>
 800990c:	4630      	mov	r0, r6
 800990e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009912:	bf00      	nop
 8009914:	0800af4c 	.word	0x0800af4c
 8009918:	0800ae71 	.word	0x0800ae71
 800991c:	0800aef1 	.word	0x0800aef1

08009920 <__lshift>:
 8009920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009924:	460c      	mov	r4, r1
 8009926:	4607      	mov	r7, r0
 8009928:	4691      	mov	r9, r2
 800992a:	6923      	ldr	r3, [r4, #16]
 800992c:	6849      	ldr	r1, [r1, #4]
 800992e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009932:	68a3      	ldr	r3, [r4, #8]
 8009934:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009938:	f108 0601 	add.w	r6, r8, #1
 800993c:	42b3      	cmp	r3, r6
 800993e:	db0b      	blt.n	8009958 <__lshift+0x38>
 8009940:	4638      	mov	r0, r7
 8009942:	f7ff fde1 	bl	8009508 <_Balloc>
 8009946:	4605      	mov	r5, r0
 8009948:	b948      	cbnz	r0, 800995e <__lshift+0x3e>
 800994a:	4602      	mov	r2, r0
 800994c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009950:	4b27      	ldr	r3, [pc, #156]	@ (80099f0 <__lshift+0xd0>)
 8009952:	4828      	ldr	r0, [pc, #160]	@ (80099f4 <__lshift+0xd4>)
 8009954:	f000 fb80 	bl	800a058 <__assert_func>
 8009958:	3101      	adds	r1, #1
 800995a:	005b      	lsls	r3, r3, #1
 800995c:	e7ee      	b.n	800993c <__lshift+0x1c>
 800995e:	2300      	movs	r3, #0
 8009960:	f100 0114 	add.w	r1, r0, #20
 8009964:	f100 0210 	add.w	r2, r0, #16
 8009968:	4618      	mov	r0, r3
 800996a:	4553      	cmp	r3, sl
 800996c:	db33      	blt.n	80099d6 <__lshift+0xb6>
 800996e:	6920      	ldr	r0, [r4, #16]
 8009970:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009974:	f104 0314 	add.w	r3, r4, #20
 8009978:	f019 091f 	ands.w	r9, r9, #31
 800997c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009980:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009984:	d02b      	beq.n	80099de <__lshift+0xbe>
 8009986:	468a      	mov	sl, r1
 8009988:	2200      	movs	r2, #0
 800998a:	f1c9 0e20 	rsb	lr, r9, #32
 800998e:	6818      	ldr	r0, [r3, #0]
 8009990:	fa00 f009 	lsl.w	r0, r0, r9
 8009994:	4310      	orrs	r0, r2
 8009996:	f84a 0b04 	str.w	r0, [sl], #4
 800999a:	f853 2b04 	ldr.w	r2, [r3], #4
 800999e:	459c      	cmp	ip, r3
 80099a0:	fa22 f20e 	lsr.w	r2, r2, lr
 80099a4:	d8f3      	bhi.n	800998e <__lshift+0x6e>
 80099a6:	ebac 0304 	sub.w	r3, ip, r4
 80099aa:	3b15      	subs	r3, #21
 80099ac:	f023 0303 	bic.w	r3, r3, #3
 80099b0:	3304      	adds	r3, #4
 80099b2:	f104 0015 	add.w	r0, r4, #21
 80099b6:	4584      	cmp	ip, r0
 80099b8:	bf38      	it	cc
 80099ba:	2304      	movcc	r3, #4
 80099bc:	50ca      	str	r2, [r1, r3]
 80099be:	b10a      	cbz	r2, 80099c4 <__lshift+0xa4>
 80099c0:	f108 0602 	add.w	r6, r8, #2
 80099c4:	3e01      	subs	r6, #1
 80099c6:	4638      	mov	r0, r7
 80099c8:	4621      	mov	r1, r4
 80099ca:	612e      	str	r6, [r5, #16]
 80099cc:	f7ff fddc 	bl	8009588 <_Bfree>
 80099d0:	4628      	mov	r0, r5
 80099d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099d6:	f842 0f04 	str.w	r0, [r2, #4]!
 80099da:	3301      	adds	r3, #1
 80099dc:	e7c5      	b.n	800996a <__lshift+0x4a>
 80099de:	3904      	subs	r1, #4
 80099e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80099e4:	459c      	cmp	ip, r3
 80099e6:	f841 2f04 	str.w	r2, [r1, #4]!
 80099ea:	d8f9      	bhi.n	80099e0 <__lshift+0xc0>
 80099ec:	e7ea      	b.n	80099c4 <__lshift+0xa4>
 80099ee:	bf00      	nop
 80099f0:	0800aee0 	.word	0x0800aee0
 80099f4:	0800aef1 	.word	0x0800aef1

080099f8 <__mcmp>:
 80099f8:	4603      	mov	r3, r0
 80099fa:	690a      	ldr	r2, [r1, #16]
 80099fc:	6900      	ldr	r0, [r0, #16]
 80099fe:	b530      	push	{r4, r5, lr}
 8009a00:	1a80      	subs	r0, r0, r2
 8009a02:	d10e      	bne.n	8009a22 <__mcmp+0x2a>
 8009a04:	3314      	adds	r3, #20
 8009a06:	3114      	adds	r1, #20
 8009a08:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009a0c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009a10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009a14:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009a18:	4295      	cmp	r5, r2
 8009a1a:	d003      	beq.n	8009a24 <__mcmp+0x2c>
 8009a1c:	d205      	bcs.n	8009a2a <__mcmp+0x32>
 8009a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a22:	bd30      	pop	{r4, r5, pc}
 8009a24:	42a3      	cmp	r3, r4
 8009a26:	d3f3      	bcc.n	8009a10 <__mcmp+0x18>
 8009a28:	e7fb      	b.n	8009a22 <__mcmp+0x2a>
 8009a2a:	2001      	movs	r0, #1
 8009a2c:	e7f9      	b.n	8009a22 <__mcmp+0x2a>
	...

08009a30 <__mdiff>:
 8009a30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a34:	4689      	mov	r9, r1
 8009a36:	4606      	mov	r6, r0
 8009a38:	4611      	mov	r1, r2
 8009a3a:	4648      	mov	r0, r9
 8009a3c:	4614      	mov	r4, r2
 8009a3e:	f7ff ffdb 	bl	80099f8 <__mcmp>
 8009a42:	1e05      	subs	r5, r0, #0
 8009a44:	d112      	bne.n	8009a6c <__mdiff+0x3c>
 8009a46:	4629      	mov	r1, r5
 8009a48:	4630      	mov	r0, r6
 8009a4a:	f7ff fd5d 	bl	8009508 <_Balloc>
 8009a4e:	4602      	mov	r2, r0
 8009a50:	b928      	cbnz	r0, 8009a5e <__mdiff+0x2e>
 8009a52:	f240 2137 	movw	r1, #567	@ 0x237
 8009a56:	4b3e      	ldr	r3, [pc, #248]	@ (8009b50 <__mdiff+0x120>)
 8009a58:	483e      	ldr	r0, [pc, #248]	@ (8009b54 <__mdiff+0x124>)
 8009a5a:	f000 fafd 	bl	800a058 <__assert_func>
 8009a5e:	2301      	movs	r3, #1
 8009a60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009a64:	4610      	mov	r0, r2
 8009a66:	b003      	add	sp, #12
 8009a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a6c:	bfbc      	itt	lt
 8009a6e:	464b      	movlt	r3, r9
 8009a70:	46a1      	movlt	r9, r4
 8009a72:	4630      	mov	r0, r6
 8009a74:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009a78:	bfba      	itte	lt
 8009a7a:	461c      	movlt	r4, r3
 8009a7c:	2501      	movlt	r5, #1
 8009a7e:	2500      	movge	r5, #0
 8009a80:	f7ff fd42 	bl	8009508 <_Balloc>
 8009a84:	4602      	mov	r2, r0
 8009a86:	b918      	cbnz	r0, 8009a90 <__mdiff+0x60>
 8009a88:	f240 2145 	movw	r1, #581	@ 0x245
 8009a8c:	4b30      	ldr	r3, [pc, #192]	@ (8009b50 <__mdiff+0x120>)
 8009a8e:	e7e3      	b.n	8009a58 <__mdiff+0x28>
 8009a90:	f100 0b14 	add.w	fp, r0, #20
 8009a94:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009a98:	f109 0310 	add.w	r3, r9, #16
 8009a9c:	60c5      	str	r5, [r0, #12]
 8009a9e:	f04f 0c00 	mov.w	ip, #0
 8009aa2:	f109 0514 	add.w	r5, r9, #20
 8009aa6:	46d9      	mov	r9, fp
 8009aa8:	6926      	ldr	r6, [r4, #16]
 8009aaa:	f104 0e14 	add.w	lr, r4, #20
 8009aae:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009ab2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009ab6:	9301      	str	r3, [sp, #4]
 8009ab8:	9b01      	ldr	r3, [sp, #4]
 8009aba:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009abe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009ac2:	b281      	uxth	r1, r0
 8009ac4:	9301      	str	r3, [sp, #4]
 8009ac6:	fa1f f38a 	uxth.w	r3, sl
 8009aca:	1a5b      	subs	r3, r3, r1
 8009acc:	0c00      	lsrs	r0, r0, #16
 8009ace:	4463      	add	r3, ip
 8009ad0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009ad4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009ad8:	b29b      	uxth	r3, r3
 8009ada:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009ade:	4576      	cmp	r6, lr
 8009ae0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009ae4:	f849 3b04 	str.w	r3, [r9], #4
 8009ae8:	d8e6      	bhi.n	8009ab8 <__mdiff+0x88>
 8009aea:	1b33      	subs	r3, r6, r4
 8009aec:	3b15      	subs	r3, #21
 8009aee:	f023 0303 	bic.w	r3, r3, #3
 8009af2:	3415      	adds	r4, #21
 8009af4:	3304      	adds	r3, #4
 8009af6:	42a6      	cmp	r6, r4
 8009af8:	bf38      	it	cc
 8009afa:	2304      	movcc	r3, #4
 8009afc:	441d      	add	r5, r3
 8009afe:	445b      	add	r3, fp
 8009b00:	461e      	mov	r6, r3
 8009b02:	462c      	mov	r4, r5
 8009b04:	4544      	cmp	r4, r8
 8009b06:	d30e      	bcc.n	8009b26 <__mdiff+0xf6>
 8009b08:	f108 0103 	add.w	r1, r8, #3
 8009b0c:	1b49      	subs	r1, r1, r5
 8009b0e:	f021 0103 	bic.w	r1, r1, #3
 8009b12:	3d03      	subs	r5, #3
 8009b14:	45a8      	cmp	r8, r5
 8009b16:	bf38      	it	cc
 8009b18:	2100      	movcc	r1, #0
 8009b1a:	440b      	add	r3, r1
 8009b1c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009b20:	b199      	cbz	r1, 8009b4a <__mdiff+0x11a>
 8009b22:	6117      	str	r7, [r2, #16]
 8009b24:	e79e      	b.n	8009a64 <__mdiff+0x34>
 8009b26:	46e6      	mov	lr, ip
 8009b28:	f854 1b04 	ldr.w	r1, [r4], #4
 8009b2c:	fa1f fc81 	uxth.w	ip, r1
 8009b30:	44f4      	add	ip, lr
 8009b32:	0c08      	lsrs	r0, r1, #16
 8009b34:	4471      	add	r1, lr
 8009b36:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009b3a:	b289      	uxth	r1, r1
 8009b3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009b40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009b44:	f846 1b04 	str.w	r1, [r6], #4
 8009b48:	e7dc      	b.n	8009b04 <__mdiff+0xd4>
 8009b4a:	3f01      	subs	r7, #1
 8009b4c:	e7e6      	b.n	8009b1c <__mdiff+0xec>
 8009b4e:	bf00      	nop
 8009b50:	0800aee0 	.word	0x0800aee0
 8009b54:	0800aef1 	.word	0x0800aef1

08009b58 <__d2b>:
 8009b58:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009b5c:	2101      	movs	r1, #1
 8009b5e:	4690      	mov	r8, r2
 8009b60:	4699      	mov	r9, r3
 8009b62:	9e08      	ldr	r6, [sp, #32]
 8009b64:	f7ff fcd0 	bl	8009508 <_Balloc>
 8009b68:	4604      	mov	r4, r0
 8009b6a:	b930      	cbnz	r0, 8009b7a <__d2b+0x22>
 8009b6c:	4602      	mov	r2, r0
 8009b6e:	f240 310f 	movw	r1, #783	@ 0x30f
 8009b72:	4b23      	ldr	r3, [pc, #140]	@ (8009c00 <__d2b+0xa8>)
 8009b74:	4823      	ldr	r0, [pc, #140]	@ (8009c04 <__d2b+0xac>)
 8009b76:	f000 fa6f 	bl	800a058 <__assert_func>
 8009b7a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009b7e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b82:	b10d      	cbz	r5, 8009b88 <__d2b+0x30>
 8009b84:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009b88:	9301      	str	r3, [sp, #4]
 8009b8a:	f1b8 0300 	subs.w	r3, r8, #0
 8009b8e:	d024      	beq.n	8009bda <__d2b+0x82>
 8009b90:	4668      	mov	r0, sp
 8009b92:	9300      	str	r3, [sp, #0]
 8009b94:	f7ff fd7f 	bl	8009696 <__lo0bits>
 8009b98:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009b9c:	b1d8      	cbz	r0, 8009bd6 <__d2b+0x7e>
 8009b9e:	f1c0 0320 	rsb	r3, r0, #32
 8009ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ba6:	430b      	orrs	r3, r1
 8009ba8:	40c2      	lsrs	r2, r0
 8009baa:	6163      	str	r3, [r4, #20]
 8009bac:	9201      	str	r2, [sp, #4]
 8009bae:	9b01      	ldr	r3, [sp, #4]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	bf0c      	ite	eq
 8009bb4:	2201      	moveq	r2, #1
 8009bb6:	2202      	movne	r2, #2
 8009bb8:	61a3      	str	r3, [r4, #24]
 8009bba:	6122      	str	r2, [r4, #16]
 8009bbc:	b1ad      	cbz	r5, 8009bea <__d2b+0x92>
 8009bbe:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009bc2:	4405      	add	r5, r0
 8009bc4:	6035      	str	r5, [r6, #0]
 8009bc6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009bca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bcc:	6018      	str	r0, [r3, #0]
 8009bce:	4620      	mov	r0, r4
 8009bd0:	b002      	add	sp, #8
 8009bd2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8009bd6:	6161      	str	r1, [r4, #20]
 8009bd8:	e7e9      	b.n	8009bae <__d2b+0x56>
 8009bda:	a801      	add	r0, sp, #4
 8009bdc:	f7ff fd5b 	bl	8009696 <__lo0bits>
 8009be0:	9b01      	ldr	r3, [sp, #4]
 8009be2:	2201      	movs	r2, #1
 8009be4:	6163      	str	r3, [r4, #20]
 8009be6:	3020      	adds	r0, #32
 8009be8:	e7e7      	b.n	8009bba <__d2b+0x62>
 8009bea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009bee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009bf2:	6030      	str	r0, [r6, #0]
 8009bf4:	6918      	ldr	r0, [r3, #16]
 8009bf6:	f7ff fd2f 	bl	8009658 <__hi0bits>
 8009bfa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009bfe:	e7e4      	b.n	8009bca <__d2b+0x72>
 8009c00:	0800aee0 	.word	0x0800aee0
 8009c04:	0800aef1 	.word	0x0800aef1

08009c08 <__ssputs_r>:
 8009c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c0c:	461f      	mov	r7, r3
 8009c0e:	688e      	ldr	r6, [r1, #8]
 8009c10:	4682      	mov	sl, r0
 8009c12:	42be      	cmp	r6, r7
 8009c14:	460c      	mov	r4, r1
 8009c16:	4690      	mov	r8, r2
 8009c18:	680b      	ldr	r3, [r1, #0]
 8009c1a:	d82d      	bhi.n	8009c78 <__ssputs_r+0x70>
 8009c1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c20:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009c24:	d026      	beq.n	8009c74 <__ssputs_r+0x6c>
 8009c26:	6965      	ldr	r5, [r4, #20]
 8009c28:	6909      	ldr	r1, [r1, #16]
 8009c2a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c2e:	eba3 0901 	sub.w	r9, r3, r1
 8009c32:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c36:	1c7b      	adds	r3, r7, #1
 8009c38:	444b      	add	r3, r9
 8009c3a:	106d      	asrs	r5, r5, #1
 8009c3c:	429d      	cmp	r5, r3
 8009c3e:	bf38      	it	cc
 8009c40:	461d      	movcc	r5, r3
 8009c42:	0553      	lsls	r3, r2, #21
 8009c44:	d527      	bpl.n	8009c96 <__ssputs_r+0x8e>
 8009c46:	4629      	mov	r1, r5
 8009c48:	f7fd fed4 	bl	80079f4 <_malloc_r>
 8009c4c:	4606      	mov	r6, r0
 8009c4e:	b360      	cbz	r0, 8009caa <__ssputs_r+0xa2>
 8009c50:	464a      	mov	r2, r9
 8009c52:	6921      	ldr	r1, [r4, #16]
 8009c54:	f000 f9f2 	bl	800a03c <memcpy>
 8009c58:	89a3      	ldrh	r3, [r4, #12]
 8009c5a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009c5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c62:	81a3      	strh	r3, [r4, #12]
 8009c64:	6126      	str	r6, [r4, #16]
 8009c66:	444e      	add	r6, r9
 8009c68:	6026      	str	r6, [r4, #0]
 8009c6a:	463e      	mov	r6, r7
 8009c6c:	6165      	str	r5, [r4, #20]
 8009c6e:	eba5 0509 	sub.w	r5, r5, r9
 8009c72:	60a5      	str	r5, [r4, #8]
 8009c74:	42be      	cmp	r6, r7
 8009c76:	d900      	bls.n	8009c7a <__ssputs_r+0x72>
 8009c78:	463e      	mov	r6, r7
 8009c7a:	4632      	mov	r2, r6
 8009c7c:	4641      	mov	r1, r8
 8009c7e:	6820      	ldr	r0, [r4, #0]
 8009c80:	f000 f9c2 	bl	800a008 <memmove>
 8009c84:	2000      	movs	r0, #0
 8009c86:	68a3      	ldr	r3, [r4, #8]
 8009c88:	1b9b      	subs	r3, r3, r6
 8009c8a:	60a3      	str	r3, [r4, #8]
 8009c8c:	6823      	ldr	r3, [r4, #0]
 8009c8e:	4433      	add	r3, r6
 8009c90:	6023      	str	r3, [r4, #0]
 8009c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c96:	462a      	mov	r2, r5
 8009c98:	f000 fa22 	bl	800a0e0 <_realloc_r>
 8009c9c:	4606      	mov	r6, r0
 8009c9e:	2800      	cmp	r0, #0
 8009ca0:	d1e0      	bne.n	8009c64 <__ssputs_r+0x5c>
 8009ca2:	4650      	mov	r0, sl
 8009ca4:	6921      	ldr	r1, [r4, #16]
 8009ca6:	f7ff fbe7 	bl	8009478 <_free_r>
 8009caa:	230c      	movs	r3, #12
 8009cac:	f8ca 3000 	str.w	r3, [sl]
 8009cb0:	89a3      	ldrh	r3, [r4, #12]
 8009cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8009cb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cba:	81a3      	strh	r3, [r4, #12]
 8009cbc:	e7e9      	b.n	8009c92 <__ssputs_r+0x8a>
	...

08009cc0 <_svfiprintf_r>:
 8009cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cc4:	4698      	mov	r8, r3
 8009cc6:	898b      	ldrh	r3, [r1, #12]
 8009cc8:	4607      	mov	r7, r0
 8009cca:	061b      	lsls	r3, r3, #24
 8009ccc:	460d      	mov	r5, r1
 8009cce:	4614      	mov	r4, r2
 8009cd0:	b09d      	sub	sp, #116	@ 0x74
 8009cd2:	d510      	bpl.n	8009cf6 <_svfiprintf_r+0x36>
 8009cd4:	690b      	ldr	r3, [r1, #16]
 8009cd6:	b973      	cbnz	r3, 8009cf6 <_svfiprintf_r+0x36>
 8009cd8:	2140      	movs	r1, #64	@ 0x40
 8009cda:	f7fd fe8b 	bl	80079f4 <_malloc_r>
 8009cde:	6028      	str	r0, [r5, #0]
 8009ce0:	6128      	str	r0, [r5, #16]
 8009ce2:	b930      	cbnz	r0, 8009cf2 <_svfiprintf_r+0x32>
 8009ce4:	230c      	movs	r3, #12
 8009ce6:	603b      	str	r3, [r7, #0]
 8009ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8009cec:	b01d      	add	sp, #116	@ 0x74
 8009cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf2:	2340      	movs	r3, #64	@ 0x40
 8009cf4:	616b      	str	r3, [r5, #20]
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cfa:	2320      	movs	r3, #32
 8009cfc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d00:	2330      	movs	r3, #48	@ 0x30
 8009d02:	f04f 0901 	mov.w	r9, #1
 8009d06:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d0a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009ea4 <_svfiprintf_r+0x1e4>
 8009d0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d12:	4623      	mov	r3, r4
 8009d14:	469a      	mov	sl, r3
 8009d16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d1a:	b10a      	cbz	r2, 8009d20 <_svfiprintf_r+0x60>
 8009d1c:	2a25      	cmp	r2, #37	@ 0x25
 8009d1e:	d1f9      	bne.n	8009d14 <_svfiprintf_r+0x54>
 8009d20:	ebba 0b04 	subs.w	fp, sl, r4
 8009d24:	d00b      	beq.n	8009d3e <_svfiprintf_r+0x7e>
 8009d26:	465b      	mov	r3, fp
 8009d28:	4622      	mov	r2, r4
 8009d2a:	4629      	mov	r1, r5
 8009d2c:	4638      	mov	r0, r7
 8009d2e:	f7ff ff6b 	bl	8009c08 <__ssputs_r>
 8009d32:	3001      	adds	r0, #1
 8009d34:	f000 80a7 	beq.w	8009e86 <_svfiprintf_r+0x1c6>
 8009d38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d3a:	445a      	add	r2, fp
 8009d3c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d3e:	f89a 3000 	ldrb.w	r3, [sl]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	f000 809f 	beq.w	8009e86 <_svfiprintf_r+0x1c6>
 8009d48:	2300      	movs	r3, #0
 8009d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8009d4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d52:	f10a 0a01 	add.w	sl, sl, #1
 8009d56:	9304      	str	r3, [sp, #16]
 8009d58:	9307      	str	r3, [sp, #28]
 8009d5a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d5e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d60:	4654      	mov	r4, sl
 8009d62:	2205      	movs	r2, #5
 8009d64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d68:	484e      	ldr	r0, [pc, #312]	@ (8009ea4 <_svfiprintf_r+0x1e4>)
 8009d6a:	f7fe fd24 	bl	80087b6 <memchr>
 8009d6e:	9a04      	ldr	r2, [sp, #16]
 8009d70:	b9d8      	cbnz	r0, 8009daa <_svfiprintf_r+0xea>
 8009d72:	06d0      	lsls	r0, r2, #27
 8009d74:	bf44      	itt	mi
 8009d76:	2320      	movmi	r3, #32
 8009d78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d7c:	0711      	lsls	r1, r2, #28
 8009d7e:	bf44      	itt	mi
 8009d80:	232b      	movmi	r3, #43	@ 0x2b
 8009d82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d86:	f89a 3000 	ldrb.w	r3, [sl]
 8009d8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d8c:	d015      	beq.n	8009dba <_svfiprintf_r+0xfa>
 8009d8e:	4654      	mov	r4, sl
 8009d90:	2000      	movs	r0, #0
 8009d92:	f04f 0c0a 	mov.w	ip, #10
 8009d96:	9a07      	ldr	r2, [sp, #28]
 8009d98:	4621      	mov	r1, r4
 8009d9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d9e:	3b30      	subs	r3, #48	@ 0x30
 8009da0:	2b09      	cmp	r3, #9
 8009da2:	d94b      	bls.n	8009e3c <_svfiprintf_r+0x17c>
 8009da4:	b1b0      	cbz	r0, 8009dd4 <_svfiprintf_r+0x114>
 8009da6:	9207      	str	r2, [sp, #28]
 8009da8:	e014      	b.n	8009dd4 <_svfiprintf_r+0x114>
 8009daa:	eba0 0308 	sub.w	r3, r0, r8
 8009dae:	fa09 f303 	lsl.w	r3, r9, r3
 8009db2:	4313      	orrs	r3, r2
 8009db4:	46a2      	mov	sl, r4
 8009db6:	9304      	str	r3, [sp, #16]
 8009db8:	e7d2      	b.n	8009d60 <_svfiprintf_r+0xa0>
 8009dba:	9b03      	ldr	r3, [sp, #12]
 8009dbc:	1d19      	adds	r1, r3, #4
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	9103      	str	r1, [sp, #12]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	bfbb      	ittet	lt
 8009dc6:	425b      	neglt	r3, r3
 8009dc8:	f042 0202 	orrlt.w	r2, r2, #2
 8009dcc:	9307      	strge	r3, [sp, #28]
 8009dce:	9307      	strlt	r3, [sp, #28]
 8009dd0:	bfb8      	it	lt
 8009dd2:	9204      	strlt	r2, [sp, #16]
 8009dd4:	7823      	ldrb	r3, [r4, #0]
 8009dd6:	2b2e      	cmp	r3, #46	@ 0x2e
 8009dd8:	d10a      	bne.n	8009df0 <_svfiprintf_r+0x130>
 8009dda:	7863      	ldrb	r3, [r4, #1]
 8009ddc:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dde:	d132      	bne.n	8009e46 <_svfiprintf_r+0x186>
 8009de0:	9b03      	ldr	r3, [sp, #12]
 8009de2:	3402      	adds	r4, #2
 8009de4:	1d1a      	adds	r2, r3, #4
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	9203      	str	r2, [sp, #12]
 8009dea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009dee:	9305      	str	r3, [sp, #20]
 8009df0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009ea8 <_svfiprintf_r+0x1e8>
 8009df4:	2203      	movs	r2, #3
 8009df6:	4650      	mov	r0, sl
 8009df8:	7821      	ldrb	r1, [r4, #0]
 8009dfa:	f7fe fcdc 	bl	80087b6 <memchr>
 8009dfe:	b138      	cbz	r0, 8009e10 <_svfiprintf_r+0x150>
 8009e00:	2240      	movs	r2, #64	@ 0x40
 8009e02:	9b04      	ldr	r3, [sp, #16]
 8009e04:	eba0 000a 	sub.w	r0, r0, sl
 8009e08:	4082      	lsls	r2, r0
 8009e0a:	4313      	orrs	r3, r2
 8009e0c:	3401      	adds	r4, #1
 8009e0e:	9304      	str	r3, [sp, #16]
 8009e10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e14:	2206      	movs	r2, #6
 8009e16:	4825      	ldr	r0, [pc, #148]	@ (8009eac <_svfiprintf_r+0x1ec>)
 8009e18:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e1c:	f7fe fccb 	bl	80087b6 <memchr>
 8009e20:	2800      	cmp	r0, #0
 8009e22:	d036      	beq.n	8009e92 <_svfiprintf_r+0x1d2>
 8009e24:	4b22      	ldr	r3, [pc, #136]	@ (8009eb0 <_svfiprintf_r+0x1f0>)
 8009e26:	bb1b      	cbnz	r3, 8009e70 <_svfiprintf_r+0x1b0>
 8009e28:	9b03      	ldr	r3, [sp, #12]
 8009e2a:	3307      	adds	r3, #7
 8009e2c:	f023 0307 	bic.w	r3, r3, #7
 8009e30:	3308      	adds	r3, #8
 8009e32:	9303      	str	r3, [sp, #12]
 8009e34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e36:	4433      	add	r3, r6
 8009e38:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e3a:	e76a      	b.n	8009d12 <_svfiprintf_r+0x52>
 8009e3c:	460c      	mov	r4, r1
 8009e3e:	2001      	movs	r0, #1
 8009e40:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e44:	e7a8      	b.n	8009d98 <_svfiprintf_r+0xd8>
 8009e46:	2300      	movs	r3, #0
 8009e48:	f04f 0c0a 	mov.w	ip, #10
 8009e4c:	4619      	mov	r1, r3
 8009e4e:	3401      	adds	r4, #1
 8009e50:	9305      	str	r3, [sp, #20]
 8009e52:	4620      	mov	r0, r4
 8009e54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e58:	3a30      	subs	r2, #48	@ 0x30
 8009e5a:	2a09      	cmp	r2, #9
 8009e5c:	d903      	bls.n	8009e66 <_svfiprintf_r+0x1a6>
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d0c6      	beq.n	8009df0 <_svfiprintf_r+0x130>
 8009e62:	9105      	str	r1, [sp, #20]
 8009e64:	e7c4      	b.n	8009df0 <_svfiprintf_r+0x130>
 8009e66:	4604      	mov	r4, r0
 8009e68:	2301      	movs	r3, #1
 8009e6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e6e:	e7f0      	b.n	8009e52 <_svfiprintf_r+0x192>
 8009e70:	ab03      	add	r3, sp, #12
 8009e72:	9300      	str	r3, [sp, #0]
 8009e74:	462a      	mov	r2, r5
 8009e76:	4638      	mov	r0, r7
 8009e78:	4b0e      	ldr	r3, [pc, #56]	@ (8009eb4 <_svfiprintf_r+0x1f4>)
 8009e7a:	a904      	add	r1, sp, #16
 8009e7c:	f7fd fee4 	bl	8007c48 <_printf_float>
 8009e80:	1c42      	adds	r2, r0, #1
 8009e82:	4606      	mov	r6, r0
 8009e84:	d1d6      	bne.n	8009e34 <_svfiprintf_r+0x174>
 8009e86:	89ab      	ldrh	r3, [r5, #12]
 8009e88:	065b      	lsls	r3, r3, #25
 8009e8a:	f53f af2d 	bmi.w	8009ce8 <_svfiprintf_r+0x28>
 8009e8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e90:	e72c      	b.n	8009cec <_svfiprintf_r+0x2c>
 8009e92:	ab03      	add	r3, sp, #12
 8009e94:	9300      	str	r3, [sp, #0]
 8009e96:	462a      	mov	r2, r5
 8009e98:	4638      	mov	r0, r7
 8009e9a:	4b06      	ldr	r3, [pc, #24]	@ (8009eb4 <_svfiprintf_r+0x1f4>)
 8009e9c:	a904      	add	r1, sp, #16
 8009e9e:	f7fe f971 	bl	8008184 <_printf_i>
 8009ea2:	e7ed      	b.n	8009e80 <_svfiprintf_r+0x1c0>
 8009ea4:	0800b048 	.word	0x0800b048
 8009ea8:	0800b04e 	.word	0x0800b04e
 8009eac:	0800b052 	.word	0x0800b052
 8009eb0:	08007c49 	.word	0x08007c49
 8009eb4:	08009c09 	.word	0x08009c09

08009eb8 <__sflush_r>:
 8009eb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ebe:	0716      	lsls	r6, r2, #28
 8009ec0:	4605      	mov	r5, r0
 8009ec2:	460c      	mov	r4, r1
 8009ec4:	d454      	bmi.n	8009f70 <__sflush_r+0xb8>
 8009ec6:	684b      	ldr	r3, [r1, #4]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	dc02      	bgt.n	8009ed2 <__sflush_r+0x1a>
 8009ecc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	dd48      	ble.n	8009f64 <__sflush_r+0xac>
 8009ed2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ed4:	2e00      	cmp	r6, #0
 8009ed6:	d045      	beq.n	8009f64 <__sflush_r+0xac>
 8009ed8:	2300      	movs	r3, #0
 8009eda:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009ede:	682f      	ldr	r7, [r5, #0]
 8009ee0:	6a21      	ldr	r1, [r4, #32]
 8009ee2:	602b      	str	r3, [r5, #0]
 8009ee4:	d030      	beq.n	8009f48 <__sflush_r+0x90>
 8009ee6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009ee8:	89a3      	ldrh	r3, [r4, #12]
 8009eea:	0759      	lsls	r1, r3, #29
 8009eec:	d505      	bpl.n	8009efa <__sflush_r+0x42>
 8009eee:	6863      	ldr	r3, [r4, #4]
 8009ef0:	1ad2      	subs	r2, r2, r3
 8009ef2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ef4:	b10b      	cbz	r3, 8009efa <__sflush_r+0x42>
 8009ef6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ef8:	1ad2      	subs	r2, r2, r3
 8009efa:	2300      	movs	r3, #0
 8009efc:	4628      	mov	r0, r5
 8009efe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f00:	6a21      	ldr	r1, [r4, #32]
 8009f02:	47b0      	blx	r6
 8009f04:	1c43      	adds	r3, r0, #1
 8009f06:	89a3      	ldrh	r3, [r4, #12]
 8009f08:	d106      	bne.n	8009f18 <__sflush_r+0x60>
 8009f0a:	6829      	ldr	r1, [r5, #0]
 8009f0c:	291d      	cmp	r1, #29
 8009f0e:	d82b      	bhi.n	8009f68 <__sflush_r+0xb0>
 8009f10:	4a28      	ldr	r2, [pc, #160]	@ (8009fb4 <__sflush_r+0xfc>)
 8009f12:	410a      	asrs	r2, r1
 8009f14:	07d6      	lsls	r6, r2, #31
 8009f16:	d427      	bmi.n	8009f68 <__sflush_r+0xb0>
 8009f18:	2200      	movs	r2, #0
 8009f1a:	6062      	str	r2, [r4, #4]
 8009f1c:	6922      	ldr	r2, [r4, #16]
 8009f1e:	04d9      	lsls	r1, r3, #19
 8009f20:	6022      	str	r2, [r4, #0]
 8009f22:	d504      	bpl.n	8009f2e <__sflush_r+0x76>
 8009f24:	1c42      	adds	r2, r0, #1
 8009f26:	d101      	bne.n	8009f2c <__sflush_r+0x74>
 8009f28:	682b      	ldr	r3, [r5, #0]
 8009f2a:	b903      	cbnz	r3, 8009f2e <__sflush_r+0x76>
 8009f2c:	6560      	str	r0, [r4, #84]	@ 0x54
 8009f2e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f30:	602f      	str	r7, [r5, #0]
 8009f32:	b1b9      	cbz	r1, 8009f64 <__sflush_r+0xac>
 8009f34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f38:	4299      	cmp	r1, r3
 8009f3a:	d002      	beq.n	8009f42 <__sflush_r+0x8a>
 8009f3c:	4628      	mov	r0, r5
 8009f3e:	f7ff fa9b 	bl	8009478 <_free_r>
 8009f42:	2300      	movs	r3, #0
 8009f44:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f46:	e00d      	b.n	8009f64 <__sflush_r+0xac>
 8009f48:	2301      	movs	r3, #1
 8009f4a:	4628      	mov	r0, r5
 8009f4c:	47b0      	blx	r6
 8009f4e:	4602      	mov	r2, r0
 8009f50:	1c50      	adds	r0, r2, #1
 8009f52:	d1c9      	bne.n	8009ee8 <__sflush_r+0x30>
 8009f54:	682b      	ldr	r3, [r5, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d0c6      	beq.n	8009ee8 <__sflush_r+0x30>
 8009f5a:	2b1d      	cmp	r3, #29
 8009f5c:	d001      	beq.n	8009f62 <__sflush_r+0xaa>
 8009f5e:	2b16      	cmp	r3, #22
 8009f60:	d11d      	bne.n	8009f9e <__sflush_r+0xe6>
 8009f62:	602f      	str	r7, [r5, #0]
 8009f64:	2000      	movs	r0, #0
 8009f66:	e021      	b.n	8009fac <__sflush_r+0xf4>
 8009f68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f6c:	b21b      	sxth	r3, r3
 8009f6e:	e01a      	b.n	8009fa6 <__sflush_r+0xee>
 8009f70:	690f      	ldr	r7, [r1, #16]
 8009f72:	2f00      	cmp	r7, #0
 8009f74:	d0f6      	beq.n	8009f64 <__sflush_r+0xac>
 8009f76:	0793      	lsls	r3, r2, #30
 8009f78:	bf18      	it	ne
 8009f7a:	2300      	movne	r3, #0
 8009f7c:	680e      	ldr	r6, [r1, #0]
 8009f7e:	bf08      	it	eq
 8009f80:	694b      	ldreq	r3, [r1, #20]
 8009f82:	1bf6      	subs	r6, r6, r7
 8009f84:	600f      	str	r7, [r1, #0]
 8009f86:	608b      	str	r3, [r1, #8]
 8009f88:	2e00      	cmp	r6, #0
 8009f8a:	ddeb      	ble.n	8009f64 <__sflush_r+0xac>
 8009f8c:	4633      	mov	r3, r6
 8009f8e:	463a      	mov	r2, r7
 8009f90:	4628      	mov	r0, r5
 8009f92:	6a21      	ldr	r1, [r4, #32]
 8009f94:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009f98:	47e0      	blx	ip
 8009f9a:	2800      	cmp	r0, #0
 8009f9c:	dc07      	bgt.n	8009fae <__sflush_r+0xf6>
 8009f9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8009faa:	81a3      	strh	r3, [r4, #12]
 8009fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fae:	4407      	add	r7, r0
 8009fb0:	1a36      	subs	r6, r6, r0
 8009fb2:	e7e9      	b.n	8009f88 <__sflush_r+0xd0>
 8009fb4:	dfbffffe 	.word	0xdfbffffe

08009fb8 <_fflush_r>:
 8009fb8:	b538      	push	{r3, r4, r5, lr}
 8009fba:	690b      	ldr	r3, [r1, #16]
 8009fbc:	4605      	mov	r5, r0
 8009fbe:	460c      	mov	r4, r1
 8009fc0:	b913      	cbnz	r3, 8009fc8 <_fflush_r+0x10>
 8009fc2:	2500      	movs	r5, #0
 8009fc4:	4628      	mov	r0, r5
 8009fc6:	bd38      	pop	{r3, r4, r5, pc}
 8009fc8:	b118      	cbz	r0, 8009fd2 <_fflush_r+0x1a>
 8009fca:	6a03      	ldr	r3, [r0, #32]
 8009fcc:	b90b      	cbnz	r3, 8009fd2 <_fflush_r+0x1a>
 8009fce:	f7fe fa85 	bl	80084dc <__sinit>
 8009fd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d0f3      	beq.n	8009fc2 <_fflush_r+0xa>
 8009fda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009fdc:	07d0      	lsls	r0, r2, #31
 8009fde:	d404      	bmi.n	8009fea <_fflush_r+0x32>
 8009fe0:	0599      	lsls	r1, r3, #22
 8009fe2:	d402      	bmi.n	8009fea <_fflush_r+0x32>
 8009fe4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fe6:	f7fe fbe4 	bl	80087b2 <__retarget_lock_acquire_recursive>
 8009fea:	4628      	mov	r0, r5
 8009fec:	4621      	mov	r1, r4
 8009fee:	f7ff ff63 	bl	8009eb8 <__sflush_r>
 8009ff2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ff4:	4605      	mov	r5, r0
 8009ff6:	07da      	lsls	r2, r3, #31
 8009ff8:	d4e4      	bmi.n	8009fc4 <_fflush_r+0xc>
 8009ffa:	89a3      	ldrh	r3, [r4, #12]
 8009ffc:	059b      	lsls	r3, r3, #22
 8009ffe:	d4e1      	bmi.n	8009fc4 <_fflush_r+0xc>
 800a000:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a002:	f7fe fbd7 	bl	80087b4 <__retarget_lock_release_recursive>
 800a006:	e7dd      	b.n	8009fc4 <_fflush_r+0xc>

0800a008 <memmove>:
 800a008:	4288      	cmp	r0, r1
 800a00a:	b510      	push	{r4, lr}
 800a00c:	eb01 0402 	add.w	r4, r1, r2
 800a010:	d902      	bls.n	800a018 <memmove+0x10>
 800a012:	4284      	cmp	r4, r0
 800a014:	4623      	mov	r3, r4
 800a016:	d807      	bhi.n	800a028 <memmove+0x20>
 800a018:	1e43      	subs	r3, r0, #1
 800a01a:	42a1      	cmp	r1, r4
 800a01c:	d008      	beq.n	800a030 <memmove+0x28>
 800a01e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a022:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a026:	e7f8      	b.n	800a01a <memmove+0x12>
 800a028:	4601      	mov	r1, r0
 800a02a:	4402      	add	r2, r0
 800a02c:	428a      	cmp	r2, r1
 800a02e:	d100      	bne.n	800a032 <memmove+0x2a>
 800a030:	bd10      	pop	{r4, pc}
 800a032:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a036:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a03a:	e7f7      	b.n	800a02c <memmove+0x24>

0800a03c <memcpy>:
 800a03c:	440a      	add	r2, r1
 800a03e:	4291      	cmp	r1, r2
 800a040:	f100 33ff 	add.w	r3, r0, #4294967295
 800a044:	d100      	bne.n	800a048 <memcpy+0xc>
 800a046:	4770      	bx	lr
 800a048:	b510      	push	{r4, lr}
 800a04a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a04e:	4291      	cmp	r1, r2
 800a050:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a054:	d1f9      	bne.n	800a04a <memcpy+0xe>
 800a056:	bd10      	pop	{r4, pc}

0800a058 <__assert_func>:
 800a058:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a05a:	4614      	mov	r4, r2
 800a05c:	461a      	mov	r2, r3
 800a05e:	4b09      	ldr	r3, [pc, #36]	@ (800a084 <__assert_func+0x2c>)
 800a060:	4605      	mov	r5, r0
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	68d8      	ldr	r0, [r3, #12]
 800a066:	b954      	cbnz	r4, 800a07e <__assert_func+0x26>
 800a068:	4b07      	ldr	r3, [pc, #28]	@ (800a088 <__assert_func+0x30>)
 800a06a:	461c      	mov	r4, r3
 800a06c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a070:	9100      	str	r1, [sp, #0]
 800a072:	462b      	mov	r3, r5
 800a074:	4905      	ldr	r1, [pc, #20]	@ (800a08c <__assert_func+0x34>)
 800a076:	f000 f86f 	bl	800a158 <fiprintf>
 800a07a:	f7fd fc81 	bl	8007980 <abort>
 800a07e:	4b04      	ldr	r3, [pc, #16]	@ (800a090 <__assert_func+0x38>)
 800a080:	e7f4      	b.n	800a06c <__assert_func+0x14>
 800a082:	bf00      	nop
 800a084:	20000020 	.word	0x20000020
 800a088:	0800b09e 	.word	0x0800b09e
 800a08c:	0800b070 	.word	0x0800b070
 800a090:	0800b063 	.word	0x0800b063

0800a094 <_calloc_r>:
 800a094:	b570      	push	{r4, r5, r6, lr}
 800a096:	fba1 5402 	umull	r5, r4, r1, r2
 800a09a:	b93c      	cbnz	r4, 800a0ac <_calloc_r+0x18>
 800a09c:	4629      	mov	r1, r5
 800a09e:	f7fd fca9 	bl	80079f4 <_malloc_r>
 800a0a2:	4606      	mov	r6, r0
 800a0a4:	b928      	cbnz	r0, 800a0b2 <_calloc_r+0x1e>
 800a0a6:	2600      	movs	r6, #0
 800a0a8:	4630      	mov	r0, r6
 800a0aa:	bd70      	pop	{r4, r5, r6, pc}
 800a0ac:	220c      	movs	r2, #12
 800a0ae:	6002      	str	r2, [r0, #0]
 800a0b0:	e7f9      	b.n	800a0a6 <_calloc_r+0x12>
 800a0b2:	462a      	mov	r2, r5
 800a0b4:	4621      	mov	r1, r4
 800a0b6:	f7fe faaa 	bl	800860e <memset>
 800a0ba:	e7f5      	b.n	800a0a8 <_calloc_r+0x14>

0800a0bc <__ascii_mbtowc>:
 800a0bc:	b082      	sub	sp, #8
 800a0be:	b901      	cbnz	r1, 800a0c2 <__ascii_mbtowc+0x6>
 800a0c0:	a901      	add	r1, sp, #4
 800a0c2:	b142      	cbz	r2, 800a0d6 <__ascii_mbtowc+0x1a>
 800a0c4:	b14b      	cbz	r3, 800a0da <__ascii_mbtowc+0x1e>
 800a0c6:	7813      	ldrb	r3, [r2, #0]
 800a0c8:	600b      	str	r3, [r1, #0]
 800a0ca:	7812      	ldrb	r2, [r2, #0]
 800a0cc:	1e10      	subs	r0, r2, #0
 800a0ce:	bf18      	it	ne
 800a0d0:	2001      	movne	r0, #1
 800a0d2:	b002      	add	sp, #8
 800a0d4:	4770      	bx	lr
 800a0d6:	4610      	mov	r0, r2
 800a0d8:	e7fb      	b.n	800a0d2 <__ascii_mbtowc+0x16>
 800a0da:	f06f 0001 	mvn.w	r0, #1
 800a0de:	e7f8      	b.n	800a0d2 <__ascii_mbtowc+0x16>

0800a0e0 <_realloc_r>:
 800a0e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0e4:	4680      	mov	r8, r0
 800a0e6:	4615      	mov	r5, r2
 800a0e8:	460c      	mov	r4, r1
 800a0ea:	b921      	cbnz	r1, 800a0f6 <_realloc_r+0x16>
 800a0ec:	4611      	mov	r1, r2
 800a0ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a0f2:	f7fd bc7f 	b.w	80079f4 <_malloc_r>
 800a0f6:	b92a      	cbnz	r2, 800a104 <_realloc_r+0x24>
 800a0f8:	f7ff f9be 	bl	8009478 <_free_r>
 800a0fc:	2400      	movs	r4, #0
 800a0fe:	4620      	mov	r0, r4
 800a100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a104:	f000 f83a 	bl	800a17c <_malloc_usable_size_r>
 800a108:	4285      	cmp	r5, r0
 800a10a:	4606      	mov	r6, r0
 800a10c:	d802      	bhi.n	800a114 <_realloc_r+0x34>
 800a10e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a112:	d8f4      	bhi.n	800a0fe <_realloc_r+0x1e>
 800a114:	4629      	mov	r1, r5
 800a116:	4640      	mov	r0, r8
 800a118:	f7fd fc6c 	bl	80079f4 <_malloc_r>
 800a11c:	4607      	mov	r7, r0
 800a11e:	2800      	cmp	r0, #0
 800a120:	d0ec      	beq.n	800a0fc <_realloc_r+0x1c>
 800a122:	42b5      	cmp	r5, r6
 800a124:	462a      	mov	r2, r5
 800a126:	4621      	mov	r1, r4
 800a128:	bf28      	it	cs
 800a12a:	4632      	movcs	r2, r6
 800a12c:	f7ff ff86 	bl	800a03c <memcpy>
 800a130:	4621      	mov	r1, r4
 800a132:	4640      	mov	r0, r8
 800a134:	f7ff f9a0 	bl	8009478 <_free_r>
 800a138:	463c      	mov	r4, r7
 800a13a:	e7e0      	b.n	800a0fe <_realloc_r+0x1e>

0800a13c <__ascii_wctomb>:
 800a13c:	4603      	mov	r3, r0
 800a13e:	4608      	mov	r0, r1
 800a140:	b141      	cbz	r1, 800a154 <__ascii_wctomb+0x18>
 800a142:	2aff      	cmp	r2, #255	@ 0xff
 800a144:	d904      	bls.n	800a150 <__ascii_wctomb+0x14>
 800a146:	228a      	movs	r2, #138	@ 0x8a
 800a148:	f04f 30ff 	mov.w	r0, #4294967295
 800a14c:	601a      	str	r2, [r3, #0]
 800a14e:	4770      	bx	lr
 800a150:	2001      	movs	r0, #1
 800a152:	700a      	strb	r2, [r1, #0]
 800a154:	4770      	bx	lr
	...

0800a158 <fiprintf>:
 800a158:	b40e      	push	{r1, r2, r3}
 800a15a:	b503      	push	{r0, r1, lr}
 800a15c:	4601      	mov	r1, r0
 800a15e:	ab03      	add	r3, sp, #12
 800a160:	4805      	ldr	r0, [pc, #20]	@ (800a178 <fiprintf+0x20>)
 800a162:	f853 2b04 	ldr.w	r2, [r3], #4
 800a166:	6800      	ldr	r0, [r0, #0]
 800a168:	9301      	str	r3, [sp, #4]
 800a16a:	f000 f837 	bl	800a1dc <_vfiprintf_r>
 800a16e:	b002      	add	sp, #8
 800a170:	f85d eb04 	ldr.w	lr, [sp], #4
 800a174:	b003      	add	sp, #12
 800a176:	4770      	bx	lr
 800a178:	20000020 	.word	0x20000020

0800a17c <_malloc_usable_size_r>:
 800a17c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a180:	1f18      	subs	r0, r3, #4
 800a182:	2b00      	cmp	r3, #0
 800a184:	bfbc      	itt	lt
 800a186:	580b      	ldrlt	r3, [r1, r0]
 800a188:	18c0      	addlt	r0, r0, r3
 800a18a:	4770      	bx	lr

0800a18c <__sfputc_r>:
 800a18c:	6893      	ldr	r3, [r2, #8]
 800a18e:	b410      	push	{r4}
 800a190:	3b01      	subs	r3, #1
 800a192:	2b00      	cmp	r3, #0
 800a194:	6093      	str	r3, [r2, #8]
 800a196:	da07      	bge.n	800a1a8 <__sfputc_r+0x1c>
 800a198:	6994      	ldr	r4, [r2, #24]
 800a19a:	42a3      	cmp	r3, r4
 800a19c:	db01      	blt.n	800a1a2 <__sfputc_r+0x16>
 800a19e:	290a      	cmp	r1, #10
 800a1a0:	d102      	bne.n	800a1a8 <__sfputc_r+0x1c>
 800a1a2:	bc10      	pop	{r4}
 800a1a4:	f000 b932 	b.w	800a40c <__swbuf_r>
 800a1a8:	6813      	ldr	r3, [r2, #0]
 800a1aa:	1c58      	adds	r0, r3, #1
 800a1ac:	6010      	str	r0, [r2, #0]
 800a1ae:	7019      	strb	r1, [r3, #0]
 800a1b0:	4608      	mov	r0, r1
 800a1b2:	bc10      	pop	{r4}
 800a1b4:	4770      	bx	lr

0800a1b6 <__sfputs_r>:
 800a1b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1b8:	4606      	mov	r6, r0
 800a1ba:	460f      	mov	r7, r1
 800a1bc:	4614      	mov	r4, r2
 800a1be:	18d5      	adds	r5, r2, r3
 800a1c0:	42ac      	cmp	r4, r5
 800a1c2:	d101      	bne.n	800a1c8 <__sfputs_r+0x12>
 800a1c4:	2000      	movs	r0, #0
 800a1c6:	e007      	b.n	800a1d8 <__sfputs_r+0x22>
 800a1c8:	463a      	mov	r2, r7
 800a1ca:	4630      	mov	r0, r6
 800a1cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1d0:	f7ff ffdc 	bl	800a18c <__sfputc_r>
 800a1d4:	1c43      	adds	r3, r0, #1
 800a1d6:	d1f3      	bne.n	800a1c0 <__sfputs_r+0xa>
 800a1d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a1dc <_vfiprintf_r>:
 800a1dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1e0:	460d      	mov	r5, r1
 800a1e2:	4614      	mov	r4, r2
 800a1e4:	4698      	mov	r8, r3
 800a1e6:	4606      	mov	r6, r0
 800a1e8:	b09d      	sub	sp, #116	@ 0x74
 800a1ea:	b118      	cbz	r0, 800a1f4 <_vfiprintf_r+0x18>
 800a1ec:	6a03      	ldr	r3, [r0, #32]
 800a1ee:	b90b      	cbnz	r3, 800a1f4 <_vfiprintf_r+0x18>
 800a1f0:	f7fe f974 	bl	80084dc <__sinit>
 800a1f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1f6:	07d9      	lsls	r1, r3, #31
 800a1f8:	d405      	bmi.n	800a206 <_vfiprintf_r+0x2a>
 800a1fa:	89ab      	ldrh	r3, [r5, #12]
 800a1fc:	059a      	lsls	r2, r3, #22
 800a1fe:	d402      	bmi.n	800a206 <_vfiprintf_r+0x2a>
 800a200:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a202:	f7fe fad6 	bl	80087b2 <__retarget_lock_acquire_recursive>
 800a206:	89ab      	ldrh	r3, [r5, #12]
 800a208:	071b      	lsls	r3, r3, #28
 800a20a:	d501      	bpl.n	800a210 <_vfiprintf_r+0x34>
 800a20c:	692b      	ldr	r3, [r5, #16]
 800a20e:	b99b      	cbnz	r3, 800a238 <_vfiprintf_r+0x5c>
 800a210:	4629      	mov	r1, r5
 800a212:	4630      	mov	r0, r6
 800a214:	f000 f938 	bl	800a488 <__swsetup_r>
 800a218:	b170      	cbz	r0, 800a238 <_vfiprintf_r+0x5c>
 800a21a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a21c:	07dc      	lsls	r4, r3, #31
 800a21e:	d504      	bpl.n	800a22a <_vfiprintf_r+0x4e>
 800a220:	f04f 30ff 	mov.w	r0, #4294967295
 800a224:	b01d      	add	sp, #116	@ 0x74
 800a226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a22a:	89ab      	ldrh	r3, [r5, #12]
 800a22c:	0598      	lsls	r0, r3, #22
 800a22e:	d4f7      	bmi.n	800a220 <_vfiprintf_r+0x44>
 800a230:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a232:	f7fe fabf 	bl	80087b4 <__retarget_lock_release_recursive>
 800a236:	e7f3      	b.n	800a220 <_vfiprintf_r+0x44>
 800a238:	2300      	movs	r3, #0
 800a23a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a23c:	2320      	movs	r3, #32
 800a23e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a242:	2330      	movs	r3, #48	@ 0x30
 800a244:	f04f 0901 	mov.w	r9, #1
 800a248:	f8cd 800c 	str.w	r8, [sp, #12]
 800a24c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a3f8 <_vfiprintf_r+0x21c>
 800a250:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a254:	4623      	mov	r3, r4
 800a256:	469a      	mov	sl, r3
 800a258:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a25c:	b10a      	cbz	r2, 800a262 <_vfiprintf_r+0x86>
 800a25e:	2a25      	cmp	r2, #37	@ 0x25
 800a260:	d1f9      	bne.n	800a256 <_vfiprintf_r+0x7a>
 800a262:	ebba 0b04 	subs.w	fp, sl, r4
 800a266:	d00b      	beq.n	800a280 <_vfiprintf_r+0xa4>
 800a268:	465b      	mov	r3, fp
 800a26a:	4622      	mov	r2, r4
 800a26c:	4629      	mov	r1, r5
 800a26e:	4630      	mov	r0, r6
 800a270:	f7ff ffa1 	bl	800a1b6 <__sfputs_r>
 800a274:	3001      	adds	r0, #1
 800a276:	f000 80a7 	beq.w	800a3c8 <_vfiprintf_r+0x1ec>
 800a27a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a27c:	445a      	add	r2, fp
 800a27e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a280:	f89a 3000 	ldrb.w	r3, [sl]
 800a284:	2b00      	cmp	r3, #0
 800a286:	f000 809f 	beq.w	800a3c8 <_vfiprintf_r+0x1ec>
 800a28a:	2300      	movs	r3, #0
 800a28c:	f04f 32ff 	mov.w	r2, #4294967295
 800a290:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a294:	f10a 0a01 	add.w	sl, sl, #1
 800a298:	9304      	str	r3, [sp, #16]
 800a29a:	9307      	str	r3, [sp, #28]
 800a29c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a2a0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a2a2:	4654      	mov	r4, sl
 800a2a4:	2205      	movs	r2, #5
 800a2a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2aa:	4853      	ldr	r0, [pc, #332]	@ (800a3f8 <_vfiprintf_r+0x21c>)
 800a2ac:	f7fe fa83 	bl	80087b6 <memchr>
 800a2b0:	9a04      	ldr	r2, [sp, #16]
 800a2b2:	b9d8      	cbnz	r0, 800a2ec <_vfiprintf_r+0x110>
 800a2b4:	06d1      	lsls	r1, r2, #27
 800a2b6:	bf44      	itt	mi
 800a2b8:	2320      	movmi	r3, #32
 800a2ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2be:	0713      	lsls	r3, r2, #28
 800a2c0:	bf44      	itt	mi
 800a2c2:	232b      	movmi	r3, #43	@ 0x2b
 800a2c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2c8:	f89a 3000 	ldrb.w	r3, [sl]
 800a2cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2ce:	d015      	beq.n	800a2fc <_vfiprintf_r+0x120>
 800a2d0:	4654      	mov	r4, sl
 800a2d2:	2000      	movs	r0, #0
 800a2d4:	f04f 0c0a 	mov.w	ip, #10
 800a2d8:	9a07      	ldr	r2, [sp, #28]
 800a2da:	4621      	mov	r1, r4
 800a2dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a2e0:	3b30      	subs	r3, #48	@ 0x30
 800a2e2:	2b09      	cmp	r3, #9
 800a2e4:	d94b      	bls.n	800a37e <_vfiprintf_r+0x1a2>
 800a2e6:	b1b0      	cbz	r0, 800a316 <_vfiprintf_r+0x13a>
 800a2e8:	9207      	str	r2, [sp, #28]
 800a2ea:	e014      	b.n	800a316 <_vfiprintf_r+0x13a>
 800a2ec:	eba0 0308 	sub.w	r3, r0, r8
 800a2f0:	fa09 f303 	lsl.w	r3, r9, r3
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	46a2      	mov	sl, r4
 800a2f8:	9304      	str	r3, [sp, #16]
 800a2fa:	e7d2      	b.n	800a2a2 <_vfiprintf_r+0xc6>
 800a2fc:	9b03      	ldr	r3, [sp, #12]
 800a2fe:	1d19      	adds	r1, r3, #4
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	9103      	str	r1, [sp, #12]
 800a304:	2b00      	cmp	r3, #0
 800a306:	bfbb      	ittet	lt
 800a308:	425b      	neglt	r3, r3
 800a30a:	f042 0202 	orrlt.w	r2, r2, #2
 800a30e:	9307      	strge	r3, [sp, #28]
 800a310:	9307      	strlt	r3, [sp, #28]
 800a312:	bfb8      	it	lt
 800a314:	9204      	strlt	r2, [sp, #16]
 800a316:	7823      	ldrb	r3, [r4, #0]
 800a318:	2b2e      	cmp	r3, #46	@ 0x2e
 800a31a:	d10a      	bne.n	800a332 <_vfiprintf_r+0x156>
 800a31c:	7863      	ldrb	r3, [r4, #1]
 800a31e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a320:	d132      	bne.n	800a388 <_vfiprintf_r+0x1ac>
 800a322:	9b03      	ldr	r3, [sp, #12]
 800a324:	3402      	adds	r4, #2
 800a326:	1d1a      	adds	r2, r3, #4
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	9203      	str	r2, [sp, #12]
 800a32c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a330:	9305      	str	r3, [sp, #20]
 800a332:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a3fc <_vfiprintf_r+0x220>
 800a336:	2203      	movs	r2, #3
 800a338:	4650      	mov	r0, sl
 800a33a:	7821      	ldrb	r1, [r4, #0]
 800a33c:	f7fe fa3b 	bl	80087b6 <memchr>
 800a340:	b138      	cbz	r0, 800a352 <_vfiprintf_r+0x176>
 800a342:	2240      	movs	r2, #64	@ 0x40
 800a344:	9b04      	ldr	r3, [sp, #16]
 800a346:	eba0 000a 	sub.w	r0, r0, sl
 800a34a:	4082      	lsls	r2, r0
 800a34c:	4313      	orrs	r3, r2
 800a34e:	3401      	adds	r4, #1
 800a350:	9304      	str	r3, [sp, #16]
 800a352:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a356:	2206      	movs	r2, #6
 800a358:	4829      	ldr	r0, [pc, #164]	@ (800a400 <_vfiprintf_r+0x224>)
 800a35a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a35e:	f7fe fa2a 	bl	80087b6 <memchr>
 800a362:	2800      	cmp	r0, #0
 800a364:	d03f      	beq.n	800a3e6 <_vfiprintf_r+0x20a>
 800a366:	4b27      	ldr	r3, [pc, #156]	@ (800a404 <_vfiprintf_r+0x228>)
 800a368:	bb1b      	cbnz	r3, 800a3b2 <_vfiprintf_r+0x1d6>
 800a36a:	9b03      	ldr	r3, [sp, #12]
 800a36c:	3307      	adds	r3, #7
 800a36e:	f023 0307 	bic.w	r3, r3, #7
 800a372:	3308      	adds	r3, #8
 800a374:	9303      	str	r3, [sp, #12]
 800a376:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a378:	443b      	add	r3, r7
 800a37a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a37c:	e76a      	b.n	800a254 <_vfiprintf_r+0x78>
 800a37e:	460c      	mov	r4, r1
 800a380:	2001      	movs	r0, #1
 800a382:	fb0c 3202 	mla	r2, ip, r2, r3
 800a386:	e7a8      	b.n	800a2da <_vfiprintf_r+0xfe>
 800a388:	2300      	movs	r3, #0
 800a38a:	f04f 0c0a 	mov.w	ip, #10
 800a38e:	4619      	mov	r1, r3
 800a390:	3401      	adds	r4, #1
 800a392:	9305      	str	r3, [sp, #20]
 800a394:	4620      	mov	r0, r4
 800a396:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a39a:	3a30      	subs	r2, #48	@ 0x30
 800a39c:	2a09      	cmp	r2, #9
 800a39e:	d903      	bls.n	800a3a8 <_vfiprintf_r+0x1cc>
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d0c6      	beq.n	800a332 <_vfiprintf_r+0x156>
 800a3a4:	9105      	str	r1, [sp, #20]
 800a3a6:	e7c4      	b.n	800a332 <_vfiprintf_r+0x156>
 800a3a8:	4604      	mov	r4, r0
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3b0:	e7f0      	b.n	800a394 <_vfiprintf_r+0x1b8>
 800a3b2:	ab03      	add	r3, sp, #12
 800a3b4:	9300      	str	r3, [sp, #0]
 800a3b6:	462a      	mov	r2, r5
 800a3b8:	4630      	mov	r0, r6
 800a3ba:	4b13      	ldr	r3, [pc, #76]	@ (800a408 <_vfiprintf_r+0x22c>)
 800a3bc:	a904      	add	r1, sp, #16
 800a3be:	f7fd fc43 	bl	8007c48 <_printf_float>
 800a3c2:	4607      	mov	r7, r0
 800a3c4:	1c78      	adds	r0, r7, #1
 800a3c6:	d1d6      	bne.n	800a376 <_vfiprintf_r+0x19a>
 800a3c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3ca:	07d9      	lsls	r1, r3, #31
 800a3cc:	d405      	bmi.n	800a3da <_vfiprintf_r+0x1fe>
 800a3ce:	89ab      	ldrh	r3, [r5, #12]
 800a3d0:	059a      	lsls	r2, r3, #22
 800a3d2:	d402      	bmi.n	800a3da <_vfiprintf_r+0x1fe>
 800a3d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3d6:	f7fe f9ed 	bl	80087b4 <__retarget_lock_release_recursive>
 800a3da:	89ab      	ldrh	r3, [r5, #12]
 800a3dc:	065b      	lsls	r3, r3, #25
 800a3de:	f53f af1f 	bmi.w	800a220 <_vfiprintf_r+0x44>
 800a3e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3e4:	e71e      	b.n	800a224 <_vfiprintf_r+0x48>
 800a3e6:	ab03      	add	r3, sp, #12
 800a3e8:	9300      	str	r3, [sp, #0]
 800a3ea:	462a      	mov	r2, r5
 800a3ec:	4630      	mov	r0, r6
 800a3ee:	4b06      	ldr	r3, [pc, #24]	@ (800a408 <_vfiprintf_r+0x22c>)
 800a3f0:	a904      	add	r1, sp, #16
 800a3f2:	f7fd fec7 	bl	8008184 <_printf_i>
 800a3f6:	e7e4      	b.n	800a3c2 <_vfiprintf_r+0x1e6>
 800a3f8:	0800b048 	.word	0x0800b048
 800a3fc:	0800b04e 	.word	0x0800b04e
 800a400:	0800b052 	.word	0x0800b052
 800a404:	08007c49 	.word	0x08007c49
 800a408:	0800a1b7 	.word	0x0800a1b7

0800a40c <__swbuf_r>:
 800a40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a40e:	460e      	mov	r6, r1
 800a410:	4614      	mov	r4, r2
 800a412:	4605      	mov	r5, r0
 800a414:	b118      	cbz	r0, 800a41e <__swbuf_r+0x12>
 800a416:	6a03      	ldr	r3, [r0, #32]
 800a418:	b90b      	cbnz	r3, 800a41e <__swbuf_r+0x12>
 800a41a:	f7fe f85f 	bl	80084dc <__sinit>
 800a41e:	69a3      	ldr	r3, [r4, #24]
 800a420:	60a3      	str	r3, [r4, #8]
 800a422:	89a3      	ldrh	r3, [r4, #12]
 800a424:	071a      	lsls	r2, r3, #28
 800a426:	d501      	bpl.n	800a42c <__swbuf_r+0x20>
 800a428:	6923      	ldr	r3, [r4, #16]
 800a42a:	b943      	cbnz	r3, 800a43e <__swbuf_r+0x32>
 800a42c:	4621      	mov	r1, r4
 800a42e:	4628      	mov	r0, r5
 800a430:	f000 f82a 	bl	800a488 <__swsetup_r>
 800a434:	b118      	cbz	r0, 800a43e <__swbuf_r+0x32>
 800a436:	f04f 37ff 	mov.w	r7, #4294967295
 800a43a:	4638      	mov	r0, r7
 800a43c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	6922      	ldr	r2, [r4, #16]
 800a442:	b2f6      	uxtb	r6, r6
 800a444:	1a98      	subs	r0, r3, r2
 800a446:	6963      	ldr	r3, [r4, #20]
 800a448:	4637      	mov	r7, r6
 800a44a:	4283      	cmp	r3, r0
 800a44c:	dc05      	bgt.n	800a45a <__swbuf_r+0x4e>
 800a44e:	4621      	mov	r1, r4
 800a450:	4628      	mov	r0, r5
 800a452:	f7ff fdb1 	bl	8009fb8 <_fflush_r>
 800a456:	2800      	cmp	r0, #0
 800a458:	d1ed      	bne.n	800a436 <__swbuf_r+0x2a>
 800a45a:	68a3      	ldr	r3, [r4, #8]
 800a45c:	3b01      	subs	r3, #1
 800a45e:	60a3      	str	r3, [r4, #8]
 800a460:	6823      	ldr	r3, [r4, #0]
 800a462:	1c5a      	adds	r2, r3, #1
 800a464:	6022      	str	r2, [r4, #0]
 800a466:	701e      	strb	r6, [r3, #0]
 800a468:	6962      	ldr	r2, [r4, #20]
 800a46a:	1c43      	adds	r3, r0, #1
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d004      	beq.n	800a47a <__swbuf_r+0x6e>
 800a470:	89a3      	ldrh	r3, [r4, #12]
 800a472:	07db      	lsls	r3, r3, #31
 800a474:	d5e1      	bpl.n	800a43a <__swbuf_r+0x2e>
 800a476:	2e0a      	cmp	r6, #10
 800a478:	d1df      	bne.n	800a43a <__swbuf_r+0x2e>
 800a47a:	4621      	mov	r1, r4
 800a47c:	4628      	mov	r0, r5
 800a47e:	f7ff fd9b 	bl	8009fb8 <_fflush_r>
 800a482:	2800      	cmp	r0, #0
 800a484:	d0d9      	beq.n	800a43a <__swbuf_r+0x2e>
 800a486:	e7d6      	b.n	800a436 <__swbuf_r+0x2a>

0800a488 <__swsetup_r>:
 800a488:	b538      	push	{r3, r4, r5, lr}
 800a48a:	4b29      	ldr	r3, [pc, #164]	@ (800a530 <__swsetup_r+0xa8>)
 800a48c:	4605      	mov	r5, r0
 800a48e:	6818      	ldr	r0, [r3, #0]
 800a490:	460c      	mov	r4, r1
 800a492:	b118      	cbz	r0, 800a49c <__swsetup_r+0x14>
 800a494:	6a03      	ldr	r3, [r0, #32]
 800a496:	b90b      	cbnz	r3, 800a49c <__swsetup_r+0x14>
 800a498:	f7fe f820 	bl	80084dc <__sinit>
 800a49c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4a0:	0719      	lsls	r1, r3, #28
 800a4a2:	d422      	bmi.n	800a4ea <__swsetup_r+0x62>
 800a4a4:	06da      	lsls	r2, r3, #27
 800a4a6:	d407      	bmi.n	800a4b8 <__swsetup_r+0x30>
 800a4a8:	2209      	movs	r2, #9
 800a4aa:	602a      	str	r2, [r5, #0]
 800a4ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4b4:	81a3      	strh	r3, [r4, #12]
 800a4b6:	e033      	b.n	800a520 <__swsetup_r+0x98>
 800a4b8:	0758      	lsls	r0, r3, #29
 800a4ba:	d512      	bpl.n	800a4e2 <__swsetup_r+0x5a>
 800a4bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a4be:	b141      	cbz	r1, 800a4d2 <__swsetup_r+0x4a>
 800a4c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a4c4:	4299      	cmp	r1, r3
 800a4c6:	d002      	beq.n	800a4ce <__swsetup_r+0x46>
 800a4c8:	4628      	mov	r0, r5
 800a4ca:	f7fe ffd5 	bl	8009478 <_free_r>
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4d2:	89a3      	ldrh	r3, [r4, #12]
 800a4d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a4d8:	81a3      	strh	r3, [r4, #12]
 800a4da:	2300      	movs	r3, #0
 800a4dc:	6063      	str	r3, [r4, #4]
 800a4de:	6923      	ldr	r3, [r4, #16]
 800a4e0:	6023      	str	r3, [r4, #0]
 800a4e2:	89a3      	ldrh	r3, [r4, #12]
 800a4e4:	f043 0308 	orr.w	r3, r3, #8
 800a4e8:	81a3      	strh	r3, [r4, #12]
 800a4ea:	6923      	ldr	r3, [r4, #16]
 800a4ec:	b94b      	cbnz	r3, 800a502 <__swsetup_r+0x7a>
 800a4ee:	89a3      	ldrh	r3, [r4, #12]
 800a4f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a4f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4f8:	d003      	beq.n	800a502 <__swsetup_r+0x7a>
 800a4fa:	4621      	mov	r1, r4
 800a4fc:	4628      	mov	r0, r5
 800a4fe:	f000 f83e 	bl	800a57e <__smakebuf_r>
 800a502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a506:	f013 0201 	ands.w	r2, r3, #1
 800a50a:	d00a      	beq.n	800a522 <__swsetup_r+0x9a>
 800a50c:	2200      	movs	r2, #0
 800a50e:	60a2      	str	r2, [r4, #8]
 800a510:	6962      	ldr	r2, [r4, #20]
 800a512:	4252      	negs	r2, r2
 800a514:	61a2      	str	r2, [r4, #24]
 800a516:	6922      	ldr	r2, [r4, #16]
 800a518:	b942      	cbnz	r2, 800a52c <__swsetup_r+0xa4>
 800a51a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a51e:	d1c5      	bne.n	800a4ac <__swsetup_r+0x24>
 800a520:	bd38      	pop	{r3, r4, r5, pc}
 800a522:	0799      	lsls	r1, r3, #30
 800a524:	bf58      	it	pl
 800a526:	6962      	ldrpl	r2, [r4, #20]
 800a528:	60a2      	str	r2, [r4, #8]
 800a52a:	e7f4      	b.n	800a516 <__swsetup_r+0x8e>
 800a52c:	2000      	movs	r0, #0
 800a52e:	e7f7      	b.n	800a520 <__swsetup_r+0x98>
 800a530:	20000020 	.word	0x20000020

0800a534 <__swhatbuf_r>:
 800a534:	b570      	push	{r4, r5, r6, lr}
 800a536:	460c      	mov	r4, r1
 800a538:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a53c:	4615      	mov	r5, r2
 800a53e:	2900      	cmp	r1, #0
 800a540:	461e      	mov	r6, r3
 800a542:	b096      	sub	sp, #88	@ 0x58
 800a544:	da0c      	bge.n	800a560 <__swhatbuf_r+0x2c>
 800a546:	89a3      	ldrh	r3, [r4, #12]
 800a548:	2100      	movs	r1, #0
 800a54a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a54e:	bf14      	ite	ne
 800a550:	2340      	movne	r3, #64	@ 0x40
 800a552:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a556:	2000      	movs	r0, #0
 800a558:	6031      	str	r1, [r6, #0]
 800a55a:	602b      	str	r3, [r5, #0]
 800a55c:	b016      	add	sp, #88	@ 0x58
 800a55e:	bd70      	pop	{r4, r5, r6, pc}
 800a560:	466a      	mov	r2, sp
 800a562:	f000 f849 	bl	800a5f8 <_fstat_r>
 800a566:	2800      	cmp	r0, #0
 800a568:	dbed      	blt.n	800a546 <__swhatbuf_r+0x12>
 800a56a:	9901      	ldr	r1, [sp, #4]
 800a56c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a570:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a574:	4259      	negs	r1, r3
 800a576:	4159      	adcs	r1, r3
 800a578:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a57c:	e7eb      	b.n	800a556 <__swhatbuf_r+0x22>

0800a57e <__smakebuf_r>:
 800a57e:	898b      	ldrh	r3, [r1, #12]
 800a580:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a582:	079d      	lsls	r5, r3, #30
 800a584:	4606      	mov	r6, r0
 800a586:	460c      	mov	r4, r1
 800a588:	d507      	bpl.n	800a59a <__smakebuf_r+0x1c>
 800a58a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a58e:	6023      	str	r3, [r4, #0]
 800a590:	6123      	str	r3, [r4, #16]
 800a592:	2301      	movs	r3, #1
 800a594:	6163      	str	r3, [r4, #20]
 800a596:	b003      	add	sp, #12
 800a598:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a59a:	466a      	mov	r2, sp
 800a59c:	ab01      	add	r3, sp, #4
 800a59e:	f7ff ffc9 	bl	800a534 <__swhatbuf_r>
 800a5a2:	9f00      	ldr	r7, [sp, #0]
 800a5a4:	4605      	mov	r5, r0
 800a5a6:	4639      	mov	r1, r7
 800a5a8:	4630      	mov	r0, r6
 800a5aa:	f7fd fa23 	bl	80079f4 <_malloc_r>
 800a5ae:	b948      	cbnz	r0, 800a5c4 <__smakebuf_r+0x46>
 800a5b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5b4:	059a      	lsls	r2, r3, #22
 800a5b6:	d4ee      	bmi.n	800a596 <__smakebuf_r+0x18>
 800a5b8:	f023 0303 	bic.w	r3, r3, #3
 800a5bc:	f043 0302 	orr.w	r3, r3, #2
 800a5c0:	81a3      	strh	r3, [r4, #12]
 800a5c2:	e7e2      	b.n	800a58a <__smakebuf_r+0xc>
 800a5c4:	89a3      	ldrh	r3, [r4, #12]
 800a5c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a5ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5ce:	81a3      	strh	r3, [r4, #12]
 800a5d0:	9b01      	ldr	r3, [sp, #4]
 800a5d2:	6020      	str	r0, [r4, #0]
 800a5d4:	b15b      	cbz	r3, 800a5ee <__smakebuf_r+0x70>
 800a5d6:	4630      	mov	r0, r6
 800a5d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5dc:	f000 f81e 	bl	800a61c <_isatty_r>
 800a5e0:	b128      	cbz	r0, 800a5ee <__smakebuf_r+0x70>
 800a5e2:	89a3      	ldrh	r3, [r4, #12]
 800a5e4:	f023 0303 	bic.w	r3, r3, #3
 800a5e8:	f043 0301 	orr.w	r3, r3, #1
 800a5ec:	81a3      	strh	r3, [r4, #12]
 800a5ee:	89a3      	ldrh	r3, [r4, #12]
 800a5f0:	431d      	orrs	r5, r3
 800a5f2:	81a5      	strh	r5, [r4, #12]
 800a5f4:	e7cf      	b.n	800a596 <__smakebuf_r+0x18>
	...

0800a5f8 <_fstat_r>:
 800a5f8:	b538      	push	{r3, r4, r5, lr}
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	4d06      	ldr	r5, [pc, #24]	@ (800a618 <_fstat_r+0x20>)
 800a5fe:	4604      	mov	r4, r0
 800a600:	4608      	mov	r0, r1
 800a602:	4611      	mov	r1, r2
 800a604:	602b      	str	r3, [r5, #0]
 800a606:	f7f7 fe0d 	bl	8002224 <_fstat>
 800a60a:	1c43      	adds	r3, r0, #1
 800a60c:	d102      	bne.n	800a614 <_fstat_r+0x1c>
 800a60e:	682b      	ldr	r3, [r5, #0]
 800a610:	b103      	cbz	r3, 800a614 <_fstat_r+0x1c>
 800a612:	6023      	str	r3, [r4, #0]
 800a614:	bd38      	pop	{r3, r4, r5, pc}
 800a616:	bf00      	nop
 800a618:	200008b8 	.word	0x200008b8

0800a61c <_isatty_r>:
 800a61c:	b538      	push	{r3, r4, r5, lr}
 800a61e:	2300      	movs	r3, #0
 800a620:	4d05      	ldr	r5, [pc, #20]	@ (800a638 <_isatty_r+0x1c>)
 800a622:	4604      	mov	r4, r0
 800a624:	4608      	mov	r0, r1
 800a626:	602b      	str	r3, [r5, #0]
 800a628:	f7f7 fe0b 	bl	8002242 <_isatty>
 800a62c:	1c43      	adds	r3, r0, #1
 800a62e:	d102      	bne.n	800a636 <_isatty_r+0x1a>
 800a630:	682b      	ldr	r3, [r5, #0]
 800a632:	b103      	cbz	r3, 800a636 <_isatty_r+0x1a>
 800a634:	6023      	str	r3, [r4, #0]
 800a636:	bd38      	pop	{r3, r4, r5, pc}
 800a638:	200008b8 	.word	0x200008b8

0800a63c <_init>:
 800a63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a63e:	bf00      	nop
 800a640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a642:	bc08      	pop	{r3}
 800a644:	469e      	mov	lr, r3
 800a646:	4770      	bx	lr

0800a648 <_fini>:
 800a648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a64a:	bf00      	nop
 800a64c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a64e:	bc08      	pop	{r3}
 800a650:	469e      	mov	lr, r3
 800a652:	4770      	bx	lr
