// Seed: 3973319379
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  assign module_1.id_0 = 0;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_6 :
  assert property (@(posedge id_3) id_3)
  else $unsigned(75);
  ;
  assign id_6 = -1;
  logic id_7 = id_7;
  logic id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd16
) (
    input tri id_0
    , id_2
);
  logic _id_3;
  assign id_2 = id_0 == id_0;
  parameter id_4 = -1;
  wire id_5;
  always @(posedge -1 or posedge -1'b0) id_2 = id_4;
  logic [id_3 : 1 'b0] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
endmodule
