$comment
	File created using the following command:
		vcd file EightBitAnd.msim.vcd -direction
$end
$date
	Wed Oct 16 19:54:39 2013
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module EightBitAnd_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var wire 1 # C [7] $end
$var wire 1 $ C [6] $end
$var wire 1 % C [5] $end
$var wire 1 & C [4] $end
$var wire 1 ' C [3] $end
$var wire 1 ( C [2] $end
$var wire 1 ) C [1] $end
$var wire 1 * C [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 C[7]~output_o $end
$var wire 1 3 C[6]~output_o $end
$var wire 1 4 C[5]~output_o $end
$var wire 1 5 C[4]~output_o $end
$var wire 1 6 C[3]~output_o $end
$var wire 1 7 C[2]~output_o $end
$var wire 1 8 C[1]~output_o $end
$var wire 1 9 C[0]~output_o $end
$var wire 1 : A[7]~input_o $end
$var wire 1 ; B[7]~input_o $end
$var wire 1 < A[6]~input_o $end
$var wire 1 = B[6]~input_o $end
$var wire 1 > A[5]~input_o $end
$var wire 1 ? B[5]~input_o $end
$var wire 1 @ A[4]~input_o $end
$var wire 1 A B[4]~input_o $end
$var wire 1 B A[3]~input_o $end
$var wire 1 C B[3]~input_o $end
$var wire 1 D A[2]~input_o $end
$var wire 1 E B[2]~input_o $end
$var wire 1 F A[1]~input_o $end
$var wire 1 G B[1]~input_o $end
$var wire 1 H A[0]~input_o $end
$var wire 1 I B[0]~input_o $end
$var wire 1 J inst [7] $end
$var wire 1 K inst [6] $end
$var wire 1 L inst [5] $end
$var wire 1 M inst [4] $end
$var wire 1 N inst [3] $end
$var wire 1 O inst [2] $end
$var wire 1 P inst [1] $end
$var wire 1 Q inst [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10100011 !
b11110011 "
1*
1)
0(
0'
0&
1%
0$
1#
x+
0,
1-
x.
1/
10
11
12
03
14
05
06
07
18
19
1:
1;
0<
1=
1>
1?
0@
1A
0B
0C
0D
0E
1F
1G
1H
1I
1Q
1P
0O
0N
0M
1L
0K
1J
$end
#1000000
