Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Aug  4 17:32:31 2020
| Host         : DESKTOP-9B8DL1R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_4_5_timing_summary_routed.rpt -pb Lab_4_5_timing_summary_routed.pb -rpx Lab_4_5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_4_5
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.415        0.000                      0                    4        0.257        0.000                      0                    4        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.415        0.000                      0                    4        0.257        0.000                      0                    4        4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.746ns (45.915%)  route 0.879ns (54.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.701     5.218    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.419     5.637 r  Q_reg[1]/Q
                         net (fo=4, routed)           0.879     6.516    Q_OBUF[1]
    SLICE_X39Y44         LUT2 (Prop_lut2_I1_O)        0.327     6.843 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.843    p_0_in[1]
    SLICE_X39Y44         FDRE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.580    14.918    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[1]/C
                         clock pessimism              0.300    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.075    15.258    Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.610ns  (required time - arrival time)
  Source:                 Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.743ns (51.979%)  route 0.686ns (48.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.701     5.218    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.419     5.637 r  Q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.323    Q_OBUF[3]
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.324     6.647 r  Q[3]_i_1/O
                         net (fo=1, routed)           0.000     6.647    p_0_in[3]
    SLICE_X39Y44         FDRE                                         r  Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.580    14.918    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[3]/C
                         clock pessimism              0.300    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.075    15.258    Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  8.610    

Slack (MET) :             8.748ns  (required time - arrival time)
  Source:                 Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.580ns (46.500%)  route 0.667ns (53.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.701     5.218    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  Q_reg[2]/Q
                         net (fo=3, routed)           0.667     6.341    Q_OBUF[2]
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.465 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.465    p_0_in[2]
    SLICE_X39Y44         FDRE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.580    14.918    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[2]/C
                         clock pessimism              0.300    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.031    15.214    Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  8.748    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.580ns (52.836%)  route 0.518ns (47.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.701     5.218    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  Q_reg[0]/Q
                         net (fo=5, routed)           0.518     6.192    Q_OBUF[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.316 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.316    p_0_in[0]
    SLICE_X39Y44         FDRE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.580    14.918    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[0]/C
                         clock pessimism              0.300    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.029    15.212    Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  8.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.310%)  route 0.181ns (49.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.593     1.448    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Q_reg[0]/Q
                         net (fo=5, routed)           0.181     1.770    Q_OBUF[0]
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.042     1.812 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    p_0_in[1]
    SLICE_X39Y44         FDRE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.864     1.963    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[1]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.107     1.555    Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.171%)  route 0.183ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.593     1.448    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Q_reg[0]/Q
                         net (fo=5, routed)           0.183     1.772    Q_OBUF[0]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.043     1.815 r  Q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    p_0_in[3]
    SLICE_X39Y44         FDRE                                         r  Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.864     1.963    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[3]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.107     1.555    Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.716%)  route 0.181ns (49.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.593     1.448    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  Q_reg[0]/Q
                         net (fo=5, routed)           0.181     1.770    Q_OBUF[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    p_0_in[0]
    SLICE_X39Y44         FDRE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.864     1.963    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.091     1.539    Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.441%)  route 0.183ns (49.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.593     1.448    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Q_reg[0]/Q
                         net (fo=5, routed)           0.183     1.772    Q_OBUF[0]
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.045     1.817 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    p_0_in[2]
    SLICE_X39Y44         FDRE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.864     1.963    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Q_reg[2]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.092     1.540    Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   Q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Q_reg[3]/C



