Analysis & Synthesis report for lab9
Mon Oct 31 11:42:16 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Oct 31 11:42:14 2016          ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; lab9                                       ;
; Top-level Entity Name              ; lab9                                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; lab9               ; lab9               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Oct 31 11:41:03 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab09_AES_Encryption -c lab9
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "nios_system.qsys"
Info (12250): 2016.10.31.11:41:21 Progress: Loading Lab09_1/nios_system.qsys
Info (12250): 2016.10.31.11:41:22 Progress: Reading input file
Info (12250): 2016.10.31.11:41:22 Progress: Adding clk_0 [clock_source 15.0]
Info (12250): 2016.10.31.11:41:22 Progress: Parameterizing module clk_0
Info (12250): 2016.10.31.11:41:22 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module jtag_uart_0
Info (12250): 2016.10.31.11:41:23 Progress: Adding key [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module key
Info (12250): 2016.10.31.11:41:23 Progress: Adding keycode [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module keycode
Info (12250): 2016.10.31.11:41:23 Progress: Adding led [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module led
Info (12250): 2016.10.31.11:41:23 Progress: Adding nios2_qsys_0 [altera_nios2_gen2 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2016.10.31.11:41:23 Progress: Adding nios2_qsys_1 [altera_nios2_qsys 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module nios2_qsys_1
Info (12250): 2016.10.31.11:41:23 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2016.10.31.11:41:23 Progress: Adding otg_hpi_address [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module otg_hpi_address
Info (12250): 2016.10.31.11:41:23 Progress: Adding otg_hpi_cs [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module otg_hpi_cs
Info (12250): 2016.10.31.11:41:23 Progress: Adding otg_hpi_data [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module otg_hpi_data
Info (12250): 2016.10.31.11:41:23 Progress: Adding otg_hpi_r [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module otg_hpi_r
Info (12250): 2016.10.31.11:41:23 Progress: Adding otg_hpi_w [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module otg_hpi_w
Info (12250): 2016.10.31.11:41:23 Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module sdram
Info (12250): 2016.10.31.11:41:23 Progress: Adding sdram_pll [altpll 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module sdram_pll
Info (12250): 2016.10.31.11:41:23 Progress: Adding switches [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module switches
Info (12250): 2016.10.31.11:41:23 Progress: Adding sysid_qsys_1 [altera_avalon_sysid_qsys 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module sysid_qsys_1
Info (12250): 2016.10.31.11:41:23 Progress: Adding to_hw_port [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module to_hw_port
Info (12250): 2016.10.31.11:41:23 Progress: Adding to_hw_sig [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module to_hw_sig
Info (12250): 2016.10.31.11:41:23 Progress: Adding to_sw_port [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module to_sw_port
Info (12250): 2016.10.31.11:41:23 Progress: Adding to_sw_sig [altera_avalon_pio 15.0]
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing module to_sw_sig
Info (12250): 2016.10.31.11:41:23 Progress: Building connections
Info (12250): 2016.10.31.11:41:23 Progress: Parameterizing connections
Info (12250): 2016.10.31.11:41:23 Progress: Validating
Info (12250): 2016.10.31.11:41:24 Progress: Done reading input file
Info (12250): Nios_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Nios_system.sysid_qsys_1: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Nios_system.sysid_qsys_1: Time stamp will be automatically updated when this component is generated.
Info (12250): Nios_system.to_sw_port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Nios_system.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning (12251): Nios_system.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Nios_system.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Nios_system.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info (12250): Nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4
Info (12250): Jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0001_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info (12250): Jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Key: Starting RTL generation for module 'nios_system_key'
Info (12250): Key:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_key --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0002_key_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0002_key_gen//nios_system_key_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Key: Done RTL generation for module 'nios_system_key'
Info (12250): Key: "nios_system" instantiated altera_avalon_pio "key"
Info (12250): Led: Starting RTL generation for module 'nios_system_led'
Info (12250): Led:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_led --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0003_led_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0003_led_gen//nios_system_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led: Done RTL generation for module 'nios_system_led'
Info (12250): Led: "nios_system" instantiated altera_avalon_pio "led"
Info (12250): Nios2_qsys_0: "nios_system" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0004_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sdram: Starting RTL generation for module 'nios_system_sdram'
Info (12250): Sdram:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0005_sdram_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0005_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'nios_system_sdram'
Info (12250): Sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sdram_pll: "nios_system" instantiated altpll "sdram_pll"
Info (12250): Switches: Starting RTL generation for module 'nios_system_switches'
Info (12250): Switches:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0008_switches_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0008_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Switches: Done RTL generation for module 'nios_system_switches'
Info (12250): Switches: "nios_system" instantiated altera_avalon_pio "switches"
Info (12250): Sysid_qsys_1: "nios_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_1"
Info (12250): To_hw_sig: Starting RTL generation for module 'nios_system_to_hw_sig'
Info (12250): To_hw_sig:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_to_hw_sig --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0010_to_hw_sig_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0010_to_hw_sig_gen//nios_system_to_hw_sig_component_configuration.pl  --do_build_sim=0  ]
Info (12250): To_hw_sig: Done RTL generation for module 'nios_system_to_hw_sig'
Info (12250): To_hw_sig: "nios_system" instantiated altera_avalon_pio "to_hw_sig"
Info (12250): To_sw_port: Starting RTL generation for module 'nios_system_to_sw_port'
Info (12250): To_sw_port:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_to_sw_port --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0011_to_sw_port_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0011_to_sw_port_gen//nios_system_to_sw_port_component_configuration.pl  --do_build_sim=0  ]
Info (12250): To_sw_port: Done RTL generation for module 'nios_system_to_sw_port'
Info (12250): To_sw_port: "nios_system" instantiated altera_avalon_pio "to_sw_port"
Info (12250): To_sw_sig: Starting RTL generation for module 'nios_system_to_sw_sig'
Info (12250): To_sw_sig:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_to_sw_sig --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0012_to_sw_sig_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0012_to_sw_sig_gen//nios_system_to_sw_sig_component_configuration.pl  --do_build_sim=0  ]
Info (12250): To_sw_sig: Done RTL generation for module 'nios_system_to_sw_sig'
Info (12250): To_sw_sig: "nios_system" instantiated altera_avalon_pio "to_sw_sig"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'nios_system_nios2_qsys_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/altera/quartus/bin64/eperlcmd.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_qsys_0_cpu --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0015_cpu_gen/ --quartus_bindir=C:/altera/quartus/bin64 --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_5817999460871272221.dir/0015_cpu_gen//nios_system_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2016.10.31 11:42:01 (*) Starting Nios II generation
Info (12250): Cpu: # 2016.10.31 11:42:01 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2016.10.31 11:42:02 (*)   Couldn't query license setup in Quartus directory C:/altera/quartus/bin64
Info (12250): Cpu: # 2016.10.31 11:42:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2016.10.31 11:42:02 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2016.10.31 11:42:02 (*)   Plaintext license not found.
Info (12250): Cpu: # 2016.10.31 11:42:02 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2016.10.31 11:42:02 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2016.10.31 11:42:02 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2016.10.31 11:42:04 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2016.10.31 11:42:04 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2016.10.31 11:42:06 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'nios_system_nios2_qsys_0_cpu'
Info (12250): Cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file D:/Lab09_1/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/Lab09_1/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file D:/Lab09_1/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Nios_system: Done "nios_system" with 37 modules, 52 files
Info (12249): Finished elaborating Qsys system entity "nios_system.qsys"
Error (10170): Verilog HDL syntax error at InvShiftRows.sv(9) near text "a10";  expecting ";" File: D:/Lab09_1/InvShiftRows.sv Line: 9
Error (10170): Verilog HDL syntax error at InvShiftRows.sv(10) near text "a20";  expecting ";" File: D:/Lab09_1/InvShiftRows.sv Line: 10
Error (10170): Verilog HDL syntax error at InvShiftRows.sv(11) near text "a30";  expecting ";" File: D:/Lab09_1/InvShiftRows.sv Line: 11
Error (10112): Ignored design unit "InvMixColumns" at InvShiftRows.sv(1) due to previous errors File: D:/Lab09_1/InvShiftRows.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file invshiftrows.sv
Info (12021): Found 1 design units, including 1 entities, in source file invaddroundkey.sv
    Info (12023): Found entity 1: InvAddRoundKey
Info (12021): Found 2 design units, including 2 entities, in source file subbytes.sv
    Info (12023): Found entity 1: SubBytes
    Info (12023): Found entity 2: InvSubBytes
Info (12021): Found 1 design units, including 1 entities, in source file lab9.sv
    Info (12023): Found entity 1: lab9
Info (12021): Found 2 design units, including 2 entities, in source file keyexpansion.sv
    Info (12023): Found entity 1: KeyExpansion
    Info (12023): Found entity 2: KeyExpansionOne
Info (12021): Found 1 design units, including 1 entities, in source file io_module.sv
    Info (12023): Found entity 1: io_module
Info (12021): Found 5 design units, including 5 entities, in source file invmixcolumns.sv
    Info (12023): Found entity 1: InvMixColumns
    Info (12023): Found entity 2: GF_Mul_9
    Info (12023): Found entity 3: GF_Mul_b
    Info (12023): Found entity 4: GF_Mul_d
    Info (12023): Found entity 5: GF_Mul_e
Info (12021): Found 1 design units, including 1 entities, in source file aes_controller.sv
    Info (12023): Found entity 1: aes_controller
Error (10149): Verilog HDL Declaration error at AES.sv(35): identifier "InvShiftRows_1" is already declared in the present scope File: D:/Lab09_1/AES.sv Line: 35
Error (10170): Verilog HDL syntax error at AES.sv(57) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 57
Error (10170): Verilog HDL syntax error at AES.sv(60) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 60
Error (10170): Verilog HDL syntax error at AES.sv(63) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 63
Error (10170): Verilog HDL syntax error at AES.sv(66) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 66
Error (10170): Verilog HDL syntax error at AES.sv(69) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 69
Error (10170): Verilog HDL syntax error at AES.sv(72) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 72
Error (10170): Verilog HDL syntax error at AES.sv(75) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 75
Error (10170): Verilog HDL syntax error at AES.sv(78) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 78
Error (10170): Verilog HDL syntax error at AES.sv(81) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 81
Error (10170): Verilog HDL syntax error at AES.sv(84) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 84
Error (10170): Verilog HDL syntax error at AES.sv(88) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 88
Error (10170): Verilog HDL syntax error at AES.sv(91) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 91
Error (10170): Verilog HDL syntax error at AES.sv(94) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 94
Error (10170): Verilog HDL syntax error at AES.sv(97) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 97
Error (10170): Verilog HDL syntax error at AES.sv(100) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 100
Error (10170): Verilog HDL syntax error at AES.sv(103) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 103
Error (10170): Verilog HDL syntax error at AES.sv(106) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 106
Error (10170): Verilog HDL syntax error at AES.sv(109) near text "(";  expecting ";" File: D:/Lab09_1/AES.sv Line: 109
Info (12021): Found 0 design units, including 0 entities, in source file aes.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/nios_system.v
    Info (12023): Found entity 1: nios_system
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_irq_mapper.sv
    Info (12023): Found entity 1: nios_system_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/nios_system/submodules/nios_system_jtag_uart_0.v
    Info (12023): Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: nios_system_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: nios_system_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: nios_system_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_key.v
    Info (12023): Found entity 1: nios_system_key
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_led.v
    Info (12023): Found entity 1: nios_system_led
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_system_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_003
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_qsys_0.v
    Info (12023): Found entity 1: nios_system_nios2_qsys_0
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v
    Info (12023): Found entity 1: nios_system_nios2_qsys_0_cpu_register_bank_a_module
    Info (12023): Found entity 2: nios_system_nios2_qsys_0_cpu_register_bank_b_module
    Info (12023): Found entity 3: nios_system_nios2_qsys_0_cpu_nios2_oci_debug
    Info (12023): Found entity 4: nios_system_nios2_qsys_0_cpu_nios2_oci_break
    Info (12023): Found entity 5: nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk
    Info (12023): Found entity 6: nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk
    Info (12023): Found entity 7: nios_system_nios2_qsys_0_cpu_nios2_oci_itrace
    Info (12023): Found entity 8: nios_system_nios2_qsys_0_cpu_nios2_oci_td_mode
    Info (12023): Found entity 9: nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace
    Info (12023): Found entity 10: nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 11: nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 12: nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 13: nios_system_nios2_qsys_0_cpu_nios2_oci_fifo
    Info (12023): Found entity 14: nios_system_nios2_qsys_0_cpu_nios2_oci_pib
    Info (12023): Found entity 15: nios_system_nios2_qsys_0_cpu_nios2_oci_im
    Info (12023): Found entity 16: nios_system_nios2_qsys_0_cpu_nios2_performance_monitors
    Info (12023): Found entity 17: nios_system_nios2_qsys_0_cpu_nios2_avalon_reg
    Info (12023): Found entity 18: nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module
    Info (12023): Found entity 19: nios_system_nios2_qsys_0_cpu_nios2_ocimem
    Info (12023): Found entity 20: nios_system_nios2_qsys_0_cpu_nios2_oci
    Info (12023): Found entity 21: nios_system_nios2_qsys_0_cpu
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: nios_system_nios2_qsys_0_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: nios_system_nios2_qsys_0_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: nios_system_nios2_qsys_0_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_test_bench.v
    Info (12023): Found entity 1: nios_system_nios2_qsys_0_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v
    Info (12023): Found entity 1: nios_system_onchip_memory2_0
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_sdram.v
    Info (12023): Found entity 1: nios_system_sdram_input_efifo_module
    Info (12023): Found entity 2: nios_system_sdram
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/nios_system/submodules/nios_system_sdram_pll.v
    Info (12023): Found entity 1: nios_system_sdram_pll_dffpipe_l2c
    Info (12023): Found entity 2: nios_system_sdram_pll_stdsync_sv6
    Info (12023): Found entity 3: nios_system_sdram_pll_altpll_lqa2
    Info (12023): Found entity 4: nios_system_sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_switches.v
    Info (12023): Found entity 1: nios_system_switches
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_sysid_qsys_1.v
    Info (12023): Found entity 1: nios_system_sysid_qsys_1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_to_hw_sig.v
    Info (12023): Found entity 1: nios_system_to_hw_sig
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_to_sw_port.v
    Info (12023): Found entity 1: nios_system_to_sw_port
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_to_sw_sig.v
    Info (12023): Found entity 1: nios_system_to_sw_sig
Info (144001): Generated suppressed messages file D:/Lab09_1/output_files/lab9.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 23 errors, 4 warnings
    Error: Peak virtual memory: 669 megabytes
    Error: Processing ended: Mon Oct 31 11:42:17 2016
    Error: Elapsed time: 00:01:14
    Error: Total CPU time (on all processors): 00:01:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Lab09_1/output_files/lab9.map.smsg.


