<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2437301-B1" country="EP" doc-number="2437301" kind="B1" date="20140101" family-id="38473905" file-reference-id="312914" date-produced="20180823" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146552413" ucid="EP-2437301-B1"><document-id><country>EP</country><doc-number>2437301</doc-number><kind>B1</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-11195884-A" is-representative="NO"><document-id mxw-id="PAPP154826336" load-source="docdb" format="epo"><country>EP</country><doc-number>11195884</doc-number><kind>A</kind><date>20070702</date><lang>EN</lang></document-id><document-id mxw-id="PAPP190121909" load-source="docdb" format="original"><country>EP</country><doc-number>11195884.9</doc-number><date>20070702</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140455353" ucid="EP-07111532-A" linkage-type="3" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>07111532</doc-number><kind>A</kind><date>20070702</date></document-id></priority-claim><priority-claim mxw-id="PPC140447681" ucid="JP-2006210531-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2006210531</doc-number><kind>A</kind><date>20060802</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20130822</date></intention-to-grant-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1988096759" load-source="docdb">H01L  27/146       20060101AFI20120217BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988102278" load-source="docdb">H04N   5/361       20110101ALI20101217RHJP        </classification-ipcr><classification-ipcr mxw-id="PCL1988122071" load-source="docdb">H04N   5/335       20110101ALI20101217RHJP        </classification-ipcr><classification-ipcr mxw-id="PCL1988127518" load-source="docdb">H01L  31/10        20060101ALI20101217RHJP        </classification-ipcr><classification-ipcr mxw-id="PCL1988129315" load-source="docdb">H04N   5/369       20110101ALI20101217RHJP        </classification-ipcr><classification-ipcr mxw-id="PCL1988137265" load-source="docdb">H04N   5/374       20110101ALI20101217RHJP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1841953208" load-source="docdb" scheme="CPC">H01L  27/14612     20130101 LI20170225BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1841953209" load-source="docdb" scheme="CPC">H01L  27/14609     20130101 LI20170225BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1999890667" load-source="docdb" scheme="CPC">H01L  27/14689     20130101 LI20151114BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1999892961" load-source="docdb" scheme="CPC">H01L  27/14616     20130101 FI20151113BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132189724" lang="EN" load-source="patent-office">Photoelectric conversion device and a method for producing photoelectric conversion device</invention-title><invention-title mxw-id="PT132357722" lang="DE" load-source="patent-office">FOTOELEKTRISCHE  UMWANDLUNGSVORRICHTUNG und VERFAHREN ZUR HERSTELLUNG EINER  FOTOELEKTRISCHEN UMWANDLUNGSVORRICHTUNG</invention-title><invention-title mxw-id="PT132357723" lang="FR" load-source="patent-office">DISPOSITIF DE CONVERSION PHOTOÉLECTRIQUE ET PROCÉDÉ POUR FABRIQUER UN  DISPOSITIF DE CONVERSION PHOTOÉLECTRIQUE</invention-title></technical-data><related-documents><relation type="division"><child-doc ucid="EP-11195884-A"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>11195884</doc-number><kind>A</kind><date>20070702</date></document-id></child-doc><parent-doc ucid="EP-07111532.3"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>07111532.3</doc-number><date>20070702</date></document-id></parent-doc></relation></related-documents><parties><applicants><applicant mxw-id="PPAR918170473" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>CANON KK</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR918136668" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>CANON KABUSHIKI KAISHA</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918142171" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>WATANABE TAKANORI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918147925" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>WATANABE, TAKANORI</last-name></addressbook></inventor><inventor mxw-id="PPAR918994986" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>WATANABE, TAKANORI</last-name><address><street>c/o CANON KABUSHIKI KAISHA 30-2, Shimomaruko 3-chome, Ohta-ku</street><city>Tokyo, Tokyo 146-8501</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918159252" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>ITANO TETSUYA</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918159388" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>ITANO, TETSUYA</last-name></addressbook></inventor><inventor mxw-id="PPAR918994989" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>ITANO, TETSUYA</last-name><address><street>c/o CANON KABUSHIKI KAISHA 30-2, Shimomaruko 3-chome, Ohta-ku</street><city>Tokyo, Tokyo 146-8501</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918147726" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>TAKAHASHI HIDEKAZU</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918143726" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>TAKAHASHI, HIDEKAZU</last-name></addressbook></inventor><inventor mxw-id="PPAR918994985" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>TAKAHASHI, HIDEKAZU</last-name><address><street>c/o CANON KABUSHIKI KAISHA 30-2, Shimomaruko 3-chome, Ohta-ku</street><city>Tokyo, Tokyo 146-8501</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918165686" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>TAKIMOTO SHUNSUKE</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918168295" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>TAKIMOTO, SHUNSUKE</last-name></addressbook></inventor><inventor mxw-id="PPAR918994991" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>TAKIMOTO, SHUNSUKE</last-name><address><street>c/o CANON KABUSHIKI KAISHA 30-2, Shimomaruko 3-chome, Ohta-ku</street><city>Tokyo, Tokyo 146-8501</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918163480" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>ABUKAWA KOTARO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918138902" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>ABUKAWA, KOTARO</last-name></addressbook></inventor><inventor mxw-id="PPAR918994987" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>ABUKAWA, KOTARO</last-name><address><street>c/o CANON KABUSHIKI KAISHA 30-2, Shimomaruko 3-chome, Ohta-ku</street><city>Tokyo, Tokyo 146-8501</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918165966" load-source="docdb" sequence="6" format="epo"><addressbook><last-name>NARUSE HIROAKI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918132647" load-source="docdb" sequence="6" format="intermediate"><addressbook><last-name>NARUSE, HIROAKI</last-name></addressbook></inventor><inventor mxw-id="PPAR918994988" load-source="patent-office" sequence="6" format="original"><addressbook><last-name>NARUSE, HIROAKI</last-name><address><street>c/o CANON KABUSHIKI KAISHA 30-2, Shimomaruko 3-chome, Ohta-ku</street><city>Tokyo, Tokyo 146-8501</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918146383" load-source="docdb" sequence="7" format="epo"><addressbook><last-name>NISHIMURA SHIGERU</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918136913" load-source="docdb" sequence="7" format="intermediate"><addressbook><last-name>NISHIMURA, SHIGERU</last-name></addressbook></inventor><inventor mxw-id="PPAR918994984" load-source="patent-office" sequence="7" format="original"><addressbook><last-name>NISHIMURA, SHIGERU</last-name><address><street>c/o CANON KABUSHIKI KAISHA 30-2, Shimomaruko 3-chome, Ohta-ku</street><city>Tokyo, Tokyo 146-8501</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918154982" load-source="docdb" sequence="8" format="epo"><addressbook><last-name>ITAHASHI MASATSUGU</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918164288" load-source="docdb" sequence="8" format="intermediate"><addressbook><last-name>ITAHASHI, MASATSUGU</last-name></addressbook></inventor><inventor mxw-id="PPAR918994990" load-source="patent-office" sequence="8" format="original"><addressbook><last-name>ITAHASHI, MASATSUGU</last-name><address><street>c/o CANON KABUSHIKI KAISHA 30-2, Shimomaruko 3-chome, Ohta-ku</street><city>Tokyo, Tokyo 146-8501</city><country>JP</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR918994992" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Canon Kabushiki Kaisha</last-name><iid>101093230</iid><address><street>30-2 Shimomaruko 3-chome Ohta-ku</street><city>Tokyo 146-8501</city><country>JP</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR918994993" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>TBK-Patent</last-name><iid>100061560</iid><address><street>Bavariaring 4-6</street><city>80336 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548959978" load-source="docdb">AT</country><country mxw-id="DS548958675" load-source="docdb">BE</country><country mxw-id="DS548949068" load-source="docdb">BG</country><country mxw-id="DS548953881" load-source="docdb">CH</country><country mxw-id="DS548875298" load-source="docdb">CY</country><country mxw-id="DS548875299" load-source="docdb">CZ</country><country mxw-id="DS548847208" load-source="docdb">DE</country><country mxw-id="DS548958676" load-source="docdb">DK</country><country mxw-id="DS548958677" load-source="docdb">EE</country><country mxw-id="DS548822268" load-source="docdb">ES</country><country mxw-id="DS548949069" load-source="docdb">FI</country><country mxw-id="DS548949070" load-source="docdb">FR</country><country mxw-id="DS548847209" load-source="docdb">GB</country><country mxw-id="DS548958678" load-source="docdb">GR</country><country mxw-id="DS548875300" load-source="docdb">HU</country><country mxw-id="DS548953890" load-source="docdb">IE</country><country mxw-id="DS548958679" load-source="docdb">IS</country><country mxw-id="DS548949071" load-source="docdb">IT</country><country mxw-id="DS548958680" load-source="docdb">LI</country><country mxw-id="DS548847210" load-source="docdb">LT</country><country mxw-id="DS548959979" load-source="docdb">LU</country><country mxw-id="DS548949072" load-source="docdb">LV</country><country mxw-id="DS548847211" load-source="docdb">MC</country><country mxw-id="DS548959980" load-source="docdb">MT</country><country mxw-id="DS548822269" load-source="docdb">NL</country><country mxw-id="DS548822270" load-source="docdb">PL</country><country mxw-id="DS548949073" load-source="docdb">PT</country><country mxw-id="DS548875301" load-source="docdb">RO</country><country mxw-id="DS548822271" load-source="docdb">SE</country><country mxw-id="DS548953891" load-source="docdb">SI</country><country mxw-id="DS548947772" load-source="docdb">SK</country><country mxw-id="DS548959981" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><description mxw-id="PDES63956822" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b>BACKGROUND OF THE INVENTION</b></heading><heading id="h0002"><b>Field of the Invention</b></heading><p id="p0001" num="0001">The present invention relates to a method for producing a photoelectric conversion device and to a MOS photoelectric conversion device including a MOS transistor.</p><heading id="h0003"><b>Description of the Related Art</b></heading><p id="p0002" num="0002">In recent years, demands for photoelectric conversion devices as image pickup devices for use in two-dimensional image input apparatuses, such as digital still cameras and camcorders, and for use in one-dimensional image readers, such as facsimiles and scanners, have been rapidly increasing.</p><p id="p0003" num="0003">Charge-coupled devices (CCDs) and MOS photoelectric conversion devices are used as photoelectric conversion devices.</p><p id="p0004" num="0004">In photoelectric conversion devices, it is necessary to reduce noise generated in photoelectric conversion regions. An example of such noise is noise<!-- EPO <DP n="2"> --> caused by hot carriers generated in MOS transistors disposed in photoelectric conversion regions. The term "hot carrier" refers to a carrier generated by subjecting a p-n junction constituted by a drain region and a channel end to a strong electric field generated by applying a voltage to a gate of a MOS transistor. In devices such as photoelectric conversion devices that handle weak signals, noise generated by hot carriers, in particular, may lead to a problem.</p><p id="p0005" num="0005">As an example of a method for reducing noise, Japanese Patent Laid-Open No. <patcit id="pcit0001" dnum="JP11284167A"><text>11-284167</text></patcit> (Patent Document 1) and Japanese Patent Laid-Open No. <patcit id="pcit0002" dnum="JP2000012822A"><text>2000-012822</text></patcit> (Patent Document 2) each disclose a MOS transistor that has a lightly doped drain (LDD) structure and that is disposed in a photoelectric conversion region. This structure reduces the strength of an electric field applied to a drain and a channel formed below a gate and thus can reduce the effect of hot carriers.</p><p id="p0006" num="0006">In addition, Patent Document 2 discloses a process for producing a structure including a MOS transistor that has the LDD structure and that is disposed in a photoelectric conversion region. The process will be briefly described with reference to <figref idrefs="f0002">Fig. 2</figref> of Patent<!-- EPO <DP n="3"> --> Document 2. A light-receiving portion and a detecting portion described below serve as a source and a drain, respectively, of a transfer transistor.</p><p id="p0007" num="0007">A region to be formed into a light-receiving portion is subjected to ion implantation. To form a lightly doped semiconductor region in a detecting portion, ion implantation is performed. A silicon nitride film functioning as an anti-reflection film for the light-receiving portion is formed so as to cover the light-receiving portion, a gate electrode, and the detecting portion. The silicon nitride film is patterned on the gate electrode to form a side wall on the drain side of the gate electrode. A heavily doped semiconductor region is formed with the side wall as a mask to form a photoelectric conversion device.</p><p id="p0008" num="0008">In recent years, photoelectric conversion devices have been required to have higher pixel densities and larger numbers of pixels while photoelectric conversion properties, such as sensitivity and a dynamic range, have been maintained or improved. Reducing the driving voltage of a photoelectric conversion region and miniaturizing a region other than the photo-receiving portion while a reduction in the area of the photo-receiving portion is<!-- EPO <DP n="4"> --> inhibited are effective in fabricating such photoelectric conversion devices.</p><p id="p0009" num="0009">However, the miniaturization of the MOS transistor for reading a signal in response to a signal charge of a photoelectric conversion element disposed in the photoelectric conversion region may degrade the reliability of transistor properties.</p><p id="p0010" num="0010">In the above-described process, the width of a side spacer is equal to that of a peripheral circuit region. Thus, when an electric field-reducing structure optimized for the peripheral circuit region is designed, a reduction in the electric field strength in the photoelectric conversion region may be insufficient. In this case, hot carriers degrade the reliability of the MOS transistor. Thus, to ensure reliability, the MOS transistor needs to have a larger gate length. This results in a disadvantage to miniaturization.</p><p id="p0011" num="0011">Furthermore, in the above-described process, the anti-reflection film in the photoelectric conversion region is subjected to etching. Etching causes damage (mainly plasma damage) to the photoelectric conversion region. This increases a dark current flowing through a photodiode.</p><p id="p0012" num="0012">To overcome at least one of the foregoing<!-- EPO <DP n="5"> --> problems, the present invention provides a photoelectric conversion device having improved properties without an increase in the number of production steps.</p><p id="p0013" num="0013">Further relevant prior art is disclosed in <patcit id="pcit0003" dnum="EP1394858A"><text>EP 1394858</text></patcit> and <patcit id="pcit0004" dnum="US20050067640A"><text>US 2005/0067640</text></patcit>.</p><heading id="h0004">SUMMARY OF THE INVENTION</heading><p id="p0014" num="0014">In consideration of the above-described problems, it is provided a producing method and a photoelectric conversion device according to the respective claims 1 and 8.<!-- EPO <DP n="6"> --></p><p id="p0015" num="0015">Further features of the present invention will become apparent from the following description of exemplary embodiments with reference to the attached drawings.</p><heading id="h0005"><b>BRIEF DESCRIPTION OF THE DRAWINGS</b></heading><p id="p0016" num="0016"><figref idrefs="f0001">Fig. 1</figref> is a schematic plan view of a photoelectric conversion device according to the present invention.</p><p id="p0017" num="0017"><figref idrefs="f0002">Figs. 2A and 2B</figref> are plan views and cross-sectional views of a MOS transistor according to the present invention.</p><p id="p0018" num="0018"><figref idrefs="f0003">Fig. 3</figref> is a circuit diagram of a photoelectric conversion device according to the present invention.<!-- EPO <DP n="7"> --></p><p id="p0019" num="0019"><figref idrefs="f0004">Fig. 4</figref> is a schematic cross-sectional view of a photoelectric conversion device according to a first embodiment of the present invention.</p><p id="p0020" num="0020"><figref idrefs="f0005">Figs. 5A to 5E</figref> illustrate a procedure for fabricating a photoelectric conversion device according to a second embodiment.</p><p id="p0021" num="0021"><figref idrefs="f0006">Fig. 6</figref> is a schematic cross-sectional view of a photoelectric conversion device according to a third embodiment.</p><p id="p0022" num="0022"><figref idrefs="f0007">Fig. 7</figref> is a schematic cross-sectional view of a photoelectric conversion device according to a fourth embodiment.</p><p id="p0023" num="0023"><figref idrefs="f0008">Fig. 8</figref> is a schematic cross-sectional view of a photoelectric conversion device according to a fifth embodiment.</p><p id="p0024" num="0024"><figref idrefs="f0009">Fig. 9</figref> is a schematic cross-sectional view of a photoelectric conversion device for explaining the present invention.</p><p id="p0025" num="0025"><figref idrefs="f0010">Fig. 10</figref> is a block diagram illustrating an image pickup system including a photoelectric conversion device.</p><heading id="h0006"><b>DESCRIPTION OF THE EMBODIMENTS</b></heading><!-- EPO <DP n="8"> --><p id="p0026" num="0026">The structure according to the present invention will be described. In the present invention, a "photoelectric conversion region" refers to a region including a plurality of photoelectric conversion elements and a MOS transistor configured to read a signal in response to a charge of each photoelectric conversion element. A plurality of MOS transistors per photoelectric conversion element may be formed so as to amplify a signal.</p><p id="p0027" num="0027">A "peripheral circuit region" refers to a region including a circuit configured to drive the MOS transistor disposed in the photoelectric conversion region and a circuit configured to amplify a signal fed from the photoelectric conversion region.</p><p id="p0028" num="0028"><figref idrefs="f0001">Fig. 1</figref> is a layout plan view of a photoelectric conversion device. Reference numeral 111 represents the photoelectric conversion region. When the unit of a signal read from one photoelectric conversion element is defined as a pixel, a region in which the photoelectric conversion elements are arranged may also be referred to as a "pixel region". The pixel is the minimum unit of one photoelectric conversion element and a group of elements configured to read a signal from the photoelectric conversion element and then send the signal to an output<!-- EPO <DP n="9"> --> line. The group of elements includes a transfer element such as a transfer MOS transistor, an amplifying element such as an amplifying MOS transistor, and a reset element such as a reset MOS transistor, described below. The elements may be shared between adjacent photoelectric conversion elements. Also in this case, the pixel is defined as the minimum unit of a group of elements configured to read a signal from the photoelectric conversion element.</p><p id="p0029" num="0029">A signal-processing circuit 112 amplifies a signal read from the photoelectric conversion region. Alternatively, the signal-processing circuit 112 is not limited to the amplifying circuit but may be a circuit that removes pixel noise by correlated double sampling (CDS). In addition, the signal-processing circuit 112 may be a circuit that simply converts signals read in parallel from a plurality of columns into serial signals. A vertical shift register 113 drives the MOS transistor located in the photoelectric conversion region. A horizontal shift resister 114 drives a MOS transistor of the signal-processing circuit. The signal-processing circuit 112 to the horizontal shift resister 114 may be included in the peripheral circuit region. When analog-to-digital (A/D)<!-- EPO <DP n="10"> --> conversion is performed in the photoelectric conversion device, an A/D converter may be included in the peripheral circuit region.</p><p id="p0030" num="0030">To understand the present invention, the mechanism of the present invention will be described in detail below. <figref idrefs="f0009">Fig. 9</figref> is a schematic cross-sectional view of a photoelectric conversion device including a photoelectric conversion region 101 and a peripheral circuit region 102.</p><p id="p0031" num="0031">A MOS transistor 909 reads a signal fed from a photoelectric conversion element. A MOS transistor 910 is located in the peripheral circuit region. The source and the drain of each of the MOS transistor 909 located in the photoelectric conversion region and the MOS transistor 910 located in the peripheral circuit region have the same LDD structure. That is, the LDD structure has a heavily doped semiconductor region 911, a lightly doped semiconductor region 914 located under a side spacer 913, and a heavily doped semiconductor region 916 located under a contact hole 915.</p><p id="p0032" num="0032">An excessively low impurity concentration in the electric-field-relaxation layer or an excessively large width of the electric-field-relaxation layer of the LDD<!-- EPO <DP n="11"> --> structure increases the parasitic resistance (series resistance) of the transistor, thus significantly degrading the driving ability and static characteristics. Thus, in the peripheral circuit for which the driving ability and static characteristics are important, the electric-field-relaxation layer having a relatively small width needs to be formed.</p><p id="p0033" num="0033">In the photoelectric conversion region that needs to relax the electric field for the purpose of miniaturization, the electric-field-relaxation layer having a larger width can be formed. However, according to the structure shown in <figref idrefs="f0009">Fig. 9</figref>, the drains in the photoelectric conversion region and the peripheral circuit region have the same structure. Thus, only either one property or the other can be satisfied.</p><p id="p0034" num="0034">In the present invention, both properties can be satisfied because the structure of a drain in a photoelectric conversion region is different from that of a drain in a peripheral circuit region. A lightly doped region of the drain in the photoelectric conversion region is located so as to have an area larger than the area of a lightly doped region of the drain in the peripheral circuit region.<!-- EPO <DP n="12"> --></p><p id="p0035" num="0035">A portion extending from a gate end to a region (first region) where the drain is in direct contact with a conductor has the actual effect of relaxing an electric field applied to the MOS transistor. Thus, by reducing an impurity concentration in a region between the first region and the gate end in the photoelectric conversion region compared with that in the peripheral circuit region, a large effect of relaxing an electric field can be obtained. The same effect is also obtained by reducing an impurity concentration in the drain of a MOS transistor located in the photoelectric conversion region compared with an impurity concentration in the drain of a MOS transistor located in the peripheral circuit region.</p><p id="p0036" num="0036">Specifically, the drain of the MOS transistor (first MOS transistor) located in the photoelectric conversion region has a first region that is in direct contact with a conductor and a second region that is closer to a channel of the MOS transistor than the first region. Also in a MOS transistor (second MOS transistor) located in the peripheral circuit region 102, the drain is electrically connected to a plug, which is a conductor. The drain includes a first region that is in direct contact with the plug and a second region that is closer to a<!-- EPO <DP n="13"> --> channel than the first region. The second region includes a first subregion adjacent to the channel and a second subregion located between the first region and the first subregion. An impurity concentration in the second region is lower than an impurity concentration in the second subregion.</p><p id="p0037" num="0037">A further description will be provided with reference to <figref idrefs="f0002">Figs. 2A and 2B. Fig. 2A</figref> shows a plan view and a cross-sectional view taken along line A-A' of a MOS transistor located in the peripheral circuit region. <figref idrefs="f0002">Fig. 2B</figref> shows a plan view and a cross-sectional view taken along line B-B' of a MOS transistor located in the photoelectric conversion region. Gate electrodes 2001, sources 2002, and connecting regions (first region) 2003 for connection with conductors are shown. A lightly doped semiconductor region (first subregion) 2004 is located adjacent to a gate. A region (second subregion) 2005 is located between the first region and the first subregion and has an impurity concentration higher than the first subregion. A lightly doped semiconductor region (second region) 2006 is located between the channel and the first region and has a low impurity concentration. An impurity concentration in the second region is lower than an impurity concentration in<!-- EPO <DP n="14"> --> the second subregion.</p><p id="p0038" num="0038">This structure can reduce hot carriers generated in the MOS transistor located in the photoelectric conversion region. In addition, in the peripheral circuit region, the electric-field-relaxation layer having a relatively small width can be formed in the MOS transistor for which the driving ability and circuit characteristics are important. Furthermore, in the photoelectric conversion region, the absence of a step of forming a side wall can reduce noise caused by etching in the step.</p><p id="p0039" num="0039"><figref idrefs="f0003">Fig. 3</figref> is an exemplary equivalent circuit diagram of a pixel of a photoelectric conversion device according to the present invention. The photoelectric conversion region includes a photoelectric conversion element 1, a transfer MOS transistor 2, a reset MOS transistor 4, and an amplifying MOS transistor 5. The pixel is selected by a voltage applied to the drain of the reset MOS transistor. For example, the photoelectric conversion element is a photodiode that converts incident light into a charge by photoelectric conversion. The transfer MOS transistor functions as a transfer element that transfers the charge from the photoelectric conversion element to an input portion of the amplifying element. The amplifying MOS<!-- EPO <DP n="15"> --> transistor transmits a change in electric potential in response to the charge generated in the photoelectric conversion element to a signal line. A target object with an electric potential to be changed may be a node in a floating state during transfer of the charge from the photoelectric conversion element. In this case, a floating diffusion region (FD) is used. The floating diffusion region is connected to the gate of the amplifying MOS transistor. The amplifying MOS transistor transmits a signal in response to the change in electric potential in the floating diffusion region to the signal line. In this case, the charge is amplified by source-follower operation and is then transmitted. Thus, the MOS transistor 5 is defined as an amplifying element. A power supply 7, the amplifying MOS transistor 5, the signal line, and a constant current source 6 constitute a source-follower circuit. In this example, the selective operation is performed on the basis of a drain voltage of the reset MOS transistor. Alternatively, a selective MOS transistor may be provided in order to perform selection.</p><p id="p0040" num="0040">Embodiments of the present invention will be described in detail below with reference to the drawings. The present invention is not limited to the disclosed<!-- EPO <DP n="16"> --> exemplary embodiments. Combinations and changes may be made without departing from the scope of the invention. In each embodiment, only a specific MOS transistor will be exemplified. However, a structure in each embodiment may be applied to all MOS transistors located in each region.</p><heading id="h0007">First Embodiment</heading><p id="p0041" num="0041"><figref idrefs="f0004">Fig. 4</figref> is a schematic cross-sectional view of a photoelectric conversion device according to this embodiment. In this embodiment, a reset MOS transistor is exemplified as a MOS transistor located in a photoelectric conversion region.</p><p id="p0042" num="0042"><figref idrefs="f0004">Fig. 4</figref> shows a photoelectric conversion region 101 and a peripheral circuit region 102. In the photoelectric conversion region 101, a cross-sectional structure of a photoelectric conversion element, a transfer MOS transistor, and a reset MOS transistor is shown. A MOS transistor in the peripheral circuit region 102 constitutes any of the above-described circuits.</p><p id="p0043" num="0043">The photoelectric conversion region 101 shown in <figref idrefs="f0004">Fig. 4</figref> includes a gate electrode 31 of the transfer MOS transistor and a gate electrode 32 of the reset MOS transistor. Reference numeral 33 represents a semiconductor region 33 of a first conductivity type, the<!-- EPO <DP n="17"> --> semiconductor region constituting the photoelectric conversion element. The same conductivity type as a charge treated as a signal is used. When a charge is an electron, the semiconductor region is an n-type semiconductor region. A floating diffusion region 3 is formed of a semiconductor region of the first conductivity type. Reference numeral 34 represents a semiconductor region of the first conductivity type. A reference voltage for reset or pixel selection is applied to the semiconductor region 34. The semiconductor region 34 functions as the drain of the reset MOS transistor. A silicon nitride film 36a is covered with a silicon oxide film 37a. A combination of the silicon nitride film 36a and the silicon oxide film 37a can constitute an anti-reflection film that reduces the reflection of incident light from surfaces of the photoelectric conversion elements. The entire region is covered with an insulating film constituted by the silicon nitride film 36a and the silicon oxide film 37a, except for the bottoms of contact holes in the photoelectric conversion region 101. Contact holes 41a are filled with a conductor such as a contact plug. The insulating film is not limited to the combination of the silicon nitride film and the silicon oxide film.<!-- EPO <DP n="18"> --></p><p id="p0044" num="0044">The source of the transfer MOS transistor also serves as the semiconductor region 33 constituting the photoelectric conversion element. The drain of the transfer MOS transistor, the drain of the reset MOS transistor, and the floating diffusion region are formed of a common semiconductor region. The floating diffusion region 3 is connected to the gate electrode of the amplifying MOS transistor through an electrode (not shown). The semiconductor region 34 is connected to a reference voltage line for reset (not shown) through an electrode.</p><p id="p0045" num="0045">The peripheral circuit region 102 shown in <figref idrefs="f0004">Fig. 4</figref> includes a gate electrode 42 of the MOS transistor and a heavily doped semiconductor region 43 of the first conductivity type, the heavily doped semiconductor region 43 serving as a source or a drain. Reference numeral 44 represents a lightly doped semiconductor region of the first conductivity type, the lightly doped semiconductor region 44 constituting the LDD structure and having an impurity concentration lower than that in the heavily doped semiconductor region 43. Side spacers are formed of silicon nitride films 36b and silicon oxide films 37b.</p><p id="p0046" num="0046">In the case where the silicon nitride film 36a and the silicon oxide film 37a in the photoelectric<!-- EPO <DP n="19"> --> conversion region 101 have the same structure as the silicon nitride films 36b and the silicon oxide films 37b constituting the side spacers in the peripheral circuit region 102, the cost of manufacturing can be reduced.</p><p id="p0047" num="0047">In addition, the silicon nitride film 36a and the silicon oxide film 37a in the photoelectric conversion region may be used as masks when the heavily doped semiconductor region 43 in the peripheral circuit region 102 is formed by ion implantation. Thus, in the case where the silicon nitride film 36a and the silicon oxide film 37a also serve as photomasks for forming lightly doped semiconductor regions 3, 34, and 44, the cost of manufacturing can be reduced.</p><p id="p0048" num="0048">In the photoelectric conversion region 101, the source and the drain are each constituted by a lightly doped semiconductor region and each has a single-drain structure. The degradation of transistor properties caused by hot carriers can be effectively suppressed, compared with the LDD structure including the heavily doped semiconductor regions in the source and drain. In particular, this effect becomes pronounced as the MOS transistor is miniaturized. The degradation of transistor properties caused by hot carriers depends strongly on a<!-- EPO <DP n="20"> --> gate length and a supply voltage. A smaller gate length and a higher supply voltage result in a significant degradation of transistor properties. The MOS transistor having the single drain structure in the photoelectric conversion region according to this embodiment can suppress the degradation of the properties even when the MOS transistor is a miniaturized MOS transistor having a small gate length.</p><p id="p0049" num="0049">In the lightly doped semiconductor regions 3 and 34 of the MOS transistors located in the photoelectric conversion region 101, portions that are in contact with the bottoms of the contact plugs need to have an impurity concentration capable of ensuring electrical connection with metal leads. Such a target impurity concentration can be achieved by impurity-ion implantation from openings of contact holes.</p><p id="p0050" num="0050">In the peripheral circuit region 102, since the MOS transistor has the heavily doped semiconductor regions and has the source and the drain each having the LDD structure, a high driving ability and resistance to hot carriers can be obtained. In particular, an operating speed in the peripheral circuit region needs to be higher than that in the photoelectric conversion region. Thus, it<!-- EPO <DP n="21"> --> is important that the MOS transistor have the high driving ability. Therefore, it is important that the structure of the electric-field-relaxation region of the MOS transistor located in the photoelectric conversion region be different from that in the peripheral circuit region, as in the embodiment.</p><p id="p0051" num="0051">The silicon nitride film 36a in the photoelectric conversion region 101 may be used as an etch stop when a contact is opened by anisotropic dry etching. Thus, even when the contact is formed on an element isolation region due to misregistration, the contact is not in contact with the element isolation region or well 39 on a side face. Hence, a leakage current between the well 39 and the lightly doped semiconductor regions 3 and 34 can be suppressed, thereby reducing the distance between the contact and the element isolation region to miniaturize the element.</p><p id="p0052" num="0052">The silicon nitride films 36a and 36b may contain a large number of hydrogen molecules. In this case, after the formation of the films, the films are subjected to heat treatment at 350°C or higher to diffuse hydrogen into a semiconductor substrate, thereby terminating dangling bonds. The silicon nitride film may be formed by plasma-enhanced<!-- EPO <DP n="22"> --> chemical vapor deposition (CVD).</p><p id="p0053" num="0053">In this embodiment, a region including the anti-reflection film and the oxide film covering the anti-reflection film may be partially left in the peripheral circuit region. Furthermore, a side spacer formed of the anti-reflection film and the oxide film covering the anti-reflection film is formed. Then a MOS transistor having a source and a drain each constituted by a heavily doped semiconductor region and each having the LDD structure may be formed at part of the photoelectric conversion region.</p><heading id="h0008">Second Embodiment</heading><p id="p0054" num="0054">In this embodiment, a method for producing a photoelectric conversion device will be described. <figref idrefs="f0005">Figs. 5A to 5E</figref> illustrate a procedure for fabricating a photoelectric conversion device.</p><p id="p0055" num="0055">As shown in <figref idrefs="f0005">Fig. 5A</figref>, a well (not shown) of a first conductivity type (n-type) and the well 39 of a second conductivity type (p-type) are formed in a semiconductor substrate 38 composed of silicon or the like. An element isolation region 41 is formed by shallow trench isolation (STI), selective oxidation, or the like. For convenience of description, in <figref idrefs="f0005">Figs. 5A to 5E</figref>, the photoelectric conversion region 101 is shown adjacent to<!-- EPO <DP n="23"> --> the peripheral circuit region 102.</p><p id="p0056" num="0056">As shown in <figref idrefs="f0005">Fig. 5B</figref>, after the formation of the polysilicon gate electrodes 31, 32, and 42 of MOS transistors, the semiconductor region 33 of a photodiode constituting a photoelectric conversion element is formed by introduction of an n-type impurity. Then a p-type surface region 35 is formed by introduction of a p-type impurity in such a manner that the photodiode has a buried structure.</p><p id="p0057" num="0057">An n-type impurity is introduced by ion implantation with the gate electrodes as masks. Thereby, the lightly doped semiconductor regions 3, 34, and 44 partially constituting sources and/or drains located on a surface adjacent to the gate electrode are formed in a self-aligned manner.</p><p id="p0058" num="0058">A thin silicon oxide film 30b is formed on a surface of the semiconductor substrate except element isolation regions and the gate electrodes. The thin silicon oxide film 30b may be formed by leaving a gate oxide film on the surface of the semiconductor substrate when the polysilicon gate electrodes are formed by anisotropic dry etching. Alternatively, the thin silicon oxide film 30b may be formed by thermal oxidation or<!-- EPO <DP n="24"> --> deposition before a silicon nitride film 36 is deposited. As shown in <figref idrefs="f0005">Fig. 5C</figref>, the silicon nitride film 36 is formed, and then a silicon oxide film 37 is formed thereon. The silicon nitride film 36 and the silicon oxide film 37 (insulation films) are formed so as to cover the photoelectric conversion region 101 and the peripheral circuit region 102, thereby protecting the photoelectric conversion region.</p><p id="p0059" num="0059">A resist 50 is formed on the photoelectric conversion region. The silicon nitride film 36 and the silicon oxide film 37 are subjected to etch back. Thereby, as shown in <figref idrefs="f0005">Fig. 5D</figref>, side spacers constituted by the silicon nitride films 36b and the silicon oxide films 37b are formed on side walls of the gate electrode 42 in the peripheral circuit region 102. Then an n-type impurity is introduced by ion implantation with the gate electrode and the side spacers as a mask in the peripheral circuit region 102. Thereby, the heavily doped semiconductor regions 43 each constituting a self-aligned source or drain are formed adjacent to the side spacers. In the photoelectric conversion region 101, the silicon nitride film 36 and the silicon oxide film 37 remaining on the entire surface serve as a mask during ion implantation. In this case, the cost<!-- EPO <DP n="25"> --> of manufacturing can be reduced. Thereby, the structure shown in <figref idrefs="f0005">Fig. 5D</figref> is made.</p><p id="p0060" num="0060">As shown in <figref idrefs="f0005">Fig. 5E</figref>, an insulating film 40 composed of borophosphosilicate glass (BPSG) and functioning as an interlayer insulating film is formed so as to cover the entirety of the peripheral circuit region. Contact holes 41a and 41b are formed by anisotropic dry etching with the silicon nitride film 36a as an etch stop in the photoelectric conversion region. In this way, the contact holes in the photoelectric conversion region 101 are formed in such a manner that bottoms of the contact holes are in contact with the semiconductor substrate in a self-aligned manner. Then the contact holes 41a and 41b are filled with a conductor to form electrodes. Thereby, the structure shown in <figref idrefs="f0005">Fig. 5E</figref> is made.</p><p id="p0061" num="0061">In any of the steps after the formation of the silicon oxide film, heat treatment can be performed at 350°C or higher.</p><p id="p0062" num="0062">The embodiments including n-type MOS transistors have been described above. In the case where a photoelectric conversion device is produced by a CMOS process, p-type MOS transistors may be similarly formed if the conductivity type is changed.<!-- EPO <DP n="26"> --></p><p id="p0063" num="0063">In this embodiment, the sources and the drains of the MOS transistors located in the photoelectric conversion region each have the single-drain structure including the lightly doped semiconductor region. The MOS transistor located in the peripheral circuit region has the LDD structure. The lightly doped semiconductor region located in the photoelectric conversion region may be simultaneously formed in the step of forming the lightly doped region of the MOS transistor having the LDD structure in the peripheral circuit region.</p><p id="p0064" num="0064">The photoelectric conversion device produced by the process can suppress the degradation of properties of the MOS transistor located in the photoelectric conversion region caused by hot carriers and can achieve the high driving ability of the MOS transistor located in the peripheral circuit region.</p><p id="p0065" num="0065">Each of the contact holes is in contact with only the surface of the semiconductor substrate when the anti-reflection film is used as an etch stop. Thus, the leakage current between the well and the source and drain of the MOS transistor can be suppressed.</p><p id="p0066" num="0066">The insulating film is used as the etch stop for the anti-reflection film and the contact holes in the<!-- EPO <DP n="27"> --> photoelectric conversion region and is used as the sidewall spacers of the MOS transistor in the peripheral circuit region. In this case, the cost of manufacturing can be reduced.</p><p id="p0067" num="0067">In addition, when the insulating film is formed of a silicon nitride film containing a large number of hydrogen molecules, the number of traps at the transistor interface and the interface between silicon and the silicon oxide film on the photodiode can be more effectively reduced.</p><heading id="h0009">Third Embodiment</heading><p id="p0068" num="0068">In this embodiment, the structure of an amplifying MOS transistor will be described as a MOS transistor located in the photoelectric conversion region. This structure may be combined with the structure of the reset MOS transistor described in each of the first and second embodiments.</p><p id="p0069" num="0069"><figref idrefs="f0006">Fig. 6</figref> shows a cross-sectional structure in a photoelectric conversion region and a peripheral circuit region of a photoelectric conversion device. Elements equivalent to those in the first and second embodiments are designated using the same reference numerals, and redundant description is not repeated.<!-- EPO <DP n="28"> --></p><p id="p0070" num="0070">An optical anti-reflection film 66 is disposed on a photoelectric conversion element and reduces the interfacial reflection on the surface of a photodiode. The anti-reflection film 66 may have a stacked structure including a silicon nitride layer and a silicon oxide layer.</p><p id="p0071" num="0071">The floating diffusion region 3 that receives a charge from the photoelectric conversion element includes a lightly doped semiconductor region 301 and a heavily doped semiconductor region 302 for connection to a conductor.</p><p id="p0072" num="0072">As shown in this embodiment, the floating diffusion region 3 and the source and drain of the MOS transistor 5 are each constituted by the lightly doped semiconductor region 301 of a first conductivity type and the heavily doped semiconductor region 302 of the first conductivity type, the heavily doped semiconductor region 302 being in direct contact with the conductor.</p><p id="p0073" num="0073">Side spacers 68 in the peripheral circuit region are each formed of the same film as the anti-reflection film 66. Lightly doped semiconductor regions of the first conductivity type are formed in a self-aligned manner with a gate electrode and are also located under the side spacers 68. The heavily doped semiconductor regions 43 of the first conductivity type are formed in a self-aligned<!-- EPO <DP n="29"> --> manner with the side spacers 68 and thus are not formed under the side spacers 68 or the anti-reflection film 66.</p><p id="p0074" num="0074">The anti-reflection film 66 is not subjected to etching in the photoelectric conversion region, thus reducing noise caused by damage from etching. Furthermore, after the formation of the anti-reflection film 66, no step of exposing the semiconductor surface is performed, thus preventing contamination with a metal element or the like. As a result, the rate of occurrence of a point defect in dark conditions can be reduced.</p><p id="p0075" num="0075">The electric-field-relaxation layer will be described in more detail below. An excessively low impurity concentration in the electric-field-relaxation layer or an excessively large width of the electric-field-relaxation layer of the LDD structure increases the parasitic resistance (series resistance) of the transistor, thus significantly degrading the driving ability and static characteristics. In particular, in the peripheral circuit for which the driving ability and static characteristics are important, the electric-field-relaxation layer having a relatively small width needs to be formed. On the other hand, in the photoelectric conversion region that needs to relax an electric field for the purpose of miniaturization,<!-- EPO <DP n="30"> --> the electric-field-relaxation layer having a larger width can be formed. A portion extending from a gate end to a corresponding one of the heavily doped semiconductor regions of the first conductivity type contributes significantly to the electric-field relaxation in the MOS transistor. Thus, the MOS transistor located in the photoelectric conversion region can have an impurity concentration lower than that of the MOS transistor located in the peripheral circuit region and can have the lower-impurity-concentration region having a large width.</p><p id="p0076" num="0076">Each of the heavily doped semiconductor regions 302, which are in direct contact with the conductors of the first conductivity type, can be formed in a self-aligned manner by ion implantation through the corresponding contact hole after the formation of the contact hole. This allows a small transistor to be designed and results in a satisfactory ohmic contact. In addition to the above-described effects, the structure shown in this embodiment has the effect of reducing pixel defects and random noise caused by a leakage current flowing through the floating diffusion region 3.</p><p id="p0077" num="0077">As shown in <figref idrefs="f0006">Fig. 6</figref>, the floating diffusion region 3 is formed of the lightly doped electric-field-relaxation<!-- EPO <DP n="31"> --> region (lightly doped semiconductor region 301 of the first conductivity type) and thus has a significant effect of relaxing an electric field at a region other than the gate end. That is, the floating diffusion region 3 can relax an electric field applied to a junction with a semiconductor region 104 of a second conductivity type and a junction with a channel stop region under a separating portion, thereby reducing the leakage current flowing through the floating diffusion region 3 and random noise during readout. The occurrence of a pixel causing the sudden occurrence of a large leakage current flowing through the floating diffusion region 3 correlates with an electric field applied to the floating diffusion region 3. Therefore, point defects can also be reduced according to this embodiment.</p><p id="p0078" num="0078">In this embodiment, the MOS transistor located in the peripheral circuit region having the same conductivity type as the MOS transistor located in the photoelectric conversion region has been described. Alternatively, CMOS transistor may be used in the peripheral circuit region. Also a MOS transistor having a conductivity type opposite the conductivity type of the MOS transistor located in the photoelectric conversion region may have the same structure.<!-- EPO <DP n="32"> --></p><p id="p0079" num="0079">The structure according to this embodiment has profound effects on an n-type MOS transistor which easily generates hot carriers. When an n-type MOS transistor is located in the photoelectric conversion region, and when the n-type MOS transistor located in the photoelectric conversion region and the n-type MOS transistor located in the peripheral circuit region each have the structure according to this embodiment, particularly significant effects can be obtained.</p><p id="p0080" num="0080">On the other hand, when a p-type MOS transistor is located in the photoelectric conversion region, the structure according to this embodiment is effective from the viewpoint of the processability of such a minute pixel. In this embodiment, the anti-reflection film 66 is used. In a sensor having the structure according to this embodiment, also in the case where a single oxide film that does not have antireflective properties is used in place of the anti-reflection film, the effects, such as electric-field relaxation and the reduction of point defects, of this embodiment can be exerted.</p><heading id="h0010">Fourth Embodiment</heading><p id="p0081" num="0081"><figref idrefs="f0007">Fig. 7</figref> shows a cross-sectional structure of a photoelectric conversion device according to this<!-- EPO <DP n="33"> --> embodiment. Elements equivalent to those in the first to third embodiments are designated using the same reference numerals, and redundant description is not repeated.</p><p id="p0082" num="0082">In this embodiment, although an anti-reflection film is subjected to etching in the photoelectric conversion region, the heavily doped semiconductor region 43 of a first conductivity type is not located in the photoelectric conversion region. A mask pattern for forming the heavily doped semiconductor region 43 of the first conductivity type is formed in such a manner that the photoelectric conversion region is covered with a resist. The use of the mask pattern produces the structure shown in <figref idrefs="f0007">Fig. 7</figref>.</p><p id="p0083" num="0083">In this embodiment, a lightly doped electric-field-relaxation layer (lightly doped semiconductor region 301 of a first conductivity type) having a lower impurity concentration or having a larger width can be designed, thereby improving the effect of relaxing an electric field. This can suppress the generation of hot carriers, thus improving reliability and withstanding voltage. In a peripheral circuit region, the electric-field-relaxation layer having a relatively small width can be formed.</p><heading id="h0011">Fifth Embodiment</heading><!-- EPO <DP n="34"> --><p id="p0084" num="0084">In this embodiment, a region of a drain which is in direct contact with a conductor will be described. In general, conductors such as contact plugs that electrically connect leads with sources and drains of MOS transistors need to have low resistance and ohmic characteristics. In photoelectric conversion devices sensitive to point defects caused by metal contaminants, a process of forming a silicide or a self-aligned silicide (salicide) is intentionally not applied, in some cases. Thus, methods for forming ohmic contact between drains and conductors are important for photoelectric conversion devices in particular.</p><p id="p0085" num="0085">In the case where the drain of the MOS transistor located in the photoelectric conversion region has the electric-field-relaxation structure as described in the foregoing embodiments, a method for forming low-resistance ohmic contact is required. A structure providing the low-resistance ohmic contact and the method will be described below.</p><p id="p0086" num="0086"><figref idrefs="f0008">Fig. 8</figref> shows a cross-sectional view of a photoelectric conversion device according to this embodiment. Elements equivalent to those in the first to fourth embodiments are designated using the same reference<!-- EPO <DP n="35"> --> numerals, and redundant description is not repeated. Reference numeral 101 represents a portion where a MOS transistor (n-type) located in a photoelectric conversion region is connected to a conductor. Reference numeral 104 represents a portion where the source or drain of an n-type MOS transistor located in a peripheral circuit region is connected to a conductor. Reference numeral 105 represents a portion where the source or drain of a p-type MOS transistor located in the peripheral circuit region is connected to a conductor.</p><p id="p0087" num="0087">As shown in the portion 101, the floating diffusion region 3 includes an n-type heavily doped semiconductor region 45 that is in direct contact with the conductor. Also in the portion 104, the source or drain includes an n-type heavily doped semiconductor region 45. In the portion 105, the source or drain includes a p-type heavily doped semiconductor region 46. By applying the structure according to this embodiment, all contact plugs have a low resistance and satisfactory ohmic contact properties.</p><p id="p0088" num="0088">A method for producing the photoelectric conversion device according to this embodiment will be described below.<!-- EPO <DP n="36"> --></p><p id="p0089" num="0089">The photoelectric conversion device is formed by the same procedure as in the second embodiment until the structure shown in <figref idrefs="f0005">Fig. 5D</figref> is formed. An impurity concentration d1 in the lightly doped semiconductor region may be set in the range of about 1E17/cm<sup>3</sup> to 5E18/cm<sup>3</sup>. Then contact holes each corresponding to the source or the drain to be connected to a conductor are formed by anisotropic dry etching. Next, an n-type impurity, such as PH<sub>3</sub>, is introduced using a photomask into the bottom of the contact hole communicating with the floating diffusion region 3 located in the photoelectric conversion region and the bottom of the hole communicating with the semiconductor region 43 located in the peripheral circuit region 104. To obtain low- resistance ohmic contact for the semiconductor region 3 in the photoelectric conversion region, the dose can be set in such a manner that an impurity concentration d2 in the region in direct contact with the conductor is in the range of 5E18/cm<sup>3</sup> to 5E19/cm<sup>3</sup>. In view of cost reduction, the n-type impurity may be introduced into the entire surface without the photomask.</p><p id="p0090" num="0090">Then a p-type impurity such as B is introduced using a photomask into the bottom of the contact hole communicating with the p-type heavily doped semiconductor<!-- EPO <DP n="37"> --> region in the peripheral circuit region 105, thereby forming a heavily doped semiconductor region. Alternatively, the p-type semiconductor region may be formed by ion implantation with the above-described n-type impurity. In this case, conditions for implanting the p-type impurity ions need to be set in such a manner that the resulting semiconductor region covers the entirety of the n-type heavily doped semiconductor region located in the peripheral circuit region 104. For example, the dose can also be set in such a manner that an impurity concentration d3 in the region in direct contact with the conductor is in the range of 5E18/cm<sup>3</sup> to 5E19/cm<sup>3</sup>.</p><p id="p0091" num="0091">The procedure according to this embodiment may be applied to the first to fourth embodiments. In addition, the procedure may be applied to various MOS transistors located in the photoelectric conversion region.</p><heading id="h0012">Image Pickup System</heading><p id="p0092" num="0092"><figref idrefs="f0010">Fig. 10</figref> shows an exemplary block diagram when a photoelectric conversion device of the present invention is applied to a camera. A shutter 1001 is disposed before an imaging lens 1002 and controls exposure. An aperture 1003 controls the amount of light according to need, and then light is focused on a photoelectric conversion device 1004.<!-- EPO <DP n="38"> --> A signal supplied from the photoelectric conversion device 1004 is processed by a signal-processing circuit 1005. An A/D converter 1006 converts the resulting analog signal to a digital signal. The output digital signal is subjected to arithmetic processing by a signal processor 1007. The processed digital signal is stored in a memory 1010 or is transmitted to an external apparatus through an external interface 1013. The photoelectric conversion device 1004, the image signal-processing circuit 1005, the A/D converter 1006, and the signal processor 1007 are controlled by a timing generator. The entire system is controlled by a global control and arithmetic unit 1009. To record an image on a recording medium 1012, the output digital signal is recorded through a recording-medium control interface 1011 that is controlled by the global control and arithmetic unit.</p><p id="p0093" num="0093">While the present invention has been described with reference to exemplary embodiments, it is to be understood that the invention is not limited to the disclosed exemplary embodiments. The scope of the following claims is to be accorded the broadest interpretation so as to encompass all modifications, equivalent structures and functions.<!-- EPO <DP n="39"> --></p><p id="p0094" num="0094">A photoelectric conversion device includes a photoelectric conversion region (101) having a plurality of photoelectric conversion elements (1) and a first MOS transistor for reading a signal in response to an electric charge of each photoelectric conversion element (1); and a peripheral circuit region (102) having a second MOS transistor for driving the first MOS transistor and/or amplifying the signal read from the photoelectric conversion region (101), the photoelectric conversion region (101) and the peripheral circuit region (102) being located on the same semiconductor substrate, wherein an impurity concentration in a drain of the first MOS transistor is lower than an impurity concentration in a drain of the second MOS transistor.</p></description><claims mxw-id="PCLM56977955" lang="DE" load-source="patent-office"><!-- EPO <DP n="45"> --><claim id="c-de-01-0001" num="0001"><claim-text>Herstellverfahren einer fotoelektrischen Umwandlungseinrichtung mit<br/>
einem fotoelektrischen Umwandlungsbereich (101, 111), in dem eine Vielzahl von Pixeln mit einem fotoelektrischen Umwandlungselement (1, 33, 35), ein Transfer-MOS-Transistor (2) zum Übertragen einer an dem fotoelektrischen Umwandlungselement (1, 33, 35) erzeugten elektrischen Ladung zu einem Floating-Diffusion-Bereich (3) und ein Verstärkungs-MOS-Transistor (5) angeordnet sind, dessen Gate mit dem Floating-Diffusion-Bereich (3) verbunden ist, und<br/>
einem peripheren Schaltbereich (102, 112), in dem ein peripherer MOS-Transistor zum Durchführen von zumindest einem aus einem Steuern des Transfer-MOS-Transistors und einem Verarbeiten eines Signals, das aus dem fotoelektrischen Umwandlungsbereich ausgelesen wird, lokalisiert ist, wobei der fotoelektrische Umwandlungsbereich und der periphere Schaltbereich auf dem gleichen Halbleitersubstrat angeordnet sind, wobei<br/>
das Herstellverfahren die Schritte aufweist:
<claim-text>Bilden von Gateelektroden (31, 32, 42) des Transfer-MOS-Transistors, des Verstärkungs-MOS-Transistors und des peripheren MOS-Transistors;</claim-text>
<claim-text>Implantieren von Verunreinigungsionen eines ersten Ladungsträgertyps mit den Gateelektroden als einer Maske;</claim-text>
<claim-text>Bilden einer Isolationsschicht (36, 37) durch Bedecken des fotoelektrischen Umwandlungsbereichs und des peripheren Schaltbereichs;</claim-text>
<claim-text><b>gekennzeichnet durch</b><!-- EPO <DP n="46"> --></claim-text>
<claim-text>Bilden eines Seitenabstandshalters (36b, 37b) auf einer Seitenwand der Gateelektrode des peripheren MOS-Transistors <b>durch</b> Schützen der in dem fotoelektrischen Umwandlungsbereich gebildeten Isolationsschicht mit einer Maske und Rückätzen des in dem peripheren Schaltbereich gebildeten Isolationsfilm ohne einen Seitenabstandshalter auf Seitenwänden des Verstärkungs-MOS-Transistors und des Transfer-MOS-Transistors zu bilden; und</claim-text>
<claim-text>Bilden eines Source-Bereichs (43) und eines Drain-Bereichs (43) des peripheren MOS-Transistors <b>durch</b> Implantieren der Verunreinigungsionen des ersten Ladungsträgertyps mit der in dem fotoelektrischen Umwandlungsbereich gebildeten Isolationsschicht und dem seitlichen Abstandshalter als einer Maske, sodass Verunreinigungskonzentrationen des Source-Bereichs und des Drain-Bereichs des peripheren MOS-Transistors höher als eine Verunreinigungskonzentration des Floating-Diffusion-Bereichs sind.</claim-text></claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>Herstellverfahren der fotoelektrischen Umwandlungseinrichtung nach Anspruch 1, wobei das Herstellverfahren ferner aufweist:
<claim-text>einen Schritt des Bildens einer Zwischenlagenisolationsschicht (40) unter der Bedingung, in der die Verunreinigungskonzentrationen des Drain-Bereichs und des Source-Bereichs des peripheren Transistors höher als die Verunreinigungskonzentration des Floating-Diffusion-Bereichs sind.</claim-text></claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>Herstellverfahren der fotoelektrischen Umwandlungseinrichtung nach Anspruch 1 oder 2, wobei das Herstellverfahren ferner die Schritte aufweist:
<claim-text>Bilden der Zwischenlagenisolationsschicht, sodass sie den ganzen fotoelektrischen Umwandlungsbereich und den peripheren Schaltbereich bedeckt;</claim-text>
<claim-text>Bilden von Kontaktlöchern in Bereichen der Zwischenlagenisolationsschicht, die dem Floating-Diffusion-Bereich und dem Source-Bereich<!-- EPO <DP n="47"> --> und dem Drain-Bereich des peripheren MOS-Transistors entsprechen; und</claim-text>
<claim-text>Implantieren der Verunreinigungsionen des ersten Ladungsträgertyps in die Kontaktlöcher in einer selbstausgerichteten Weise.</claim-text></claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>Herstellverfahren der fotoelektrischen Umwandlungseinrichtung nach Anspruch 3, wobei die Isolationsschicht eine Siliziumnitridschicht enthält, und die Siliziumnitridschicht als ein Ätzstopper zum Bilden der Kontaktlöcher für Kontaktpfropfen verwendet wird, die mit dem Source-Bereich und dem Drain-Bereich des Verstärkungs-MOS-Transistors verbunden sind.</claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>Herstellverfahren der fotoelektrischen Umwandlungseinrichtung nach einem der Ansprüche 1 bis 4, wobei die Isolationsschicht eine gestapelte Struktur hat, die eine Siliziumoxidschicht und eine Siliziumnitridschicht enthält.</claim-text></claim><claim id="c-de-01-0006" num="0006"><claim-text>Herstellverfahren der fotoelektrischen Umwandlungseinrichtung nach einem der Ansprüche 1 bis 4, wobei die Isolationsschicht (40) eine Siliziumnitridschicht enthält und einer Wärmebehandlung bei 350°C oder höher unterzogen wird, nachdem sie als die Nitridschicht gebildet wurde.</claim-text></claim><claim id="c-de-01-0007" num="0007"><claim-text>Herstellverfahren der fotoelektrischen Umwandlungseinseinrichtung nach Anspruch 6, wobei die Siliziumnitridschicht durch eine plasmaverstärkte chemische Dampfablagerung gebildet ist.</claim-text></claim><claim id="c-de-01-0008" num="0008"><claim-text>Fotoelektrische Umwandlungseinrichtung mit<br/>
einem fotoelektrischen Umwandlungsbereich (101, 111), in dem eine Vielzahl von Pixeln mit einem fotoelektrischen Umwandlungselement (1, 33, 35), ein Transfer-MOS-Transistor (2) zum Übertragen einer an dem fotoelektrischen Umwandlungselement (1, 33, 35) erzeugten elektrischen Ladung zu einem Floating-Diffusion-Bereich (3) und ein Verstärkungs-MOS-Transistor<!-- EPO <DP n="48"> --> (5), dessen Gate mit dem Floating-Diffusion-Bereich (3) verbunden ist, angeordnet sind, und<br/>
einem peripheren Schaltbereich (102, 112), in dem ein peripherer MOS-Transistor zum Durchführen von zumindest einem eines Steuerns des Transfer-MOS-Transistors und eines Verarbeitens eines Signals, das aus dem fotoelektrischen Umwandlungsbereich ausgelesen wird, lokalisiert ist, wobei der fotoelektrische Umwandlungsbereich und der periphere Schaltbereich auf dem gleichen Halbleitersubstrat angeordnet sind, wobei<br/>
die fotoelektrische Umwandlungseinrichtung aufweist<br/>
eine Isolationsschicht (36a, 37a), die den fotoelektrischen Umwandlungsbereich mit Ausnahme von unteren Enden von Kontaktpfropfen in Kontaktlöchern (41a) bedeckt;<br/>
<b>gekennzeichnet durch</b><br/>
einen Seitenabstandshalter (36b, 37b), der <b>durch</b> die Isolationsschicht auf einer Seitenwand einer Gateelektrode (42) des peripheren MOS-Transistors gebildet ist; wobei<br/>
Verunreinigungskonzentrationen eines Source-Bereichs (43) und eines Drain-Bereichs (43) des peripheren MOS-Transistors höher als eine Verunreinigungskonzentration des Floating-Diffusion-Bereichs sind, und<br/>
die fotoelektrische Umwandlungseinrichtung einen Seitenabstandshalter auf Seitenwänden des Verstärkungs-MOS-Transistors und des Transfer-MOS-Transistors nicht aufweist.</claim-text></claim></claims><claims mxw-id="PCLM56977956" lang="EN" load-source="patent-office"><!-- EPO <DP n="40"> --><claim id="c-en-01-0001" num="0001"><claim-text>A producing method of a photoelectric conversion device comprising<br/>
a photoelectric conversion region (101, 111) where are arranged a plurality of pixels including a photoelectric conversion element (1, 33, 35), a transfer MOS transistor (2) for transferring an electric charge generated at the photoelectric conversion element (1, 33, 35) to a floating diffusion region (3) and an amplifying MOS transistor (5) of which a gate is connected to the floating diffusion region (3), and<br/>
a peripheral circuit region (102, 112) where is located a peripheral MOS transistor for performing at least one of driving the transfer MOS transistor and processing a signal read from the photoelectric conversion region, the photoelectric conversion region and the peripheral circuit region being arranged on the same semiconductor substrate, wherein<br/>
the producing method comprises steps of:
<claim-text>forming gate electrodes (31, 32, 42) of the transfer MOS transistor, the amplifying MOS transistor and the peripheral MOS transistor;</claim-text>
<claim-text>implanting first conductivity type impurity ions with the gate electrodes as a mask;</claim-text>
<claim-text>forming an insulating film (36, 37) by covering the photoelectric conversion region and the peripheral circuit region;</claim-text>
<claim-text><b>characterized by</b></claim-text>
<claim-text>forming a side spacer (36b, 37b) on a side wall of the gate electrode of the peripheral MOS transistor by protecting the insulating film formed in the photoelectric conversion region with a mask and etching back the insulating film formed in the peripheral circuit region without forming a side spacer on side walls of the amplifying MOS transistor and the transfer<!-- EPO <DP n="41"> --> MOS transistor; and</claim-text>
<claim-text>forming a source region (43) and a drain region (43) of the peripheral MOS transistor by implanting the first conductivity type impurity ions with the insulating film formed in the photoelectric conversion region and the side spacer as a mask such that impurity concentrations of the source region and the drain region of the peripheral MOS transistor are higher than impurity concentration of the floating diffusion region.</claim-text><!-- EPO <DP n="42"> --></claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>The producing method of the photoelectric conversion device according to claim 1, the producing method further comprising:
<claim-text>a step of forming an interlayer insulating film (40) in the condition where the impurity concentrations of the drain region and the source region of the peripheral transistor is higher than the impurity concentration of the floating diffusion region.</claim-text></claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>The producing method of the photoelectric conversion device according to claim 1 or 2, the producing method further comprising steps of:
<claim-text>forming the interlayer insulating film so as to cover the entirety of the photoelectric conversion region and the peripheral circuit region;</claim-text>
<claim-text>forming a contact holes in regions of the interlayer insulating film corresponding to the floating diffusion region and the source region and the drain region of the peripheral MOS transistor; and</claim-text>
<claim-text>implanting the first conductivity type impurity ions into the contact holes in a self-aligned manner.</claim-text></claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>The producing method of the photoelectric conversion device according to claim 3,<br/>
wherein the insulating film includes a silicon nitride film, the silicon nitride film being used as an etch stop for forming the contact holes for contact plugs connected to the source region and the drain region of the amplifying MOS transistor.<!-- EPO <DP n="43"> --></claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>The producing method of the photoelectric conversion device according to any one of claims 1 to 4,<br/>
wherein the insulating film has a stacked structure including a silicon oxide film and a silicon nitride film.</claim-text></claim><claim id="c-en-01-0006" num="0006"><claim-text>The producing method of the photoelectric conversion device according to any one of claims 1 to 4,<br/>
wherein the insulating film (40) includes a silicon nitride film and is subject to heat treatment at 350°C or higher after being formed as the nitride film.</claim-text></claim><claim id="c-en-01-0007" num="0007"><claim-text>The producing method of the photoelectric conversion device according to claim 6,<br/>
wherein the silicon nitride film is formed by plasma-enhanced chemical vapor deposition.</claim-text></claim><claim id="c-en-01-0008" num="0008"><claim-text>A photoelectric conversion device comprising<br/>
a photoelectric conversion region (101, 111) where are arranged a plurality of pixels including a photoelectric conversion element (1, 33, 35), a transfer MOS transistor (2) for transferring an electric charge generated at the photoelectric conversion element (1, 33, 35) to a floating diffusion region (3) and an amplifying MOS transistor (5) of which a gate is connected to the floating diffusion region (3), and<br/>
a peripheral circuit region (102, 112) where is located a peripheral MOS transistor for performing at least one of driving the transfer MOS transistor and processing a signal read from the photoelectric conversion region, the photoelectric conversion region and the peripheral circuit region being arranged on the same semiconductor substrate, wherein<br/>
wherein the photoelectric conversion device comprises<br/>
an insulating film (36a, 37a) covering the photoelectric conversion region except for bottoms of contact plugs in contact holes (41a);<br/>
<!-- EPO <DP n="44"> --><b>characterized by</b><br/>
a side spacer (36b, 37b) formed by the insulating film on a side wall of a gate electrode (42) of the peripheral MOS transistor; wherein<br/>
impurity concentrations of a source region (43) and a drain region (43) of the peripheral MOS transistor are higher than an impurity concentration of the floating diffusion region, and<br/>
the photoelectric conversion device does not comprise a side spacer on side walls of the amplifying MOS transistor and the transfer MOS transistor.</claim-text></claim></claims><claims mxw-id="PCLM56977957" lang="FR" load-source="patent-office"><!-- EPO <DP n="49"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Procédé de production d'un dispositif de conversion photoélectrique, comprenant :
<claim-text>une région de conversion photoélectrique (101, 111) dans laquelle sont agencés une pluralité de pixels comportant un élément de conversion photoélectrique (1, 33, 35), un transistor MOS de transfert (2) pour transférer une charge électrique générée dans l'élément de conversion photoélectrique (1, 33, 35) à une région de diffusion flottante (3) et un transistor MOS d'amplification (5) dont une grille est connectée à la région de diffusion flottante (3), et</claim-text>
<claim-text>une région de circuit périphérique (102, 112) dans laquelle se trouve un transistor MOS périphérique destiné à effectuer au moins l'un d'une attaque du transistor MOS de transfert et d'un traitement d'un signal lu depuis la région de conversion photoélectrique, la région de conversion photoélectrique et la région de circuit périphérique étant agencées sur le même substrat semi-conducteur, dans lequel</claim-text>
<claim-text>le procédé de production comprend les étapes consistant à :
<claim-text>former des électrodes de grille (31, 32, 42) du transistor MOS de transfert, du transistor MOS d'amplification et du transistor MOS périphérique ;</claim-text>
<claim-text>implanter des ions d'un premier type de conductivité en utilisant les électrodes de grille comme masque;</claim-text></claim-text>
<claim-text>former un film d'isolation (36, 37) en recouvrant la région de conversion photoélectrique et la région de circuit périphérique;</claim-text>
<claim-text><b>caractérisé par</b></claim-text>
<claim-text>le fait de former un élément d'espacement latéral (36b, 37b) sur une paroi latérale de l'électrode de grille du transistor MOS périphérique en protégeant le film d'isolation formé dans la région de conversion photoélectrique par un masque et en gravant en retrait le film d'isolation formé dans la région de circuit périphérique sans former d'élément d'espacement latéral sur les parois latérales du transistor MOS d'amplification et du transistor MOS de transfert ; et</claim-text>
<claim-text>former une région de source (43) et une région de drain (43) du transistor MOS périphérique en implantant les ions d'impureté du premier type de<!-- EPO <DP n="50"> --> conductivité, le film d'isolation formé dans la région de conversion photoélectrique et l'élément d'espacement étant sous la forme d'un masque de façon que les concentrations en impuretés de la région de source et de la région de drain du transistor MOS périphérique soient supérieures à la concentration en impuretés de la région de diffusion flottante.</claim-text></claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>Procédé de production du dispositif de conversion photoélectrique selon la revendication 1, le procédé comprenant en outre :
<claim-text>une étape consistant à former un film d'isolation intercouches (40) dans des conditions dans lesquelles les concentrations en impuretés de la région de drain et de la région de source du transistor périphérique sont supérieures à la concentration en impuretés de la région de diffusion flottante.</claim-text></claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>Procédé de production du dispositif de conversion photoélectrique selon la revendication 1 ou 2, le procédé de production comprenant en outre les étapes consistant à :
<claim-text>former le film d'isolation intercouches de façon à recouvrir la totalité de la région de conversion photoélectrique et de la région de circuit périphérique ; former des trous de contact dans des régions du film d'isolation intercouches qui correspondent à la région de diffusion flottante à la région de source et à la région de drain du transistor MOS périphérique ; et</claim-text>
<claim-text>implanter les ions d'impuretés du premier type de conductivité dans les trous de contact de façon auto-alignée.</claim-text></claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>Procédé de production du dispositif de conversion photoélectrique selon la revendication 3,<br/>
dans lequel le film d'isolation comporte un film de nitrure de silicium, le film de nitrure de silicium étant utilisé comme élément d'arrêt de la gravure destiné à former des trous de contact pour des fiches de contact connectées à la région de source et à la région de drain du transistor MOS d'amplification.</claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>Procédé de production d'un dispositif de conversion photoélectrique selon l'une quelconque des revendications 1 à 4,<br/>
<!-- EPO <DP n="51"> -->dans lequel le film d'isolation présente une structure empilée comportant un film d'oxyde de silicium et un film de nitrure de silicium.</claim-text></claim><claim id="c-fr-01-0006" num="0006"><claim-text>Procédé de production du dispositif de conversion photoélectrique selon l'une quelconque des revendications 1 à 4,<br/>
dans lequel le film d'isolation (40) comporte un film de nitrure de silicium et est soumis à un traitement thermique à 350°C ou plus après avoir été formé sous la forme du film de nitrure.</claim-text></claim><claim id="c-fr-01-0007" num="0007"><claim-text>Procédé de production du dispositif de conversion photoélectrique selon la revendication 6,<br/>
dans lequel le film de nitrure de silicium est formé par dépôt chimique en phase vapeur assisté par plasma.</claim-text></claim><claim id="c-fr-01-0008" num="0008"><claim-text>Dispositif de conversion photoélectrique, comprenant :
<claim-text>une région de conversion photoélectrique (101, 111) dans laquelle sont agencés une pluralité de pixels comportant un élément de conversion photoélectrique (1, 33, 35), un transistor MOS de transfert (2) pour transférer une charge électrique générée sur l'élément de conversion photoélectrique (1, 33, 35) à une région de diffusion flottante (3) et un transistor MOS d'amplification (5) dont une grille est connectée à la région de diffusion flottante (3), et</claim-text>
<claim-text>une région de circuit périphérique (102, 112) dans laquelle se trouve un transistor MOS périphérique destiné à effectuer au moins l'un d'une attaque du transistor MOS de transfert et d'un traitement d'un signal lu depuis la région de conversion photoélectrique, la région de conversion photoélectrique et la région de circuit périphérique étant agencées sur le même substrat semi-conducteur, dans lequel</claim-text>
<claim-text>le dispositif de conversion photoélectrique comprend :
<claim-text>un film d'isolation (36a, 36a) recouvrant la région de conversion photoélectrique à l'exception des fonds de fiches de contact dans des trous de contact (41a) ;</claim-text></claim-text>
<claim-text><b>caractérisé par</b><!-- EPO <DP n="52"> --></claim-text>
<claim-text>un élément d'espacement latéral (36b, 37b) formé par le film d'isolation sur une paroi latérale d'une électrode de grille (42) du transistor MOS périphérique ; dans lequel</claim-text>
<claim-text>les concentrations en impuretés d'une région de source (43) et d'une région de drain (43) du transistor MOS périphérique sont supérieures à une concentration en impuretés de la région de diffusion flottante, et</claim-text>
<claim-text>le dispositif de conversion photoélectrique ne comprend pas d'élément d'espacement latéral sur des parois latérales du transistor MOS d'amplification et du transistor MOS de transfert.</claim-text></claim-text></claim></claims><drawings mxw-id="PDW16668439" load-source="patent-office"><!-- EPO <DP n="53"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="126" he="162" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="54"> --><figure id="f0002" num="2A,2B"><img id="if0002" file="imgf0002.tif" wi="165" he="203" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="55"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="116" he="149" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="56"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="104" he="211" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="57"> --><figure id="f0005" num="5A,5B,5C,5D,5E"><img id="if0005" file="imgf0005.tif" wi="165" he="230" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="58"> --><figure id="f0006" num="6"><img id="if0006" file="imgf0006.tif" wi="105" he="189" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="59"> --><figure id="f0007" num="7"><img id="if0007" file="imgf0007.tif" wi="117" he="186" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="60"> --><figure id="f0008" num="8"><img id="if0008" file="imgf0008.tif" wi="109" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="61"> --><figure id="f0009" num="9"><img id="if0009" file="imgf0009.tif" wi="108" he="182" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="62"> --><figure id="f0010" num="10"><img id="if0010" file="imgf0010.tif" wi="124" he="228" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
