{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565417289899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565417289899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 10 14:08:09 2019 " "Processing started: Sat Aug 10 14:08:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565417289899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565417289899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hsc -c hsc " "Command: quartus_map --read_settings_files=on --write_settings_files=off hsc -c hsc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565417289899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1565417290852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/ddr2_controller_example_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/ddr2_controller_example_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_example_top " "Found entity 1: ddr2_controller_example_top" {  } { { "ip_core/DDR2/ddr2_controller_example_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/loopback_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/loopback_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 loopback_fifo " "Found entity 1: loopback_fifo" {  } { { "ip_core/FIFO/loopback_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/FIFO/loopback_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/pll/pll_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/pll/pll_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_controller " "Found entity 1: pll_controller" {  } { { "ip_core/PLL/pll_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/PLL/pll_controller.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/fpga_ddr2/rtl/usb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/fpga_ddr2/rtl/usb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_controller " "Found entity 1: usb_controller" {  } { { "../rtl/usb_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/usb_controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/fpga_ddr2/rtl/sys_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/fpga_ddr2/rtl/sys_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_ctrl " "Found entity 1: sys_ctrl" {  } { { "../rtl/sys_ctrl.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/sys_ctrl.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/fpga_ddr2/rtl/led_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/fpga_ddr2/rtl/led_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_controller " "Found entity 1: led_controller" {  } { { "../rtl/led_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/led_controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/fpga_ddr2/rtl/hsc_ddr2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/fpga_ddr2/rtl/hsc_ddr2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 hsc_ddr2_top " "Found entity 1: hsc_ddr2_top" {  } { { "../rtl/hsc_ddr2_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/fpga_ddr2/rtl/hsc_ddr2_fifoctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/fpga_ddr2/rtl/hsc_ddr2_fifoctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hsc_ddr2_fifoctl " "Found entity 1: hsc_ddr2_fifoctl" {  } { { "../rtl/hsc_ddr2_fifoctl.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_fifoctl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/fpga_ddr2/rtl/hsc.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/fpga_ddr2/rtl/hsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hsc " "Found entity 1: hsc" {  } { { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/fpga_ddr2/rtl/ddr2_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/fpga_ddr2/rtl/ddr2_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_test " "Found entity 1: ddr2_test" {  } { { "../rtl/ddr2_test.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/ddr2_test.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/wr_fifo/wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/wr_fifo/wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr_fifo " "Found entity 1: wr_fifo" {  } { { "ip_core/FIFO/wr_fifo/wr_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/FIFO/wr_fifo/wr_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/rd_fifo/rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/rd_fifo/rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd_fifo " "Found entity 1: rd_fifo" {  } { { "ip_core/FIFO/rd_fifo/rd_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/FIFO/rd_fifo/rd_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/ddr2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/ddr2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller " "Found entity 1: ddr2_controller" {  } { { "ip_core/DDR2/ddr2_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417290992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417290992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/ddr2_controller_alt_mem_ddrx_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/ddr2_controller_alt_mem_ddrx_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_alt_mem_ddrx_controller_top " "Found entity 1: ddr2_controller_alt_mem_ddrx_controller_top" {  } { { "ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(30) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(30): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "ip_core/DDR2/alt_mem_ddrx_addr_cmd.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_addr_cmd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "ip_core/DDR2/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_addr_cmd_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(137) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(137): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(139) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(139): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(144) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(144): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 144 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(169) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(169): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 169 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(170) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(170): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 170 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(141) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(141): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(190) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(190): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 190 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(242) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(242): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(243) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(243): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(244) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(244): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 244 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(245) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(245): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(246) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(246): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(247) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(247): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(248) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(248): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(249) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(249): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 249 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(250) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(250): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(161) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(161): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(162) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(162): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(163) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(163): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(164) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(164): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(238) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(238): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(239) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(239): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(240) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(240): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(241) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(241): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(171) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(171): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 171 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(173) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(173): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(273) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(273): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(143) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(143): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(180) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(180): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 180 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(181) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(181): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 181 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(138) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(138): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(140) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(140): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(159) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(159): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "ip_core/DDR2/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ddr2_odt_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "ip_core/DDR2/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ddr3_odt_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "ip_core/DDR2/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_lpddr2_addr_cmd.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "ip_core/DDR2/alt_mem_ddrx_odt_gen.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_odt_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(101) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(101): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_rdwr_data_tmg.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "ip_core/DDR2/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_rdwr_data_tmg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "ip_core/DDR2/alt_mem_ddrx_arbiter.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_arbiter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "ip_core/DDR2/alt_mem_ddrx_burst_gen.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_burst_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "ip_core/DDR2/alt_mem_ddrx_cmd_gen.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_cmd_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(47) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(47): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(48) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(48): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(49) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(49): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(50) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(50): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(51) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(51): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(52) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(52): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(53) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(53): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(54) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(54): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(55) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(55): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(56) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(56): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(57) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(57): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(58) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(58): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(59) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(59): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(20): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(19) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(19): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(21) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(21): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(18) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(18): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(23) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(23): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(24) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(24): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(25) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(25): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "ip_core/DDR2/alt_mem_ddrx_csr.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_csr.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "ip_core/DDR2/alt_mem_ddrx_buffer.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_buffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "ip_core/DDR2/alt_mem_ddrx_buffer_manager.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_buffer_manager.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "ip_core/DDR2/alt_mem_ddrx_burst_tracking.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_burst_tracking.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "ip_core/DDR2/alt_mem_ddrx_dataid_manager.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_dataid_manager.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "ip_core/DDR2/alt_mem_ddrx_list.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_list.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "ip_core/DDR2/alt_mem_ddrx_rdata_path.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_rdata_path.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "ip_core/DDR2/alt_mem_ddrx_wdata_path.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_wdata_path.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_define.iv 0 0 " "Found 0 design units, including 0 entities, in source file ip_core/ddr2/alt_mem_ddrx_define.iv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file ip_core/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_decoder_32_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291248 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_decoder_32_syn.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291248 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_decoder_32_syn.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file ip_core/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_decoder_64_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291326 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_decoder_64_syn.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291326 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_decoder_64_syn.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file ip_core/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder_32_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291394 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder_32_syn.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file ip_core/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder_64_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291453 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder_64_syn.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565417291458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "ip_core/DDR2/alt_mem_ddrx_input_if.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_input_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "ip_core/DDR2/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_mm_st_converter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "ip_core/DDR2/alt_mem_ddrx_rank_timer.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_rank_timer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "ip_core/DDR2/alt_mem_ddrx_sideband.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_sideband.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "ip_core/DDR2/alt_mem_ddrx_tbp.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_tbp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "ip_core/DDR2/alt_mem_ddrx_timing_param.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_timing_param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/ddr2_controller_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/ddr2_controller_phy_alt_mem_phy_seq_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_phy_alt_mem_phy_seq_wrapper " "Found entity 1: ddr2_controller_phy_alt_mem_phy_seq_wrapper" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq_wrapper.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/ddr2_controller_phy_alt_mem_phy_seq.vhd 25 8 " "Found 25 design units, including 8 entities, in source file ip_core/ddr2/ddr2_controller_phy_alt_mem_phy_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_controller_phy_alt_mem_phy_constants_pkg " "Found design unit 1: ddr2_controller_phy_alt_mem_phy_constants_pkg" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddr2_controller_phy_alt_mem_phy_record_pkg " "Found design unit 2: ddr2_controller_phy_alt_mem_phy_record_pkg" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ddr2_controller_phy_alt_mem_phy_record_pkg-body " "Found design unit 3: ddr2_controller_phy_alt_mem_phy_record_pkg-body" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ddr2_controller_phy_alt_mem_phy_addr_cmd_pkg " "Found design unit 4: ddr2_controller_phy_alt_mem_phy_addr_cmd_pkg" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ddr2_controller_phy_alt_mem_phy_addr_cmd_pkg-body " "Found design unit 5: ddr2_controller_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ddr2_controller_phy_alt_mem_phy_iram_addr_pkg " "Found design unit 6: ddr2_controller_phy_alt_mem_phy_iram_addr_pkg" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ddr2_controller_phy_alt_mem_phy_iram_addr_pkg-body " "Found design unit 7: ddr2_controller_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ddr2_controller_phy_alt_mem_phy_regs_pkg " "Found design unit 8: ddr2_controller_phy_alt_mem_phy_regs_pkg" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ddr2_controller_phy_alt_mem_phy_regs_pkg-body " "Found design unit 9: ddr2_controller_phy_alt_mem_phy_regs_pkg-body" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ddr2_controller_phy_alt_mem_phy_mmi-struct " "Found design unit 10: ddr2_controller_phy_alt_mem_phy_mmi-struct" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ddr2_controller_phy_alt_mem_phy_admin-struct " "Found design unit 11: ddr2_controller_phy_alt_mem_phy_admin-struct" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ddr2_controller_phy_alt_mem_phy_iram_ram-struct " "Found design unit 12: ddr2_controller_phy_alt_mem_phy_iram_ram-struct" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 6801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ddr2_controller_phy_alt_mem_phy_iram-struct " "Found design unit 13: ddr2_controller_phy_alt_mem_phy_iram-struct" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 6945 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ddr2_controller_phy_alt_mem_phy_dgrb-struct " "Found design unit 14: ddr2_controller_phy_alt_mem_phy_dgrb-struct" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 7841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ddr2_controller_phy_alt_mem_phy_dgwb-rtl " "Found design unit 15: ddr2_controller_phy_alt_mem_phy_dgwb-rtl" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 10974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ddr2_controller_phy_alt_mem_phy_ctrl-struct " "Found design unit 16: ddr2_controller_phy_alt_mem_phy_ctrl-struct" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 11624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ddr2_controller_phy_alt_mem_phy_seq-struct " "Found design unit 17: ddr2_controller_phy_alt_mem_phy_seq-struct" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 12890 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_phy_alt_mem_phy_mmi " "Found entity 1: ddr2_controller_phy_alt_mem_phy_mmi" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_controller_phy_alt_mem_phy_admin " "Found entity 2: ddr2_controller_phy_alt_mem_phy_admin" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_controller_phy_alt_mem_phy_iram_ram " "Found entity 3: ddr2_controller_phy_alt_mem_phy_iram_ram" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 6784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_controller_phy_alt_mem_phy_iram " "Found entity 4: ddr2_controller_phy_alt_mem_phy_iram" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 6888 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_controller_phy_alt_mem_phy_dgrb " "Found entity 5: ddr2_controller_phy_alt_mem_phy_dgrb" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 7735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_controller_phy_alt_mem_phy_dgwb " "Found entity 6: ddr2_controller_phy_alt_mem_phy_dgwb" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 10907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_controller_phy_alt_mem_phy_ctrl " "Found entity 7: ddr2_controller_phy_alt_mem_phy_ctrl" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 11559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_controller_phy_alt_mem_phy_seq " "Found entity 8: ddr2_controller_phy_alt_mem_phy_seq" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 12667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/ddr2_controller_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/ddr2_controller_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_phy " "Found entity 1: ddr2_controller_phy" {  } { { "ip_core/DDR2/ddr2_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/ddr2_controller_phy_alt_mem_phy.v 12 12 " "Found 12 design units, including 12 entities, in source file ip_core/ddr2/ddr2_controller_phy_alt_mem_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_phy_alt_mem_phy " "Found entity 1: ddr2_controller_phy_alt_mem_phy" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_controller_phy_alt_mem_phy_clk_reset " "Found entity 2: ddr2_controller_phy_alt_mem_phy_clk_reset" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_controller_phy_alt_mem_phy_ac " "Found entity 3: ddr2_controller_phy_alt_mem_phy_ac" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1782 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_controller_phy_alt_mem_phy_addr_cmd " "Found entity 4: ddr2_controller_phy_alt_mem_phy_addr_cmd" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_controller_phy_alt_mem_phy_dp_io " "Found entity 5: ddr2_controller_phy_alt_mem_phy_dp_io" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_controller_phy_alt_mem_phy_read_dp " "Found entity 6: ddr2_controller_phy_alt_mem_phy_read_dp" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_controller_phy_alt_mem_phy_write_dp_fr " "Found entity 7: ddr2_controller_phy_alt_mem_phy_write_dp_fr" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_controller_phy_alt_mem_phy_rdata_valid " "Found entity 8: ddr2_controller_phy_alt_mem_phy_rdata_valid" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""} { "Info" "ISGN_ENTITY_NAME" "9 ddr2_controller_phy_alt_mem_phy_mux " "Found entity 9: ddr2_controller_phy_alt_mem_phy_mux" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""} { "Info" "ISGN_ENTITY_NAME" "10 ddr2_controller_phy_alt_mem_phy_mimic " "Found entity 10: ddr2_controller_phy_alt_mem_phy_mimic" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 4271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""} { "Info" "ISGN_ENTITY_NAME" "11 ddr2_controller_phy_alt_mem_phy_mimic_debug " "Found entity 11: ddr2_controller_phy_alt_mem_phy_mimic_debug" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 4526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""} { "Info" "ISGN_ENTITY_NAME" "12 ddr2_controller_phy_alt_mem_phy_reset_pipe " "Found entity 12: ddr2_controller_phy_alt_mem_phy_reset_pipe" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 4758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddr2/ddr2_controller_phy_alt_mem_phy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddr2/ddr2_controller_phy_alt_mem_phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_phy_alt_mem_phy_pll " "Found entity 1: ddr2_controller_phy_alt_mem_phy_pll" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417291969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417291969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hsc " "Elaborating entity \"hsc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1565417294274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_ctrl sys_ctrl:u1_sys_ctrl " "Elaborating entity \"sys_ctrl\" for hierarchy \"sys_ctrl:u1_sys_ctrl\"" {  } { { "../rtl/hsc.v" "u1_sys_ctrl" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_controller sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst " "Elaborating entity \"pll_controller\" for hierarchy \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\"" {  } { { "../rtl/sys_ctrl.v" "pll_controller_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/sys_ctrl.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\"" {  } { { "ip_core/PLL/pll_controller.v" "altpll_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/PLL/pll_controller.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\"" {  } { { "ip_core/PLL/pll_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/PLL/pll_controller.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417294346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component " "Instantiated megafunction \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 5000 " "Parameter \"clk1_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 13 " "Parameter \"clk3_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_controller " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_controller\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294348 ""}  } { { "ip_core/PLL/pll_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/PLL/pll_controller.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417294348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_controller_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_controller_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_controller_altpll " "Found entity 1: pll_controller_altpll" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417294435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417294435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_controller_altpll sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated " "Elaborating entity \"pll_controller_altpll\" for hierarchy \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_controller led_controller:u2_led_controller " "Elaborating entity \"led_controller\" for hierarchy \"led_controller:u2_led_controller\"" {  } { { "../rtl/hsc.v" "u2_led_controller" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_controller usb_controller:u3_usb_controller " "Elaborating entity \"usb_controller\" for hierarchy \"usb_controller:u3_usb_controller\"" {  } { { "../rtl/hsc.v" "u3_usb_controller" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loopback_fifo usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst " "Elaborating entity \"loopback_fifo\" for hierarchy \"usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\"" {  } { { "../rtl/usb_controller.v" "loopback_fifo_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/usb_controller.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\"" {  } { { "ip_core/FIFO/loopback_fifo.v" "scfifo_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/FIFO/loopback_fifo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\"" {  } { { "ip_core/FIFO/loopback_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/FIFO/loopback_fifo.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417294530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294530 ""}  } { { "ip_core/FIFO/loopback_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/FIFO/loopback_fifo.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417294530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d731 " "Found entity 1: scfifo_d731" {  } { { "db/scfifo_d731.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/scfifo_d731.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417294618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417294618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d731 usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated " "Elaborating entity \"scfifo_d731\" for hierarchy \"usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kd31 " "Found entity 1: a_dpfifo_kd31" {  } { { "db/a_dpfifo_kd31.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_kd31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417294643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417294643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kd31 usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\|a_dpfifo_kd31:dpfifo " "Elaborating entity \"a_dpfifo_kd31\" for hierarchy \"usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\|a_dpfifo_kd31:dpfifo\"" {  } { { "db/scfifo_d731.tdf" "dpfifo" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/scfifo_d731.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_fefifo_jaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417294667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417294667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\|a_dpfifo_kd31:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\|a_dpfifo_kd31:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_kd31.tdf" "fifo_state" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_kd31.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_op7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417294759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417294759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\|a_dpfifo_kd31:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\|a_dpfifo_kd31:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_fefifo_jaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_q911.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_q911.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_q911 " "Found entity 1: dpram_q911" {  } { { "db/dpram_q911.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dpram_q911.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417294840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417294840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_q911 usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\|a_dpfifo_kd31:dpfifo\|dpram_q911:FIFOram " "Elaborating entity \"dpram_q911\" for hierarchy \"usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\|a_dpfifo_kd31:dpfifo\|dpram_q911:FIFOram\"" {  } { { "db/a_dpfifo_kd31.tdf" "FIFOram" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_kd31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6k1 " "Found entity 1: altsyncram_c6k1" {  } { { "db/altsyncram_c6k1.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altsyncram_c6k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417294929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417294929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c6k1 usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\|a_dpfifo_kd31:dpfifo\|dpram_q911:FIFOram\|altsyncram_c6k1:altsyncram1 " "Elaborating entity \"altsyncram_c6k1\" for hierarchy \"usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\|a_dpfifo_kd31:dpfifo\|dpram_q911:FIFOram\|altsyncram_c6k1:altsyncram1\"" {  } { { "db/dpram_q911.tdf" "altsyncram1" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dpram_q911.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417294931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_cpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\|a_dpfifo_kd31:dpfifo\|cntr_cpb:rd_ptr_count " "Elaborating entity \"cntr_cpb\" for hierarchy \"usb_controller:u3_usb_controller\|loopback_fifo:loopback_fifo_inst\|scfifo:scfifo_component\|scfifo_d731:auto_generated\|a_dpfifo_kd31:dpfifo\|cntr_cpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_kd31.tdf" "rd_ptr_count" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_kd31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsc_ddr2_top hsc_ddr2_top:u4_hsc_ddr2_top " "Elaborating entity \"hsc_ddr2_top\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\"" {  } { { "../rtl/hsc.v" "u4_hsc_ddr2_top" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsc_ddr2_fifoctl hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl " "Elaborating entity \"hsc_ddr2_fifoctl\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\"" {  } { { "../rtl/hsc_ddr2_top.v" "u_hsc_ddr2_fifoctl" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_fifo hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst " "Elaborating entity \"wr_fifo\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\"" {  } { { "../rtl/hsc_ddr2_fifoctl.v" "wr_fifo_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_fifoctl.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ip_core/FIFO/wr_fifo/wr_fifo.v" "dcfifo_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/FIFO/wr_fifo/wr_fifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ip_core/FIFO/wr_fifo/wr_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/FIFO/wr_fifo/wr_fifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295159 ""}  } { { "ip_core/FIFO/wr_fifo/wr_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/FIFO/wr_fifo/wr_fifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417295159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_glj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_glj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_glj1 " "Found entity 1: dcfifo_glj1" {  } { { "db/dcfifo_glj1.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dcfifo_glj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_glj1 hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated " "Elaborating entity \"dcfifo_glj1\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_glj1.tdf" "rdptr_g_gray2bin" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dcfifo_glj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_glj1.tdf" "rdptr_g1p" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dcfifo_glj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_glj1.tdf" "wrptr_g1p" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dcfifo_glj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_am31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_am31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_am31 " "Found entity 1: altsyncram_am31" {  } { { "db/altsyncram_am31.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altsyncram_am31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_am31 hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|altsyncram_am31:fifo_ram " "Elaborating entity \"altsyncram_am31\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|altsyncram_am31:fifo_ram\"" {  } { { "db/dcfifo_glj1.tdf" "fifo_ram" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dcfifo_glj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_glj1.tdf" "rs_brp" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dcfifo_glj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/alt_synch_pipe_rld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\"" {  } { { "db/dcfifo_glj1.tdf" "rs_dgwp" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dcfifo_glj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe13" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/alt_synch_pipe_rld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/alt_synch_pipe_sld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\"" {  } { { "db/dcfifo_glj1.tdf" "ws_dgrp" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dcfifo_glj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe16" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/alt_synch_pipe_sld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_glj1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_glj1.tdf" "rdempty_eq_comp" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dcfifo_glj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_fifo hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst " "Elaborating entity \"rd_fifo\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\"" {  } { { "../rtl/hsc_ddr2_fifoctl.v" "rd_fifo_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_fifoctl.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ip_core/FIFO/rd_fifo/rd_fifo.v" "dcfifo_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/FIFO/rd_fifo/rd_fifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ip_core/FIFO/rd_fifo/rd_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/FIFO/rd_fifo/rd_fifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295844 ""}  } { { "ip_core/FIFO/rd_fifo/rd_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/FIFO/rd_fifo/rd_fifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417295844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3mj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3mj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3mj1 " "Found entity 1: dcfifo_3mj1" {  } { { "db/dcfifo_3mj1.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dcfifo_3mj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3mj1 hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_3mj1:auto_generated " "Elaborating entity \"dcfifo_3mj1\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_3mj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/alt_synch_pipe_tld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_3mj1:auto_generated\|alt_synch_pipe_tld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_3mj1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\"" {  } { { "db/dcfifo_3mj1.tdf" "rs_dgwp" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dcfifo_3mj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417295986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417295986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_3mj1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\|dffpipe_se9:dffpipe5 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_3mj1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\|dffpipe_se9:dffpipe5\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe5" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/alt_synch_pipe_tld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417295988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_uld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_uld " "Found entity 1: alt_synch_pipe_uld" {  } { { "db/alt_synch_pipe_uld.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/alt_synch_pipe_uld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417296016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417296016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_uld hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_3mj1:auto_generated\|alt_synch_pipe_uld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_uld\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_3mj1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\"" {  } { { "db/dcfifo_3mj1.tdf" "ws_dgrp" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dcfifo_3mj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417296039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417296039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_3mj1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_te9:dffpipe8 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_3mj1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_te9:dffpipe8\"" {  } { { "db/alt_synch_pipe_uld.tdf" "dffpipe8" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/alt_synch_pipe_uld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller " "Elaborating entity \"ddr2_controller\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\"" {  } { { "../rtl/hsc_ddr2_top.v" "u_ddr2_controller" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296054 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip_core/ddr2/ddr2_controller_controller_phy.v 1 1 " "Using design file ip_core/ddr2/ddr2_controller_controller_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_controller_phy " "Found entity 1: ddr2_controller_controller_phy" {  } { { "ddr2_controller_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_controller_phy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417296078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1565417296078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_controller_phy hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst " "Elaborating entity \"ddr2_controller_controller_phy\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\"" {  } { { "ip_core/DDR2/ddr2_controller.v" "ddr2_controller_controller_phy_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_alt_mem_ddrx_controller_top hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst " "Elaborating entity \"ddr2_controller_alt_mem_ddrx_controller_top\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\"" {  } { { "ddr2_controller_controller_phy.v" "ddr2_controller_alt_mem_ddrx_controller_top_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_controller_phy.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst\"" {  } { { "ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(141) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(141): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "ip_core/DDR2/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_mm_st_converter.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417296100 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\"" {  } { { "ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller_st_top.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(1009) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1009): truncated value with size 32 to match size of target (2)" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1565417296132 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(1010) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1010): truncated value with size 32 to match size of target (2)" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1565417296133 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "input_if_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "tbp_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_addr_cmd_wrap.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_odt_gen.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_odt_gen.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_wdata_path.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_wdata_path.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_wdata_path.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_wdata_path.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_dataid_manager.v" "burstcount_list" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_dataid_manager.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_wdata_path.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_buffer.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417296398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296399 ""}  } { { "ip_core/DDR2/alt_mem_ddrx_buffer.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417296399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vll1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vll1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vll1 " "Found entity 1: altsyncram_vll1" {  } { { "db/altsyncram_vll1.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altsyncram_vll1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417296498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417296498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vll1 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_vll1:auto_generated " "Elaborating entity \"altsyncram_vll1\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_vll1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_wdata_path.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_buffer.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296527 ""}  } { { "ip_core/DDR2/alt_mem_ddrx_buffer.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417296527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lil1 " "Found entity 1: altsyncram_lil1" {  } { { "db/altsyncram_lil1.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altsyncram_lil1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417296605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417296605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lil1 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_lil1:auto_generated " "Elaborating entity \"altsyncram_lil1\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_lil1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_wdata_path.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417296708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296708 ""}  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417296708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5841 " "Found entity 1: scfifo_5841" {  } { { "db/scfifo_5841.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/scfifo_5841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417296783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417296783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5841 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated " "Elaborating entity \"scfifo_5841\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ej31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ej31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ej31 " "Found entity 1: a_dpfifo_ej31" {  } { { "db/a_dpfifo_ej31.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_ej31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417296820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417296820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ej31 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo " "Elaborating entity \"a_dpfifo_ej31\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\"" {  } { { "db/scfifo_5841.tdf" "dpfifo" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/scfifo_5841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jrd1 " "Found entity 1: altsyncram_jrd1" {  } { { "db/altsyncram_jrd1.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altsyncram_jrd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417296947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417296947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jrd1 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|altsyncram_jrd1:FIFOram " "Elaborating entity \"altsyncram_jrd1\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|altsyncram_jrd1:FIFOram\"" {  } { { "db/a_dpfifo_ej31.tdf" "FIFOram" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_ej31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417296949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417297026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417297026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ej31.tdf" "almost_full_comparer" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_ej31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:three_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:three_comparison\"" {  } { { "db/a_dpfifo_ej31.tdf" "three_comparison" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_ej31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417297133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417297133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ej31.tdf" "rd_ptr_msb" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_ej31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417297214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417297214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_ej31.tdf" "usedw_counter" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_ej31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417297298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417297298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_ej31.tdf" "wr_ptr" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_ej31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_rdata_path.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417297366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 44 " "Parameter \"lpm_width\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297366 ""}  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417297366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_o941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_o941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o941 " "Found entity 1: scfifo_o941" {  } { { "db/scfifo_o941.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/scfifo_o941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417297462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417297462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o941 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated " "Elaborating entity \"scfifo_o941\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1l31 " "Found entity 1: a_dpfifo_1l31" {  } { { "db/a_dpfifo_1l31.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_1l31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417297488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417297488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1l31 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\|a_dpfifo_1l31:dpfifo " "Elaborating entity \"a_dpfifo_1l31\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\|a_dpfifo_1l31:dpfifo\"" {  } { { "db/scfifo_o941.tdf" "dpfifo" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/scfifo_o941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pud1 " "Found entity 1: altsyncram_pud1" {  } { { "db/altsyncram_pud1.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altsyncram_pud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417297594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417297594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pud1 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\|a_dpfifo_1l31:dpfifo\|altsyncram_pud1:FIFOram " "Elaborating entity \"altsyncram_pud1\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\|a_dpfifo_1l31:dpfifo\|altsyncram_pud1:FIFOram\"" {  } { { "db/a_dpfifo_1l31.tdf" "FIFOram" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_1l31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417297682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417297682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\|a_dpfifo_1l31:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\|a_dpfifo_1l31:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_1l31.tdf" "almost_full_comparer" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_1l31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\|a_dpfifo_1l31:dpfifo\|cmpr_hs8:three_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\|a_dpfifo_1l31:dpfifo\|cmpr_hs8:three_comparison\"" {  } { { "db/a_dpfifo_1l31.tdf" "three_comparison" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_1l31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417297780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417297780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\|a_dpfifo_1l31:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\|a_dpfifo_1l31:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_1l31.tdf" "usedw_counter" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_1l31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417297867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417297867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\|a_dpfifo_1l31:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_o941:auto_generated\|a_dpfifo_1l31:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_1l31.tdf" "wr_ptr" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_1l31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_rdata_path.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417297920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 38 " "Parameter \"lpm_width\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417297920 ""}  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417297920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b841 " "Found entity 1: scfifo_b841" {  } { { "db/scfifo_b841.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/scfifo_b841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417298024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417298024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b841 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_b841:auto_generated " "Elaborating entity \"scfifo_b841\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_b841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kj31 " "Found entity 1: a_dpfifo_kj31" {  } { { "db/a_dpfifo_kj31.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_kj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417298052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417298052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kj31 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_b841:auto_generated\|a_dpfifo_kj31:dpfifo " "Elaborating entity \"a_dpfifo_kj31\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_b841:auto_generated\|a_dpfifo_kj31:dpfifo\"" {  } { { "db/scfifo_b841.tdf" "dpfifo" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/scfifo_b841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrd1 " "Found entity 1: altsyncram_vrd1" {  } { { "db/altsyncram_vrd1.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altsyncram_vrd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417298138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417298138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vrd1 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_b841:auto_generated\|a_dpfifo_kj31:dpfifo\|altsyncram_vrd1:FIFOram " "Elaborating entity \"altsyncram_vrd1\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_b841:auto_generated\|a_dpfifo_kj31:dpfifo\|altsyncram_vrd1:FIFOram\"" {  } { { "db/a_dpfifo_kj31.tdf" "FIFOram" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_kj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_rdata_path.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_rdata_path.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_rdata_path.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417298230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298230 ""}  } { { "ip_core/DDR2/alt_mem_ddrx_fifo.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417298230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_j941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_j941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_j941 " "Found entity 1: scfifo_j941" {  } { { "db/scfifo_j941.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/scfifo_j941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417298305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417298305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_j941 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated " "Elaborating entity \"scfifo_j941\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sk31 " "Found entity 1: a_dpfifo_sk31" {  } { { "db/a_dpfifo_sk31.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_sk31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417298328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417298328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sk31 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo " "Elaborating entity \"a_dpfifo_sk31\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\"" {  } { { "db/scfifo_j941.tdf" "dpfifo" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/scfifo_j941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fud1 " "Found entity 1: altsyncram_fud1" {  } { { "db/altsyncram_fud1.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altsyncram_fud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417298413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417298413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fud1 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\|altsyncram_fud1:FIFOram " "Elaborating entity \"altsyncram_fud1\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\|altsyncram_fud1:FIFOram\"" {  } { { "db/a_dpfifo_sk31.tdf" "FIFOram" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_dpfifo_sk31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_rdata_path.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_buffer.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 33 " "Parameter \"width_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 33 " "Parameter \"width_b\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298457 ""}  } { { "ip_core/DDR2/alt_mem_ddrx_buffer.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417298457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pl1 " "Found entity 1: altsyncram_7pl1" {  } { { "db/altsyncram_7pl1.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altsyncram_7pl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417298546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417298546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pl1 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_7pl1:auto_generated " "Elaborating entity \"altsyncram_7pl1\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_7pl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_ecc_encoder.v(190) " "Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(190): truncated value with size 32 to match size of target (8)" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1565417298574 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder.v" "encoder_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32_altecc_encoder\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder_32_syn.v" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder_32_syn.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_altecc_decoder\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_decoder_32_syn.v" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_decoder_32_syn.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_decode hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_decode\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_decoder_32_syn.v" "error_bit_decoder" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_decoder_32_syn.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "sideband_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "ip_core/DDR2/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_controller.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst " "Elaborating entity \"ddr2_controller_phy\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\"" {  } { { "ddr2_controller_controller_phy.v" "ddr2_controller_phy_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_controller_phy.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\"" {  } { { "ip_core/DDR2/ddr2_controller_phy.v" "ddr2_controller_phy_alt_mem_phy_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_mem_dqs ddr2_controller_phy_alt_mem_phy.v(462) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(462): object \"ctl_mem_dqs\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417298801 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_dp_io hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_dp_io\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "dpio" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborating entity \"altddio_in\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "dqs_group\[0\].dq\[0\].dqi" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417298855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298855 ""}  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417298855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_9gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_9gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_9gd " "Found entity 1: ddio_in_9gd" {  } { { "db/ddio_in_9gd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_in_9gd.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417298938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417298938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_9gd hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated " "Elaborating entity \"ddio_in_9gd\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417298941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_read_dp hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_read_dp:rdp " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_read_dp\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_read_dp:rdp\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "rdp" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "full_rate_ram_gen.altsyncram_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299094 ""}  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417299094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altsyncram_reh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417299199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417299199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_reh1:auto_generated " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_reh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_write_dp_fr hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_write_dp_fr\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "full_rate_wdp_gen.wdp" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ddr2_controller_phy_alt_mem_phy.v(3585) " "Verilog HDL assignment warning at ddr2_controller_phy_alt_mem_phy.v(3585): truncated value with size 2 to match size of target (1)" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1565417299212 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_addr_cmd hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_addr_cmd\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "full_rate_adc_gen.adc" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_ac hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:addr\[0\].addr_struct " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_ac\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:addr\[0\].addr_struct\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "addr\[0\].addr_struct" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_controller_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299223 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_controller_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299223 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_controller_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299223 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_controller_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299224 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_controller_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299224 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_controller_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299224 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417299272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high ON " "Parameter \"power_up_high\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299272 ""}  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417299272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_nhd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_nhd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_nhd " "Found entity 1: ddio_out_nhd" {  } { { "db/ddio_out_nhd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_out_nhd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417299345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417299345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_nhd hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated " "Elaborating entity \"ddio_out_nhd\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_ac hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:ba\[0\].ba_struct " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_ac\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:ba\[0\].ba_struct\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "ba\[0\].ba_struct" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299538 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_controller_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299539 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_controller_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299539 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_controller_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299539 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_controller_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299539 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_controller_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299539 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_controller_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299539 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_controller_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417299546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299546 ""}  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417299546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_akd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_akd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_akd " "Found entity 1: ddio_out_akd" {  } { { "db/ddio_out_akd.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_out_akd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417299632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417299632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_akd hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated " "Elaborating entity \"ddio_out_akd\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_controller_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_seq_wrapper hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_seq_wrapper\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "seq_wrapper" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_seq hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_seq\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq_wrapper.v" "seq_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq_wrapper.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299778 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_rst_offset ddr2_controller_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_controller_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"static_rst_offset\", which holds its previous value in one or more paths through the process" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565417299784 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "phs_shft_busy_1r ddr2_controller_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_controller_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"phs_shft_busy_1r\", which holds its previous value in one or more paths through the process" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565417299784 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_admin hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\|ddr2_controller_phy_alt_mem_phy_admin:admin " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_admin\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\|ddr2_controller_phy_alt_mem_phy_admin:admin\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "admin" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 13079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_dgrb hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_dgrb\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "dgrb" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 13375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299812 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_iram_wds_req ddr2_controller_phy_alt_mem_phy_seq.vhd(9404) " "VHDL Process Statement warning at ddr2_controller_phy_alt_mem_phy_seq.vhd(9404): inferring latch(es) for signal or variable \"sig_iram_wds_req\", which holds its previous value in one or more paths through the process" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 9404 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565417299832 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_dgwb hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_dgwb\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\|ddr2_controller_phy_alt_mem_phy_dgwb:dgwb\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "dgwb" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 13437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_ctrl hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_ctrl\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_controller_phy_alt_mem_phy_seq:seq_inst\|ddr2_controller_phy_alt_mem_phy_ctrl:ctrl\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "ctrl" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 13475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_rdata_valid hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_rdata_valid\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "rdv_pipe" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299869 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdv_pipe_ip_beat2_r ddr2_controller_phy_alt_mem_phy.v(3772) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(3772): object \"rdv_pipe_ip_beat2_r\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299871 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "altsyncram_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417299880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299881 ""}  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417299881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_boi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_boi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_boi1 " "Found entity 1: altsyncram_boi1" {  } { { "db/altsyncram_boi1.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altsyncram_boi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417299977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417299977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_boi1 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_boi1:auto_generated " "Elaborating entity \"altsyncram_boi1\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_boi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_clk_reset hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_clk_reset\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "clk" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299988 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n ddr2_controller_phy_alt_mem_phy.v(1222) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1222): object \"global_reset_ams_n\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299989 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n_r ddr2_controller_phy_alt_mem_phy.v(1223) " "Verilog HDL or VHDL warning at ddr2_controller_phy_alt_mem_phy.v(1223): object \"global_reset_ams_n_r\" assigned a value but never read" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1565417299989 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_pll hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_pll\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "pll" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417299994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" "altpll_component" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417300025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 200 " "Parameter \"clk0_divide_by\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 167 " "Parameter \"clk0_multiply_by\" = \"167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 100 " "Parameter \"clk1_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 167 " "Parameter \"clk1_multiply_by\" = \"167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 100 " "Parameter \"clk2_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 167 " "Parameter \"clk2_multiply_by\" = \"167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1497 " "Parameter \"clk2_phase_shift\" = \"-1497\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 100 " "Parameter \"clk3_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 167 " "Parameter \"clk3_multiply_by\" = \"167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 100 " "Parameter \"clk4_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 167 " "Parameter \"clk4_multiply_by\" = \"167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 106 " "Parameter \"vco_phase_shift_step\" = \"106\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300026 ""}  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417300026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_28l3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_28l3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_28l3 " "Found entity 1: altpll_28l3" {  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417300123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417300123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_28l3 hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated " "Elaborating entity \"altpll_28l3\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_4ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_4ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_4ho " "Found entity 1: altpll_dyn_phase_le_4ho" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_dyn_phase_le_4ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417300155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417300155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_4ho hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2 " "Elaborating entity \"altpll_dyn_phase_le_4ho\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\"" {  } { { "db/altpll_28l3.tdf" "altpll_dyn_phase_le2" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300158 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_dyn_phase_le_4ho.tdf" 33 2 0 } } { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 52 2 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1536 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/DDR2/ddr2_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy.v" 206 0 0 } } { "ddr2_controller_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_controller_phy.v" 381 0 0 } } { "ip_core/DDR2/ddr2_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller.v" 209 0 0 } } { "../rtl/hsc_ddr2_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_top.v" 132 0 0 } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 155 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1565417300159 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_5ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_5ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_5ho " "Found entity 1: altpll_dyn_phase_le_5ho" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_dyn_phase_le_5ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417300181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417300181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_5ho hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4 " "Elaborating entity \"altpll_dyn_phase_le_5ho\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\"" {  } { { "db/altpll_28l3.tdf" "altpll_dyn_phase_le4" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300183 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_dyn_phase_le_5ho.tdf" 33 2 0 } } { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 53 2 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1536 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/DDR2/ddr2_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy.v" 206 0 0 } } { "ddr2_controller_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_controller_phy.v" 381 0 0 } } { "ip_core/DDR2/ddr2_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller.v" 209 0 0 } } { "../rtl/hsc_ddr2_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_top.v" 132 0 0 } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 155 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1565417300184 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_6ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_6ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_6ho " "Found entity 1: altpll_dyn_phase_le_6ho" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_dyn_phase_le_6ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417300212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417300212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_6ho hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5 " "Elaborating entity \"altpll_dyn_phase_le_6ho\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\"" {  } { { "db/altpll_28l3.tdf" "altpll_dyn_phase_le5" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300215 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_dyn_phase_le_6ho.tdf" 33 2 0 } } { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 54 2 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1536 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/DDR2/ddr2_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy.v" 206 0 0 } } { "ddr2_controller_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_controller_phy.v" 381 0 0 } } { "ip_core/DDR2/ddr2_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller.v" 209 0 0 } } { "../rtl/hsc_ddr2_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_top.v" 132 0 0 } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 155 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1565417300216 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22e " "Found entity 1: cntr_22e" {  } { { "db/cntr_22e.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_22e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417300313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417300313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_22e hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|cntr_22e:phasestep_counter " "Elaborating entity \"cntr_22e\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|cntr_22e:phasestep_counter\"" {  } { { "db/altpll_28l3.tdf" "phasestep_counter" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417300393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417300393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ogc hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|cntr_22e:phasestep_counter\|cmpr_ogc:cmpr12 " "Elaborating entity \"cmpr_ogc\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|cntr_22e:phasestep_counter\|cmpr_ogc:cmpr12\"" {  } { { "db/cntr_22e.tdf" "cmpr12" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_22e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ge " "Found entity 1: cntr_8ge" {  } { { "db/cntr_8ge.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_8ge.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417300480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417300480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8ge hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|cntr_8ge:pll_internal_phasestep " "Elaborating entity \"cntr_8ge\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|cntr_8ge:pll_internal_phasestep\"" {  } { { "db/altpll_28l3.tdf" "pll_internal_phasestep" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417300556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417300556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pgc hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|cntr_8ge:pll_internal_phasestep\|cmpr_pgc:cmpr14 " "Elaborating entity \"cmpr_pgc\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|cntr_8ge:pll_internal_phasestep\|cmpr_pgc:cmpr14\"" {  } { { "db/cntr_8ge.tdf" "cmpr14" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_8ge.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborating entity \"altddio_bidir\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_p" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300613 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1611 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/DDR2/ddr2_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy.v" 206 0 0 } } { "ddr2_controller_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_controller_phy.v" 381 0 0 } } { "ip_core/DDR2/ddr2_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller.v" 209 0 0 } } { "../rtl/hsc_ddr2_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_top.v" 132 0 0 } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 155 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1565417300614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417300615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300615 ""}  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417300615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_n5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_n5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_n5h " "Found entity 1: ddio_bidir_n5h" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_bidir_n5h.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417300694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417300694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_n5h hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated " "Elaborating entity \"ddio_bidir_n5h\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborating entity \"altddio_bidir\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_n" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300708 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1642 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/DDR2/ddr2_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy.v" 206 0 0 } } { "ddr2_controller_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_controller_phy.v" 381 0 0 } } { "ip_core/DDR2/ddr2_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller.v" 209 0 0 } } { "../rtl/hsc_ddr2_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_top.v" 132 0 0 } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 155 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1565417300709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborated megafunction instantiation \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417300710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Instantiated megafunction \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300710 ""}  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565417300710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_ref.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_ref.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_ref " "Found entity 1: ddio_bidir_ref" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_bidir_ref.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417300804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417300804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_ref hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated " "Elaborating entity \"ddio_bidir_ref\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_reset_pipe hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_reset_pipe\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "reset_rdp_phy_clk_pipe" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_reset_pipe hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_reset_pipe:mem_clk_pipe " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_reset_pipe\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "mem_clk_pipe" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy_alt_mem_phy_mimic hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_mimic:mmc " "Elaborating entity \"ddr2_controller_phy_alt_mem_phy_mimic\" for hierarchy \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_mimic:mmc\"" {  } { { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "mmc" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_test ddr2_test:u5_ddr2_test " "Elaborating entity \"ddr2_test\" for hierarchy \"ddr2_test:u5_ddr2_test\"" {  } { { "../rtl/hsc.v" "u5_ddr2_test" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565417300867 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q decoder_inst 33 32 " "Port \"q\" on the entity instantiation of \"decoder_inst\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1565417302016 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q decoder_inst 33 32 " "Port \"q\" on the entity instantiation of \"decoder_inst\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "ip_core/DDR2/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1565417302018 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bg_to_lmr gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst 8 2 " "Port \"bg_to_lmr\" on the entity instantiation of \"gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst\" is connected to a signal of width 8. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "ip_core/DDR2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1565417302069 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bg_to_lmr gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst 8 2 " "Port \"bg_to_lmr\" on the entity instantiation of \"gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\" is connected to a signal of width 8. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "ip_core/DDR2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1565417302071 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "itf_cmd_id controller_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1565417302147 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_rd_data_error controller_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1565417302147 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_cmd_id mm_st_converter_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1565417302153 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "itf_rd_data_error mm_st_converter_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1565417302154 "|hsc|hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\] " "Net \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_alt_mem_ddrx_controller_top:ddr2_controller_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\]\" is missing source, defaulting to GND" {  } { { "ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" "itf_rd_data_error\[1\]" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v" 487 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1565417302163 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1565417302163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n424 " "Found entity 1: altsyncram_n424" {  } { { "db/altsyncram_n424.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altsyncram_n424.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417305985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417305985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417306738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417306738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417306884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417306884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mii " "Found entity 1: cntr_mii" {  } { { "db/cntr_mii.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_mii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417307132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417307132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cmpr_vgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417307250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417307250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417307380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417307380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417307557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417307557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417307634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417307634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417307755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417307755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565417307847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565417307847 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417308195 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/usb_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/usb_controller.v" 20 -1 0 } } { "../rtl/usb_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/usb_controller.v" 21 -1 0 } } { "../rtl/usb_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/usb_controller.v" 22 -1 0 } } { "../rtl/usb_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/usb_controller.v" 23 -1 0 } } { "../rtl/usb_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/usb_controller.v" 24 -1 0 } } { "../rtl/usb_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/usb_controller.v" 125 -1 0 } } { "ip_core/DDR2/alt_mem_ddrx_list.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_list.v" 124 -1 0 } } { "../rtl/usb_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/usb_controller.v" 53 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_graycounter_677.tdf" 32 2 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 5383 -1 0 } } { "ip_core/DDR2/alt_mem_ddrx_addr_cmd.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_addr_cmd.v" 284 -1 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 13702 -1 0 } } { "ip_core/DDR2/alt_mem_ddrx_addr_cmd.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_addr_cmd.v" 181 -1 0 } } { "ip_core/DDR2/alt_mem_ddrx_addr_cmd.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_addr_cmd.v" 182 -1 0 } } { "ip_core/DDR2/alt_mem_ddrx_addr_cmd.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_addr_cmd.v" 183 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_graycounter_677.tdf" 46 2 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3048 -1 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 8508 -1 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 11165 -1 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 5917 -1 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 10552 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/a_graycounter_2lc.tdf" 46 2 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 3898 -1 0 } } { "ip_core/DDR2/alt_mem_ddrx_sideband.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/alt_mem_ddrx_sideband.v" 1086 -1 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 12783 -1 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 5506 -1 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 8344 -1 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 8394 -1 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 8379 -1 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd" 8339 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1565417331562 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1565417331564 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\] " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_bidir_n5h.tdf" 51 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417337125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\] " "Node \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/ddio_bidir_ref.tdf" 45 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417337125 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1565417337125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417338262 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "920 " "920 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1565417344105 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout " "Logic cell \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout\"" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "le_comb8" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_dyn_phase_le_4ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417344177 ""} { "Info" "ISCL_SCL_CELL_NAME" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout " "Logic cell \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout\"" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "le_comb9" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_dyn_phase_le_5ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417344177 ""} { "Info" "ISCL_SCL_CELL_NAME" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout " "Logic cell \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout\"" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "le_comb10" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_dyn_phase_le_6ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417344177 ""} { "Info" "ISCL_SCL_CELL_NAME" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|remap_decoy_le3a\[0\] " "Logic cell \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } { { "db/altpll_28l3.tdf" "remap_decoy_le3a\[0\]" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417344177 ""} { "Info" "ISCL_SCL_CELL_NAME" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|remap_decoy_le3a\[1\] " "Logic cell \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } { { "db/altpll_28l3.tdf" "remap_decoy_le3a\[1\]" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417344177 ""} { "Info" "ISCL_SCL_CELL_NAME" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|remap_decoy_le3a\[2\] " "Logic cell \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } { { "db/altpll_28l3.tdf" "remap_decoy_le3a\[2\]" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417344177 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1565417344177 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1565417344667 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1565417344669 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1565417346133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417346818 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1565417349869 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1565417349869 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565417349938 "|hsc|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1565417349938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417350224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/output_files/hsc.map.smsg " "Generated suppressed messages file D:/gitwork/FPFA_EXC/fpga_ddr2/prj/output_files/hsc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1565417351205 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 651 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 651 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1565417353975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 6 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1565417354333 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417354333 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/pll_controller_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/PLL/pll_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/PLL/pll_controller.v" 119 0 0 } } { "../rtl/sys_ctrl.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/sys_ctrl.v" 52 0 0 } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 84 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1565417355256 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_28l3.tdf" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/db/altpll_28l3.tdf" 42 2 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 1536 0 0 } } { "ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/DDR2/ddr2_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_phy.v" 206 0 0 } } { "ddr2_controller_controller_phy.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_controller_phy.v" 381 0 0 } } { "ip_core/DDR2/ddr2_controller.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller.v" 209 0 0 } } { "../rtl/hsc_ddr2_top.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc_ddr2_top.v" 132 0 0 } } { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 155 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1565417355268 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fx3_flagc " "No output dependent on input pin \"fx3_flagc\"" {  } { { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417356421 "|hsc|fx3_flagc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fx3_flagd " "No output dependent on input pin \"fx3_flagd\"" {  } { { "../rtl/hsc.v" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/rtl/hsc.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565417356421 "|hsc|fx3_flagd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1565417356421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12176 " "Implemented 12176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1565417356425 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1565417356425 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1565417356425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11502 " "Implemented 11502 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1565417356425 ""} { "Info" "ICUT_CUT_TM_RAMS" "532 " "Implemented 532 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1565417356425 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1565417356425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1565417356425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565417356642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 14:09:16 2019 " "Processing ended: Sat Aug 10 14:09:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565417356642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565417356642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565417356642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565417356642 ""}
