/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [24:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [31:0] celloutsig_0_24z;
  wire [23:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [12:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_90z;
  wire [6:0] celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire [28:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [29:0] celloutsig_1_15z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(in_data[76] ? celloutsig_0_0z : celloutsig_0_3z[6]);
  assign celloutsig_0_5z = celloutsig_0_2z[3] ^ celloutsig_0_1z[0];
  assign celloutsig_1_5z = celloutsig_1_3z ^ celloutsig_1_4z[0];
  assign celloutsig_0_19z = celloutsig_0_2z[4] ^ celloutsig_0_0z;
  reg [4:0] _05_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 5'h00;
    else _05_ <= { celloutsig_1_15z[15:13], celloutsig_1_3z, celloutsig_1_15z[11] };
  assign out_data[132:128] = _05_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 25'h0000000;
    else _00_ <= { celloutsig_0_3z[7:1], celloutsig_0_3z[1], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_3z } === { celloutsig_1_4z[0], 1'h0, celloutsig_1_6z[4:3], in_data[119], celloutsig_1_6z[1], in_data[117] };
  assign celloutsig_0_6z = ! { celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_19z = ! celloutsig_1_11z[9:3];
  assign celloutsig_0_21z = celloutsig_0_9z & ~(celloutsig_0_15z[4]);
  assign celloutsig_0_15z = celloutsig_0_13z[11:2] % { 1'h1, in_data[88:83], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[40:36] % { 1'h1, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_44z = celloutsig_0_3z[1] ? { celloutsig_0_15z[7:1], celloutsig_0_5z, celloutsig_0_29z } : { celloutsig_0_37z[3:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_4z = celloutsig_1_2z ? { 4'h4, celloutsig_1_0z, celloutsig_1_3z } : in_data[132:127];
  assign celloutsig_1_7z = in_data[99] ? in_data[157:149] : { in_data[151:144], celloutsig_1_3z };
  assign celloutsig_1_12z = celloutsig_1_8z ? { in_data[153:126], celloutsig_1_5z } : { celloutsig_1_7z[5:2], 1'h0, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, 1'h0 };
  assign { celloutsig_1_15z[29:13], celloutsig_1_15z[11:0] } = celloutsig_1_14z ? { celloutsig_1_12z[24:8], 1'h1, celloutsig_1_9z, celloutsig_1_10z } : { 2'h0, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z, 1'h0, celloutsig_1_8z, 1'h0, celloutsig_1_11z };
  assign celloutsig_0_11z = celloutsig_0_5z ? { celloutsig_0_7z, celloutsig_0_6z, 1'h1 } : in_data[53:51];
  assign celloutsig_0_22z = celloutsig_0_13z[5] ? { celloutsig_0_13z[13:6], 1'h1, celloutsig_0_13z[4:2] } : { celloutsig_0_13z[12:6], 1'h0, celloutsig_0_13z[4:1] };
  assign celloutsig_0_3z[7:1] = celloutsig_0_0z ? { in_data[40:35], 1'h1 } : { in_data[64:59], 1'h0 };
  assign celloutsig_0_0z = in_data[43:40] != in_data[71:68];
  assign celloutsig_0_9z = { in_data[16:4], celloutsig_0_4z } != { in_data[54:53], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[103:100], 3'h0, celloutsig_1_2z } != { in_data[133:127], celloutsig_1_0z };
  assign celloutsig_0_91z = - { in_data[65], celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_39z };
  assign celloutsig_1_9z = - { in_data[119], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_16z = - { celloutsig_0_14z[1:0], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_24z = - { celloutsig_0_22z[9:1], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_3z[7:1], celloutsig_0_3z[1] };
  assign celloutsig_0_39z = celloutsig_0_15z[4:1] !== { celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_27z };
  assign celloutsig_1_2z = { in_data[164:162], 2'h0, celloutsig_1_0z } !== in_data[185:180];
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z } !== { in_data[3:2], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_14z = celloutsig_1_12z[10:4] !== in_data[173:167];
  assign celloutsig_0_18z = in_data[41:24] !== { _00_[24:12], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_29z = celloutsig_0_26z[22:3] !== { celloutsig_0_22z[8:4], celloutsig_0_13z };
  assign celloutsig_0_69z = ~ celloutsig_0_44z[7:0];
  assign celloutsig_0_90z = ~ celloutsig_0_69z[6:0];
  assign celloutsig_0_1z = ~ in_data[43:41];
  assign celloutsig_0_14z = ~ celloutsig_0_3z[7:4];
  assign celloutsig_0_27z = | { _00_[5:1], celloutsig_0_8z };
  assign celloutsig_0_7z = ^ { celloutsig_0_3z[5:4], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_8z = ^ { celloutsig_0_2z, celloutsig_0_3z[7:1], celloutsig_0_3z[1] };
  assign celloutsig_1_0z = ^ in_data[175:158];
  assign celloutsig_0_23z = ^ { celloutsig_0_3z[6:5], celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_1_11z = { celloutsig_1_10z[5:4], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_10z } - { celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_10z } - { in_data[54:53], celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_4z } - { celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_13z[1], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_13z } - { celloutsig_0_24z[24:2], celloutsig_0_5z };
  assign celloutsig_1_10z = { celloutsig_1_6z[4:3], celloutsig_1_4z } ^ celloutsig_1_7z[7:0];
  assign celloutsig_0_31z = celloutsig_0_3z[5:2] ^ celloutsig_0_16z[5:2];
  assign { celloutsig_0_37z[3:0], celloutsig_0_37z[8], celloutsig_0_37z[5], celloutsig_0_37z[6], celloutsig_0_37z[12:10], celloutsig_0_37z[4] } = ~ { celloutsig_0_31z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z[3:1], celloutsig_0_0z };
  assign { celloutsig_1_6z[4:3], celloutsig_1_6z[1] } = { celloutsig_1_4z[1], celloutsig_1_0z, celloutsig_1_0z } ^ { in_data[121:120], in_data[118] };
  assign { celloutsig_0_37z[9], celloutsig_0_37z[7] } = { celloutsig_0_37z[10], celloutsig_0_37z[8] };
  assign celloutsig_0_3z[0] = celloutsig_0_3z[1];
  assign celloutsig_1_15z[12] = celloutsig_1_3z;
  assign { celloutsig_1_6z[2], celloutsig_1_6z[0] } = { in_data[119], in_data[117] };
  assign { out_data[96], out_data[38:32], out_data[6:0] } = { celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
