// Seed: 3040976728
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input wor id_2
);
  tri  id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wor id_4,
    output uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply0 id_8,
    output tri id_9,
    output logic id_10,
    output tri1 id_11,
    input tri id_12
);
  wire id_14;
  always @(1);
  always begin : LABEL_0
    id_10 <= 1;
  end
  module_0 modCall_1 (
      id_3,
      id_8,
      id_6
  );
  uwire id_15 = id_3;
endmodule
