
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'test/butterfly_fp_tb.sv'
Parsing included file 'verilog/headers.svh'.
Back to file 'test/butterfly_fp_tb.sv'.
Parsing design file 'verilog/butterfly_fp.sv'
Parsing design file 'verilog/fp_add.sv'
Parsing design file 'verilog/delay.sv'
Parsing design file 'verilog/fp_mul.sv'
Top Level Modules:
       butterfly_fp_tb
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
verilog/butterfly_fp.sv, 191
butterfly_fp, "delay #(.DELAY(3)) delay_AB( .clk (clk),  .reset (reset),  .enable (adder_sub_valid),  .in (A_B_sum),  .out (X_comb),  .out_valid (X_comb_valid));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 30
"fp_add #(I_EXP, I_MNT, I_DATA, ) add_r( .clk (clk),  .reset (reset),  .enable (enable),  .idataA (A.r),  .idataB (B.r),  .odata (A_B_sum.r),  .out_valid (AB_r_sum_valid));"
  The following 32-bit expression is connected to 31-bit port "idataA" of 
  module "fp_add", instance "add_r".
  Expression: A.r
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 30
"fp_add #(I_EXP, I_MNT, I_DATA, ) add_r( .clk (clk),  .reset (reset),  .enable (enable),  .idataA (A.r),  .idataB (B.r),  .odata (A_B_sum.r),  .out_valid (AB_r_sum_valid));"
  The following 32-bit expression is connected to 31-bit port "idataB" of 
  module "fp_add", instance "add_r".
  Expression: B.r
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 30
"fp_add #(I_EXP, I_MNT, I_DATA, ) add_r( .clk (clk),  .reset (reset),  .enable (enable),  .idataA (A.r),  .idataB (B.r),  .odata (A_B_sum.r),  .out_valid (AB_r_sum_valid));"
  The following 32-bit expression is connected to 31-bit port "odata" of 
  module "fp_add", instance "add_r".
  Expression: A_B_sum.r
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 44
"fp_add #(I_EXP, I_MNT, I_DATA, ) add_i( .clk (clk),  .reset (reset),  .enable (enable),  .idataA (A.i),  .idataB (B.i),  .odata (A_B_sum.i),  .out_valid (AB_i_sum_valid));"
  The following 32-bit expression is connected to 31-bit port "idataA" of 
  module "fp_add", instance "add_i".
  Expression: A.i
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 44
"fp_add #(I_EXP, I_MNT, I_DATA, ) add_i( .clk (clk),  .reset (reset),  .enable (enable),  .idataA (A.i),  .idataB (B.i),  .odata (A_B_sum.i),  .out_valid (AB_i_sum_valid));"
  The following 32-bit expression is connected to 31-bit port "idataB" of 
  module "fp_add", instance "add_i".
  Expression: B.i
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 44
"fp_add #(I_EXP, I_MNT, I_DATA, ) add_i( .clk (clk),  .reset (reset),  .enable (enable),  .idataA (A.i),  .idataB (B.i),  .odata (A_B_sum.i),  .out_valid (AB_i_sum_valid));"
  The following 32-bit expression is connected to 31-bit port "odata" of 
  module "fp_add", instance "add_i".
  Expression: A_B_sum.i
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 60
"fp_add #(I_EXP, I_MNT, I_DATA, 1'b1) sub_r( .clk (clk),  .reset (reset),  .enable (enable),  .idataA (A.r),  .idataB (B.r),  .odata (A_B_diff.r),  .out_valid (AB_r_diff_valid));"
  The following 32-bit expression is connected to 31-bit port "idataA" of 
  module "fp_add", instance "sub_r".
  Expression: A.r
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 60
"fp_add #(I_EXP, I_MNT, I_DATA, 1'b1) sub_r( .clk (clk),  .reset (reset),  .enable (enable),  .idataA (A.r),  .idataB (B.r),  .odata (A_B_diff.r),  .out_valid (AB_r_diff_valid));"
  The following 32-bit expression is connected to 31-bit port "idataB" of 
  module "fp_add", instance "sub_r".
  Expression: B.r
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 60
"fp_add #(I_EXP, I_MNT, I_DATA, 1'b1) sub_r( .clk (clk),  .reset (reset),  .enable (enable),  .idataA (A.r),  .idataB (B.r),  .odata (A_B_diff.r),  .out_valid (AB_r_diff_valid));"
  The following 32-bit expression is connected to 31-bit port "odata" of 
  module "fp_add", instance "sub_r".
  Expression: A_B_diff.r
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 75
"fp_add #(I_EXP, I_MNT, I_DATA, 1'b1) sub_i( .clk (clk),  .reset (reset),  .enable (enable),  .idataA (A.i),  .idataB (B.i),  .odata (A_B_diff.i),  .out_valid (AB_i_diff_valid));"
  The following 32-bit expression is connected to 31-bit port "idataA" of 
  module "fp_add", instance "sub_i".
  Expression: A.i
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 75
"fp_add #(I_EXP, I_MNT, I_DATA, 1'b1) sub_i( .clk (clk),  .reset (reset),  .enable (enable),  .idataA (A.i),  .idataB (B.i),  .odata (A_B_diff.i),  .out_valid (AB_i_diff_valid));"
  The following 32-bit expression is connected to 31-bit port "idataB" of 
  module "fp_add", instance "sub_i".
  Expression: B.i
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 75
"fp_add #(I_EXP, I_MNT, I_DATA, 1'b1) sub_i( .clk (clk),  .reset (reset),  .enable (enable),  .idataA (A.i),  .idataB (B.i),  .odata (A_B_diff.i),  .out_valid (AB_i_diff_valid));"
  The following 32-bit expression is connected to 31-bit port "odata" of 
  module "fp_add", instance "sub_i".
  Expression: A_B_diff.i
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 97
"fp_mul #(I_EXP, I_MNT, I_DATA, ) mul_rr( .clk (clk),  .reset (reset),  .enable (adder_sub_valid),  .idataA (A_B_diff.r),  .idataB (W_R),  .odata (W_AB_diff_rr),  .out_valid (W_AB_diff_rr_out_valid));"
  The following 32-bit expression is connected to 31-bit port "idataA" of 
  module "fp_mul", instance "mul_rr".
  Expression: A_B_diff.r
  Instantiated module defined at: "verilog/fp_mul.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 97
"fp_mul #(I_EXP, I_MNT, I_DATA, ) mul_rr( .clk (clk),  .reset (reset),  .enable (adder_sub_valid),  .idataA (A_B_diff.r),  .idataB (W_R),  .odata (W_AB_diff_rr),  .out_valid (W_AB_diff_rr_out_valid));"
  The following 32-bit expression is connected to 31-bit port "idataB" of 
  module "fp_mul", instance "mul_rr".
  Expression: W_R
  Instantiated module defined at: "verilog/fp_mul.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 111
"fp_mul #(I_EXP, I_MNT, I_DATA, ) mul_ii( .clk (clk),  .reset (reset),  .enable (adder_sub_valid),  .idataA (A_B_diff.i),  .idataB (W_I),  .odata (W_AB_diff_ii),  .out_valid (W_AB_diff_ii_out_valid));"
  The following 32-bit expression is connected to 31-bit port "idataA" of 
  module "fp_mul", instance "mul_ii".
  Expression: A_B_diff.i
  Instantiated module defined at: "verilog/fp_mul.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 111
"fp_mul #(I_EXP, I_MNT, I_DATA, ) mul_ii( .clk (clk),  .reset (reset),  .enable (adder_sub_valid),  .idataA (A_B_diff.i),  .idataB (W_I),  .odata (W_AB_diff_ii),  .out_valid (W_AB_diff_ii_out_valid));"
  The following 32-bit expression is connected to 31-bit port "idataB" of 
  module "fp_mul", instance "mul_ii".
  Expression: W_I
  Instantiated module defined at: "verilog/fp_mul.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 125
"fp_mul #(I_EXP, I_MNT, I_DATA, ) mul_ri( .clk (clk),  .reset (reset),  .enable (adder_sub_valid),  .idataA (A_B_diff.r),  .idataB (W_I),  .odata (W_AB_diff_ri),  .out_valid (W_AB_diff_ri_out_valid));"
  The following 32-bit expression is connected to 31-bit port "idataA" of 
  module "fp_mul", instance "mul_ri".
  Expression: A_B_diff.r
  Instantiated module defined at: "verilog/fp_mul.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 125
"fp_mul #(I_EXP, I_MNT, I_DATA, ) mul_ri( .clk (clk),  .reset (reset),  .enable (adder_sub_valid),  .idataA (A_B_diff.r),  .idataB (W_I),  .odata (W_AB_diff_ri),  .out_valid (W_AB_diff_ri_out_valid));"
  The following 32-bit expression is connected to 31-bit port "idataB" of 
  module "fp_mul", instance "mul_ri".
  Expression: W_I
  Instantiated module defined at: "verilog/fp_mul.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 139
"fp_mul #(I_EXP, I_MNT, I_DATA, ) mul_ir( .clk (clk),  .reset (reset),  .enable (adder_sub_valid),  .idataA (A_B_diff.i),  .idataB (W_R),  .odata (W_AB_diff_ir),  .out_valid (W_AB_diff_ir_out_valid));"
  The following 32-bit expression is connected to 31-bit port "idataA" of 
  module "fp_mul", instance "mul_ir".
  Expression: A_B_diff.i
  Instantiated module defined at: "verilog/fp_mul.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 139
"fp_mul #(I_EXP, I_MNT, I_DATA, ) mul_ir( .clk (clk),  .reset (reset),  .enable (adder_sub_valid),  .idataA (A_B_diff.i),  .idataB (W_R),  .odata (W_AB_diff_ir),  .out_valid (W_AB_diff_ir_out_valid));"
  The following 32-bit expression is connected to 31-bit port "idataB" of 
  module "fp_mul", instance "mul_ir".
  Expression: W_R
  Instantiated module defined at: "verilog/fp_mul.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 158
"fp_add #(I_EXP, I_MNT, I_DATA, 1'b1) sub_1( .clk (clk),  .reset (reset),  .enable ((W_AB_diff_rr_out_valid & W_AB_diff_ii_out_valid)),  .idataA (W_AB_diff_rr),  .idataB ({(~W_AB_diff_ii[(I_DATA - 1)]), W_AB_diff_ii[(I_DATA - 2):0]}),  .odata (Y_comb.r),  .out_valid (Y_comb_valid_r));"
  The following 32-bit expression is connected to 31-bit port "odata" of 
  module "fp_add", instance "sub_1".
  Expression: Y_comb.r
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 172
"fp_add #(I_EXP, I_MNT, I_DATA, ) add_1( .clk (clk),  .reset (reset),  .enable ((W_AB_diff_ri_out_valid & W_AB_diff_ir_out_valid)),  .idataA (W_AB_diff_ri),  .idataB (W_AB_diff_ir),  .odata (Y_comb.i),  .out_valid (Y_comb_valid_i));"
  The following 32-bit expression is connected to 31-bit port "odata" of 
  module "fp_add", instance "add_1".
  Expression: Y_comb.i
  Instantiated module defined at: "verilog/fp_add.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 191
"delay #(3) delay_AB( .clk (clk),  .reset (reset),  .enable (adder_sub_valid),  .in (A_B_sum),  .out (X_comb),  .out_valid (X_comb_valid));"
  The following 64-bit expression is connected to 32-bit port "in" of module 
  "delay", instance "delay_AB".
  Expression: A_B_sum
  Instantiated module defined at: "verilog/delay.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/butterfly_fp.sv, 191
"delay #(3) delay_AB( .clk (clk),  .reset (reset),  .enable (adder_sub_valid),  .in (A_B_sum),  .out (X_comb),  .out_valid (X_comb_valid));"
  The following 64-bit expression is connected to 32-bit port "out" of module 
  "delay", instance "delay_AB".
  Expression: X_comb
  Instantiated module defined at: "verilog/delay.sv", 1
  Use +lint=PCWM for more details.

Starting vcs inline pass...
4 modules and 0 UDP read.
recompiling module butterfly_fp_tb
recompiling module fp_add
recompiling module lead_one
recompiling module fp_mul
All of 4 modules done
make[2]: Entering directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
make[2]: Leaving directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
make[2]: Entering directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/caen/vcs-2023.12-SP2-1/linux64/lib -L/usr/caen/vcs-2023.12-SP2-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _1738212_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative -lreversedebug /usr/caen/vcs-2023.12-SP2-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/caen/vcs-2023.12-SP2-1/linux64/lib/vcs_save_restore_new.o /usr/caen/verdi-2023.12-SP2-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[2]: Leaving directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
