Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Aug 27 22:46:58 2017
| Host         : DESKTOP-M6LLH3H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file control_control_sets_placed.rpt
| Design       : control
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           10 |
| Yes          | No                    | No                     |              36 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+------------------------+------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | nolabel_line160/p_0_in | nolabel_line160/t41_out                  |                1 |              1 |
|  clk_IBUF_BUFG |                        | btnC_IBUF                                |                3 |              6 |
|  clk_IBUF_BUFG | random                 |                                          |                3 |             18 |
|  clk_IBUF_BUFG | nolabel_line160/E[0]   |                                          |                3 |             18 |
|  clk_IBUF_BUFG |                        | nolabel_line160/counter_100M[26]_i_1_n_0 |                7 |             26 |
|  clk_IBUF_BUFG |                        |                                          |               10 |             29 |
+----------------+------------------------+------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 6      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


