Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul 29 11:41:11 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_OV7670_HDMI_timing_summary_routed.rpt -pb TOP_OV7670_HDMI_timing_summary_routed.pb -rpx TOP_OV7670_HDMI_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_OV7670_HDMI
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (464)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1532)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (464)
--------------------------
 There are 308 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_disp/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1532)
---------------------------------------------------
 There are 1532 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.934      -33.565                    136                 5580        0.168        0.000                      0                 5580        3.500        0.000                       0                  5449  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.934      -33.565                    136                 5580        0.168        0.000                      0                 5580        3.500        0.000                       0                  5449  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          136  Failing Endpoints,  Worst Slack       -0.934ns,  Total Violation      -33.565ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 3.870ns (45.536%)  route 4.629ns (54.464%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 12.874 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.678     5.346    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/Q
                         net (fo=2, routed)           0.962     6.827    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63]_63[0]
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27/O
                         net (fo=1, routed)           0.898     7.849    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     7.973    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     8.187 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.187    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     8.275 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=4, routed)           0.528     8.802    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[8]_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.319     9.121 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.189     9.310    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X24Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.905 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.813 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.806    11.620    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X23Y55         LUT4 (Prop_lut4_I2_O)        0.306    11.926 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    11.926    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.595    13.070    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.194 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.651    13.845    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X25Y50         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.483    12.874    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X25Y50         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__1/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X25Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.911    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.893ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 3.870ns (45.576%)  route 4.621ns (54.424%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 12.872 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.678     5.346    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/Q
                         net (fo=2, routed)           0.962     6.827    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63]_63[0]
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27/O
                         net (fo=1, routed)           0.898     7.849    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     7.973    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     8.187 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.187    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     8.275 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=4, routed)           0.528     8.802    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[8]_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.319     9.121 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.189     9.310    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X24Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.905 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.813 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.806    11.620    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X23Y55         LUT4 (Prop_lut4_I2_O)        0.306    11.926 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    11.926    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.595    13.070    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.194 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.643    13.838    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X24Y57         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.481    12.872    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X24Y57         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]/C
                         clock pessimism              0.277    13.149    
                         clock uncertainty           -0.035    13.114    
    SLICE_X24Y57         FDRE (Setup_fdre_C_CE)      -0.169    12.945    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                         -13.838    
  -------------------------------------------------------------------
                         slack                                 -0.893    

Slack (VIOLATED) :        -0.893ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 3.870ns (45.576%)  route 4.621ns (54.424%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 12.872 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.678     5.346    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/Q
                         net (fo=2, routed)           0.962     6.827    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63]_63[0]
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27/O
                         net (fo=1, routed)           0.898     7.849    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     7.973    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     8.187 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.187    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     8.275 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=4, routed)           0.528     8.802    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[8]_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.319     9.121 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.189     9.310    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X24Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.905 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.813 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.806    11.620    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X23Y55         LUT4 (Prop_lut4_I2_O)        0.306    11.926 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    11.926    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.595    13.070    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.194 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.643    13.838    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X24Y57         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.481    12.872    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X24Y57         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep__1/C
                         clock pessimism              0.277    13.149    
                         clock uncertainty           -0.035    13.114    
    SLICE_X24Y57         FDRE (Setup_fdre_C_CE)      -0.169    12.945    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                         -13.838    
  -------------------------------------------------------------------
                         slack                                 -0.893    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 3.870ns (45.958%)  route 4.551ns (54.042%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.678     5.346    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/Q
                         net (fo=2, routed)           0.962     6.827    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63]_63[0]
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27/O
                         net (fo=1, routed)           0.898     7.849    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     7.973    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     8.187 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.187    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     8.275 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=4, routed)           0.528     8.802    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[8]_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.319     9.121 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.189     9.310    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X24Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.905 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.813 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.806    11.620    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X23Y55         LUT4 (Prop_lut4_I2_O)        0.306    11.926 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    11.926    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.595    13.070    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.194 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.573    13.767    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.486    12.877    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X26Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.914    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                 -0.853    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 3.870ns (45.958%)  route 4.551ns (54.042%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.678     5.346    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/Q
                         net (fo=2, routed)           0.962     6.827    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63]_63[0]
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27/O
                         net (fo=1, routed)           0.898     7.849    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     7.973    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     8.187 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.187    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     8.275 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=4, routed)           0.528     8.802    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[8]_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.319     9.121 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.189     9.310    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X24Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.905 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.813 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.806    11.620    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X23Y55         LUT4 (Prop_lut4_I2_O)        0.306    11.926 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    11.926    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.595    13.070    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.194 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.573    13.767    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.486    12.877    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X26Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.914    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                 -0.853    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 3.870ns (45.958%)  route 4.551ns (54.042%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.678     5.346    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/Q
                         net (fo=2, routed)           0.962     6.827    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63]_63[0]
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27/O
                         net (fo=1, routed)           0.898     7.849    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     7.973    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     8.187 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.187    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     8.275 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=4, routed)           0.528     8.802    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[8]_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.319     9.121 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.189     9.310    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X24Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.905 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.813 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.806    11.620    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X23Y55         LUT4 (Prop_lut4_I2_O)        0.306    11.926 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    11.926    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.595    13.070    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.194 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.573    13.767    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.486    12.877    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__0/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X26Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.914    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                 -0.853    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 3.870ns (45.958%)  route 4.551ns (54.042%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.678     5.346    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/Q
                         net (fo=2, routed)           0.962     6.827    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63]_63[0]
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27/O
                         net (fo=1, routed)           0.898     7.849    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     7.973    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     8.187 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.187    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     8.275 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=4, routed)           0.528     8.802    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[8]_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.319     9.121 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.189     9.310    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X24Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.905 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.813 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.806    11.620    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X23Y55         LUT4 (Prop_lut4_I2_O)        0.306    11.926 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    11.926    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.595    13.070    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.194 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.573    13.767    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.486    12.877    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X26Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.914    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                 -0.853    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 3.870ns (45.958%)  route 4.551ns (54.042%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.678     5.346    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/Q
                         net (fo=2, routed)           0.962     6.827    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63]_63[0]
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27/O
                         net (fo=1, routed)           0.898     7.849    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     7.973    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     8.187 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.187    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     8.275 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=4, routed)           0.528     8.802    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[8]_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.319     9.121 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.189     9.310    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X24Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.905 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.813 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.806    11.620    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X23Y55         LUT4 (Prop_lut4_I2_O)        0.306    11.926 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    11.926    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.595    13.070    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.194 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.573    13.767    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.486    12.877    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep__0/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X26Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.914    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                 -0.853    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 3.870ns (45.958%)  route 4.551ns (54.042%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.678     5.346    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/Q
                         net (fo=2, routed)           0.962     6.827    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63]_63[0]
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27/O
                         net (fo=1, routed)           0.898     7.849    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     7.973    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     8.187 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.187    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     8.275 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=4, routed)           0.528     8.802    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[8]_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.319     9.121 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.189     9.310    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X24Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.905 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.813 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.806    11.620    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X23Y55         LUT4 (Prop_lut4_I2_O)        0.306    11.926 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    11.926    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.595    13.070    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.194 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.573    13.767    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.486    12.877    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__0/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X26Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.914    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                 -0.853    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 3.870ns (45.958%)  route 4.551ns (54.042%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.678     5.346    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63][0]/Q
                         net (fo=2, routed)           0.962     6.827    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[63]_63[0]
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27/O
                         net (fo=1, routed)           0.898     7.849    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_27_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     7.973    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     8.187 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.187    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     8.275 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=4, routed)           0.528     8.802    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[8]_0
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.319     9.121 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.189     9.310    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X24Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.905 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.813 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.806    11.620    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X23Y55         LUT4 (Prop_lut4_I2_O)        0.306    11.926 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    11.926    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.476 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.595    13.070    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X25Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.194 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.573    13.767    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.486    12.877    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X26Y54         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X26Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.914    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                 -0.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.539%)  route 0.111ns (37.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.586     1.498    u_spi_top/U_SPI_Master/clk_IBUF_BUFG
    SLICE_X37Y93         FDCE                                         r  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.111     1.750    u_spi_top/U_SPI_Master/temp_tx_data_reg_reg_n_0_[3]
    SLICE_X41Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.795 r  u_spi_top/U_SPI_Master/temp_tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    u_spi_top/U_SPI_Master/temp_tx_data_next[4]
    SLICE_X41Y93         FDCE                                         r  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.858     2.017    u_spi_top/U_SPI_Master/clk_IBUF_BUFG
    SLICE_X41Y93         FDCE                                         r  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[4]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X41Y93         FDCE (Hold_fdce_C_D)         0.091     1.627    u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/blue_flag_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_Packet_Controller/current_packet_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.187%)  route 0.145ns (43.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.559     1.471    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/blue_flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_TOP_Hand_Signal/u_hand_signal/blue_flag_reg[1]/Q
                         net (fo=4, routed)           0.145     1.757    U_TOP_Hand_Signal/u_hand_signal/blue_flag[1]
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  U_TOP_Hand_Signal/u_hand_signal/current_packet[9]_i_1/O
                         net (fo=1, routed)           0.000     1.802    u_spi_top/U_Packet_Controller/current_packet_reg[27]_0[5]
    SLICE_X34Y95         FDRE                                         r  u_spi_top/U_Packet_Controller/current_packet_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.829     1.988    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  u_spi_top/U_Packet_Controller/current_packet_reg[9]/C
                         clock pessimism             -0.481     1.507    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.121     1.628    u_spi_top/U_Packet_Controller/current_packet_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_btn_detector/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_OV7670_Master/U_btn_detector/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.539%)  route 0.121ns (39.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.584     1.496    U_OV7670_Master/U_btn_detector/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  U_OV7670_Master/U_btn_detector/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  U_OV7670_Master/U_btn_detector/shift_reg_reg[1]/Q
                         net (fo=27, routed)          0.121     1.758    U_OV7670_Master/U_btn_detector/shift_reg[1]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.803 r  U_OV7670_Master/U_btn_detector/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    U_OV7670_Master/U_btn_detector/shift_reg[0]_i_1_n_0
    SLICE_X38Y30         FDCE                                         r  U_OV7670_Master/U_btn_detector/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.851     2.010    U_OV7670_Master/U_btn_detector/clk_IBUF_BUFG
    SLICE_X38Y30         FDCE                                         r  U_OV7670_Master/U_btn_detector/shift_reg_reg[0]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X38Y30         FDCE (Hold_fdce_C_D)         0.120     1.629    U_OV7670_Master/U_btn_detector/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.686%)  route 0.144ns (43.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.588     1.500    u_spi_top/U_SPI_Master/clk_IBUF_BUFG
    SLICE_X41Y93         FDCE                                         r  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.144     1.785    u_spi_top/U_SPI_Master/temp_tx_data_reg_reg_n_0_[4]
    SLICE_X37Y93         LUT2 (Prop_lut2_I1_O)        0.048     1.833 r  u_spi_top/U_SPI_Master/temp_tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.833    u_spi_top/U_SPI_Master/temp_tx_data_next[5]
    SLICE_X37Y93         FDCE                                         r  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.856     2.015    u_spi_top/U_SPI_Master/clk_IBUF_BUFG
    SLICE_X37Y93         FDCE                                         r  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[5]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X37Y93         FDCE (Hold_fdce_C_D)         0.107     1.641    u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.586     1.498    u_spi_top/U_SPI_Master/clk_IBUF_BUFG
    SLICE_X37Y93         FDCE                                         r  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDCE (Prop_fdce_C_Q)         0.128     1.626 r  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.086     1.711    u_spi_top/U_SPI_Master/temp_tx_data_reg_reg_n_0_[6]
    SLICE_X37Y93         LUT2 (Prop_lut2_I0_O)        0.104     1.815 r  u_spi_top/U_SPI_Master/temp_tx_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.815    u_spi_top/U_SPI_Master/temp_tx_data_next[7]
    SLICE_X37Y93         FDCE                                         r  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.856     2.015    u_spi_top/U_SPI_Master/clk_IBUF_BUFG
    SLICE_X37Y93         FDCE                                         r  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[7]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X37Y93         FDCE (Hold_fdce_C_D)         0.107     1.605    u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/blue_flag_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_Packet_Controller/current_packet_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.128%)  route 0.185ns (49.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.559     1.471    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/blue_flag_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_TOP_Hand_Signal/u_hand_signal/blue_flag_reg[2]/Q
                         net (fo=5, routed)           0.185     1.797    U_TOP_Hand_Signal/u_hand_signal/blue_flag[2]
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  U_TOP_Hand_Signal/u_hand_signal/current_packet[10]_i_1/O
                         net (fo=1, routed)           0.000     1.842    u_spi_top/U_Packet_Controller/current_packet_reg[27]_0[6]
    SLICE_X34Y95         FDRE                                         r  u_spi_top/U_Packet_Controller/current_packet_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.829     1.988    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  u_spi_top/U_Packet_Controller/current_packet_reg[10]/C
                         clock pessimism             -0.481     1.507    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.120     1.627    u_spi_top/U_Packet_Controller/current_packet_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_spi_top/U_SPI_Master/sclk_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_SPI_Master/sclk_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.587     1.499    u_spi_top/U_SPI_Master/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  u_spi_top/U_SPI_Master/sclk_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDCE (Prop_fdce_C_Q)         0.148     1.647 r  u_spi_top/U_SPI_Master/sclk_counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.089     1.736    u_spi_top/U_SPI_Master/sclk_counter_reg[0]
    SLICE_X42Y90         LUT6 (Prop_lut6_I1_O)        0.098     1.834 r  u_spi_top/U_SPI_Master/sclk_counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.834    u_spi_top/U_SPI_Master/sclk_counter_next[5]
    SLICE_X42Y90         FDCE                                         r  u_spi_top/U_SPI_Master/sclk_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.857     2.016    u_spi_top/U_SPI_Master/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  u_spi_top/U_SPI_Master/sclk_counter_reg_reg[5]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X42Y90         FDCE (Hold_fdce_C_D)         0.120     1.619    u_spi_top/U_SPI_Master/sclk_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_spi_top/U_SPI_Master/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_SPI_Master/sclk_counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.058%)  route 0.171ns (47.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.587     1.499    u_spi_top/U_SPI_Master/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  u_spi_top/U_SPI_Master/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  u_spi_top/U_SPI_Master/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.171     1.811    u_spi_top/U_SPI_Master/state_reg[0]
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.856 r  u_spi_top/U_SPI_Master/sclk_counter_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.856    u_spi_top/U_SPI_Master/sclk_counter_next[6]
    SLICE_X42Y90         FDCE                                         r  u_spi_top/U_SPI_Master/sclk_counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.857     2.016    u_spi_top/U_SPI_Master/clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  u_spi_top/U_SPI_Master/sclk_counter_reg_reg[6]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y90         FDCE (Hold_fdce_C_D)         0.121     1.636    u_spi_top/U_SPI_Master/sclk_counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_spi_top/U_Packet_Controller/current_packet_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_Packet_Controller/spi_tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.585     1.497    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X37Y92         FDRE                                         r  u_spi_top/U_Packet_Controller/current_packet_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  u_spi_top/U_Packet_Controller/current_packet_reg[26]/Q
                         net (fo=1, routed)           0.143     1.781    u_spi_top/U_Packet_Controller/current_packet_reg_n_0_[26]
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  u_spi_top/U_Packet_Controller/spi_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    u_spi_top/U_Packet_Controller/spi_tx_data_next[2]
    SLICE_X37Y94         FDRE                                         r  u_spi_top/U_Packet_Controller/spi_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.856     2.015    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  u_spi_top/U_Packet_Controller/spi_tx_data_reg[2]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.092     1.606    u_spi_top/U_Packet_Controller/spi_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.236%)  route 0.169ns (44.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.556     1.468    U_OV7670_Master/U_SCCB_controlUnit/clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[1]/Q
                         net (fo=9, routed)           0.169     1.801    U_OV7670_Master/U_SCCB_controlUnit/bitCount[1]
    SLICE_X34Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_OV7670_Master/U_SCCB_controlUnit/bitCount_next[0]
    SLICE_X34Y29         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.823     1.982    U_OV7670_Master/U_SCCB_controlUnit/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/C
                         clock pessimism             -0.480     1.502    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.121     1.623    U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y10  u_disp/U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y8   u_disp/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y8   u_disp/U_Frame_Buffer/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y11  u_disp/U_Frame_Buffer/mem_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y15  u_disp/U_Frame_Buffer/mem_reg_1_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y17  u_disp/U_Frame_Buffer/mem_reg_1_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y13  u_disp/U_Frame_Buffer/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y12  u_disp/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y6   u_disp/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y16  u_disp/U_Frame_Buffer/mem_reg_0_6/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y97  u_spi_top/U_Packet_Controller/timer_counter_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X41Y93  u_spi_top/U_SPI_Master/temp_tx_data_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y56  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[37][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y56  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[37][19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y56  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[37][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y51  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[3][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y51  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[3][19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y50  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[49][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y55  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[4][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y52  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[4][19]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X42Y36  U_OV7670_Master/FSM_onehot_hpd_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X42Y36  U_OV7670_Master/FSM_onehot_hpd_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X42Y36  U_OV7670_Master/FSM_onehot_hpd_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y92  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[26][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y90  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[26][31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y70  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[26][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y75  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[26][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y79   U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[26][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y79   U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[26][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y80  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[27][10]/C



