$date
  Tue Feb 13 15:44:28 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module multiplexer_tb $end
$var reg 1 ! input_0_sig $end
$var reg 1 " input_1_sig $end
$var reg 1 # selector_sig $end
$var reg 1 $ output_sig $end
$scope module dut $end
$var reg 1 % input_0 $end
$var reg 1 & input_1 $end
$var reg 1 ' selector $end
$var reg 1 ( output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#10000000
1!
1$
1%
1(
#20000000
0!
1"
1#
0%
1&
1'
#30000000
1!
1%
#40000000
