

================================================================
== Vivado HLS Report for 'U_drain_IO_L1_out_boundary_6_6_s'
================================================================
* Date:           Thu May 27 10:45:15 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32| 0.107 us | 0.107 us |   32|   32|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       14|       14|         2|          1|          1|    14|    yes   |
        |- Loop 2  |       14|       14|         2|          1|          1|    14|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       52|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      314|    -|
|Register             |        -|      -|      958|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      958|      366|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c2_V_fu_269_p2                    |     +    |      0|  0|   6|           5|           1|
    |c3_fu_351_p2                      |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_133                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln587_fu_263_p2              |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln637_fu_345_p2              |   icmp   |      0|  0|   9|           4|           3|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_condition_237                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  52|          30|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  33|          6|    1|          6|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |  15|          3|    1|          3|
    |ap_phi_mux_c3_0_i_phi_fu_179_p4         |   9|          2|    4|          8|
    |ap_phi_mux_p_02_0_i_phi_fu_167_p4       |   9|          2|    5|         10|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_187  |  62|         15|   32|        480|
    |ap_sig_allocacmp_local_U_0_0_064_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_84_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_85_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_86_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_87_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_88_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_89_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_90_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_91_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_92_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_93_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_94_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_95_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_96_load            |   9|          2|   32|         64|
    |c3_0_i_reg_175                          |   9|          2|    4|          8|
    |fifo_U_drain_local_in_V_blk_n           |   9|          2|    1|          2|
    |fifo_U_drain_out_V_blk_n                |   9|          2|    1|          2|
    |p_02_0_i_reg_163                        |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 314|         69|  504|       1430|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_187  |  32|   0|   32|          0|
    |c2_V_reg_515                            |   5|   0|    5|          0|
    |c3_0_i_reg_175                          |   4|   0|    4|          0|
    |c3_reg_524                              |   4|   0|    4|          0|
    |icmp_ln587_reg_511                      |   1|   0|    1|          0|
    |icmp_ln637_reg_520                      |   1|   0|    1|          0|
    |local_U_0_0_064_load_reg_441            |  32|   0|   32|          0|
    |p_02_0_i_reg_163                        |   5|   0|    5|          0|
    |tmp_84_fu_98                            |  32|   0|   32|          0|
    |tmp_84_load_reg_446                     |  32|   0|   32|          0|
    |tmp_85_fu_102                           |  32|   0|   32|          0|
    |tmp_85_load_reg_451                     |  32|   0|   32|          0|
    |tmp_86_fu_106                           |  32|   0|   32|          0|
    |tmp_86_load_reg_456                     |  32|   0|   32|          0|
    |tmp_87_fu_110                           |  32|   0|   32|          0|
    |tmp_87_load_reg_461                     |  32|   0|   32|          0|
    |tmp_88_fu_114                           |  32|   0|   32|          0|
    |tmp_88_load_reg_466                     |  32|   0|   32|          0|
    |tmp_89_fu_118                           |  32|   0|   32|          0|
    |tmp_89_load_reg_471                     |  32|   0|   32|          0|
    |tmp_90_fu_122                           |  32|   0|   32|          0|
    |tmp_90_load_reg_476                     |  32|   0|   32|          0|
    |tmp_91_fu_126                           |  32|   0|   32|          0|
    |tmp_91_load_reg_481                     |  32|   0|   32|          0|
    |tmp_92_fu_130                           |  32|   0|   32|          0|
    |tmp_92_load_reg_486                     |  32|   0|   32|          0|
    |tmp_93_fu_134                           |  32|   0|   32|          0|
    |tmp_93_load_reg_491                     |  32|   0|   32|          0|
    |tmp_94_fu_138                           |  32|   0|   32|          0|
    |tmp_94_load_reg_496                     |  32|   0|   32|          0|
    |tmp_95_fu_142                           |  32|   0|   32|          0|
    |tmp_95_load_reg_501                     |  32|   0|   32|          0|
    |tmp_96_fu_146                           |  32|   0|   32|          0|
    |tmp_96_load_reg_506                     |  32|   0|   32|          0|
    |tmp_fu_94                               |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 958|   0|  958|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<6, 6> | return value |
|fifo_U_drain_out_V_din           | out |   32|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_full_n        |  in |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_write         | out |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_local_in_V_dout     |  in |   32|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_read     | out |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_84 = alloca float"   --->   Operation 9 'alloca' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_85 = alloca float"   --->   Operation 10 'alloca' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_86 = alloca float"   --->   Operation 11 'alloca' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_87 = alloca float"   --->   Operation 12 'alloca' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_88 = alloca float"   --->   Operation 13 'alloca' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_89 = alloca float"   --->   Operation 14 'alloca' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_90 = alloca float"   --->   Operation 15 'alloca' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_91 = alloca float"   --->   Operation 16 'alloca' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_92 = alloca float"   --->   Operation 17 'alloca' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_93 = alloca float"   --->   Operation 18 'alloca' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_94 = alloca float"   --->   Operation 19 'alloca' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_95 = alloca float"   --->   Operation 20 'alloca' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_96 = alloca float"   --->   Operation 21 'alloca' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_02_0_i = phi i5 [ 6, %0 ], [ %c2_V, %hls_label_531_end ]"   --->   Operation 25 'phi' 'p_02_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%local_U_0_0_064_load = load float* %tmp" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 26 'load' 'local_U_0_0_064_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_84_load = load float* %tmp_84" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 27 'load' 'tmp_84_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_85_load = load float* %tmp_85" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 28 'load' 'tmp_85_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_86_load = load float* %tmp_86" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 29 'load' 'tmp_86_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_87_load = load float* %tmp_87" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 30 'load' 'tmp_87_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_88_load = load float* %tmp_88" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 31 'load' 'tmp_88_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_89_load = load float* %tmp_89" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 32 'load' 'tmp_89_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_90_load = load float* %tmp_90" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 33 'load' 'tmp_90_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_91_load = load float* %tmp_91" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 34 'load' 'tmp_91_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_92_load = load float* %tmp_92" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 35 'load' 'tmp_92_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_93_load = load float* %tmp_93" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 36 'load' 'tmp_93_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_94_load = load float* %tmp_94" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 37 'load' 'tmp_94_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_95_load = load float* %tmp_95" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 38 'load' 'tmp_95_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_96_load = load float* %tmp_96" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 39 'load' 'tmp_96_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.63ns)   --->   "%icmp_ln587 = icmp eq i5 %p_02_0_i, -12" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 40 'icmp' 'icmp_ln587' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln587, label %"U_drain_IO_L1_out_intra_trans<6, 6>.exit.preheader", label %hls_label_531_begin" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.63ns)   --->   "switch i5 %p_02_0_i, label %branch33 [
    i5 6, label %hls_label_531_begin.hls_label_531_end_crit_edge
    i5 7, label %branch21
    i5 8, label %branch22
    i5 9, label %branch23
    i5 10, label %branch24
    i5 11, label %branch25
    i5 12, label %branch26
    i5 13, label %branch27
    i5 14, label %branch28
    i5 15, label %branch29
    i5 -16, label %branch30
    i5 -15, label %branch31
    i5 -14, label %branch32
  ]" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 43 'switch' <Predicate = (!icmp_ln587)> <Delay = 0.63>
ST_2 : Operation 44 [1/1] (0.34ns)   --->   "%c2_V = add i5 %p_02_0_i, 1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 44 'add' 'c2_V' <Predicate = (!icmp_ln587)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str78)" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 45 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:588->src/kernel_kernel.cpp:682]   --->   Operation 46 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.21ns)   --->   "%tmp_99 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_local_in_V)" [src/kernel_kernel.cpp:591->src/kernel_kernel.cpp:682]   --->   Operation 47 'read' 'tmp_99' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_95" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 48 'store' <Predicate = (p_02_0_i == 18)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 49 'br' <Predicate = (p_02_0_i == 18)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_94" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 50 'store' <Predicate = (p_02_0_i == 17)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 51 'br' <Predicate = (p_02_0_i == 17)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_93" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 52 'store' <Predicate = (p_02_0_i == 16)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 53 'br' <Predicate = (p_02_0_i == 16)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_92" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 54 'store' <Predicate = (p_02_0_i == 15)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 55 'br' <Predicate = (p_02_0_i == 15)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_91" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 56 'store' <Predicate = (p_02_0_i == 14)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 57 'br' <Predicate = (p_02_0_i == 14)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_90" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 58 'store' <Predicate = (p_02_0_i == 13)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 59 'br' <Predicate = (p_02_0_i == 13)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_89" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 60 'store' <Predicate = (p_02_0_i == 12)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 61 'br' <Predicate = (p_02_0_i == 12)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_88" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 62 'store' <Predicate = (p_02_0_i == 11)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 63 'br' <Predicate = (p_02_0_i == 11)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_87" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 64 'store' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 65 'br' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_86" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 66 'store' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 67 'br' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_85" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 68 'store' <Predicate = (p_02_0_i == 8)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 69 'br' <Predicate = (p_02_0_i == 8)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_84" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 70 'store' <Predicate = (p_02_0_i == 7)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 71 'br' <Predicate = (p_02_0_i == 7)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 72 'store' <Predicate = (p_02_0_i == 6)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 73 'br' <Predicate = (p_02_0_i == 6)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "store float %tmp_99, float* %tmp_96" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 74 'store' <Predicate = (p_02_0_i != 6 & p_02_0_i != 7 & p_02_0_i != 8 & p_02_0_i != 9 & p_02_0_i != 10 & p_02_0_i != 11 & p_02_0_i != 12 & p_02_0_i != 13 & p_02_0_i != 14 & p_02_0_i != 15 & p_02_0_i != 16 & p_02_0_i != 17 & p_02_0_i != 18)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %hls_label_531_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 75 'br' <Predicate = (p_02_0_i != 6 & p_02_0_i != 7 & p_02_0_i != 8 & p_02_0_i != 9 & p_02_0_i != 10 & p_02_0_i != 11 & p_02_0_i != 12 & p_02_0_i != 13 & p_02_0_i != 14 & p_02_0_i != 15 & p_02_0_i != 16 & p_02_0_i != 17 & p_02_0_i != 18)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_1010 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str78, i32 %tmp_s)" [src/kernel_kernel.cpp:593->src/kernel_kernel.cpp:682]   --->   Operation 76 'specregionend' 'empty_1010' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 77 'br' <Predicate = (!icmp_ln587)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 78 [1/1] (0.60ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<6, 6>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 0.85>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%c3_0_i = phi i4 [ %c3, %hls_label_532_end ], [ 0, %"U_drain_IO_L1_out_intra_trans<6, 6>.exit.preheader" ]"   --->   Operation 79 'phi' 'c3_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.65ns)   --->   "%icmp_ln637 = icmp eq i4 %c3_0_i, -2" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 80 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_1011 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 81 'speclooptripcount' 'empty_1011' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.33ns)   --->   "%c3 = add i4 %c3_0_i, 1" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 82 'add' 'c3' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln637, label %"U_drain_IO_L1_out_inter_trans_boundary<6, 6>.exit", label %hls_label_532_begin" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.85ns)   --->   "switch i4 %c3_0_i, label %branch13 [
    i4 0, label %hls_label_532_end
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
  ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 84 'switch' <Predicate = (!icmp_ln637)> <Delay = 0.85>
ST_5 : Operation 85 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 85 'br' <Predicate = (!icmp_ln637 & c3_0_i == 12)> <Delay = 0.85>
ST_5 : Operation 86 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 86 'br' <Predicate = (!icmp_ln637 & c3_0_i == 11)> <Delay = 0.85>
ST_5 : Operation 87 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 87 'br' <Predicate = (!icmp_ln637 & c3_0_i == 10)> <Delay = 0.85>
ST_5 : Operation 88 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 88 'br' <Predicate = (!icmp_ln637 & c3_0_i == 9)> <Delay = 0.85>
ST_5 : Operation 89 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 89 'br' <Predicate = (!icmp_ln637 & c3_0_i == 8)> <Delay = 0.85>
ST_5 : Operation 90 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 90 'br' <Predicate = (!icmp_ln637 & c3_0_i == 7)> <Delay = 0.85>
ST_5 : Operation 91 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 91 'br' <Predicate = (!icmp_ln637 & c3_0_i == 6)> <Delay = 0.85>
ST_5 : Operation 92 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 92 'br' <Predicate = (!icmp_ln637 & c3_0_i == 5)> <Delay = 0.85>
ST_5 : Operation 93 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 93 'br' <Predicate = (!icmp_ln637 & c3_0_i == 4)> <Delay = 0.85>
ST_5 : Operation 94 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 94 'br' <Predicate = (!icmp_ln637 & c3_0_i == 3)> <Delay = 0.85>
ST_5 : Operation 95 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 95 'br' <Predicate = (!icmp_ln637 & c3_0_i == 2)> <Delay = 0.85>
ST_5 : Operation 96 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 96 'br' <Predicate = (!icmp_ln637 & c3_0_i == 1)> <Delay = 0.85>
ST_5 : Operation 97 [1/1] (0.85ns)   --->   "br label %hls_label_532_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 97 'br' <Predicate = (!icmp_ln637 & c3_0_i == 15) | (!icmp_ln637 & c3_0_i == 14) | (!icmp_ln637 & c3_0_i == 13)> <Delay = 0.85>

State 6 <SV = 4> <Delay = 1.21>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str77)" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 98 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:638->src/kernel_kernel.cpp:686]   --->   Operation 99 'specpipeline' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%fifo_data = phi float [ %tmp_84_load, %branch1 ], [ %tmp_85_load, %branch2 ], [ %tmp_86_load, %branch3 ], [ %tmp_87_load, %branch4 ], [ %tmp_88_load, %branch5 ], [ %tmp_89_load, %branch6 ], [ %tmp_90_load, %branch7 ], [ %tmp_91_load, %branch8 ], [ %tmp_92_load, %branch9 ], [ %tmp_93_load, %branch10 ], [ %tmp_94_load, %branch11 ], [ %tmp_95_load, %branch12 ], [ %tmp_96_load, %branch13 ], [ %local_U_0_0_064_load, %hls_label_532_begin ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 100 'phi' 'fifo_data' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_drain_out_V, float %fifo_data)" [src/kernel_kernel.cpp:641->src/kernel_kernel.cpp:686]   --->   Operation 101 'write' <Predicate = (!icmp_ln637)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%empty_1012 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str77, i32 %tmp_4)" [src/kernel_kernel.cpp:642->src/kernel_kernel.cpp:686]   --->   Operation 102 'specregionend' 'empty_1012' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<6, 6>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 103 'br' <Predicate = (!icmp_ln637)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:690]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_U_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                  (alloca           ) [ 00110000]
tmp_84               (alloca           ) [ 00110000]
tmp_85               (alloca           ) [ 00110000]
tmp_86               (alloca           ) [ 00110000]
tmp_87               (alloca           ) [ 00110000]
tmp_88               (alloca           ) [ 00110000]
tmp_89               (alloca           ) [ 00110000]
tmp_90               (alloca           ) [ 00110000]
tmp_91               (alloca           ) [ 00110000]
tmp_92               (alloca           ) [ 00110000]
tmp_93               (alloca           ) [ 00110000]
tmp_94               (alloca           ) [ 00110000]
tmp_95               (alloca           ) [ 00110000]
tmp_96               (alloca           ) [ 00110000]
specinterface_ln0    (specinterface    ) [ 00000000]
specinterface_ln0    (specinterface    ) [ 00000000]
br_ln587             (br               ) [ 01110000]
p_02_0_i             (phi              ) [ 00110000]
local_U_0_0_064_load (load             ) [ 00001110]
tmp_84_load          (load             ) [ 00001110]
tmp_85_load          (load             ) [ 00001110]
tmp_86_load          (load             ) [ 00001110]
tmp_87_load          (load             ) [ 00001110]
tmp_88_load          (load             ) [ 00001110]
tmp_89_load          (load             ) [ 00001110]
tmp_90_load          (load             ) [ 00001110]
tmp_91_load          (load             ) [ 00001110]
tmp_92_load          (load             ) [ 00001110]
tmp_93_load          (load             ) [ 00001110]
tmp_94_load          (load             ) [ 00001110]
tmp_95_load          (load             ) [ 00001110]
tmp_96_load          (load             ) [ 00001110]
icmp_ln587           (icmp             ) [ 00110000]
empty                (speclooptripcount) [ 00000000]
br_ln587             (br               ) [ 00000000]
switch_ln592         (switch           ) [ 00000000]
c2_V                 (add              ) [ 01110000]
tmp_s                (specregionbegin  ) [ 00000000]
specpipeline_ln588   (specpipeline     ) [ 00000000]
tmp_99               (read             ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
empty_1010           (specregionend    ) [ 00000000]
br_ln587             (br               ) [ 01110000]
br_ln637             (br               ) [ 00001110]
c3_0_i               (phi              ) [ 00000110]
icmp_ln637           (icmp             ) [ 00000110]
empty_1011           (speclooptripcount) [ 00000000]
c3                   (add              ) [ 00001110]
br_ln637             (br               ) [ 00000000]
switch_ln640         (switch           ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
tmp_4                (specregionbegin  ) [ 00000000]
specpipeline_ln638   (specpipeline     ) [ 00000000]
fifo_data            (phi              ) [ 00000110]
write_ln641          (write            ) [ 00000000]
empty_1012           (specregionend    ) [ 00000000]
br_ln637             (br               ) [ 00001110]
ret_ln690            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_U_drain_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_U_drain_local_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_84_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_84/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_85_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_85/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_86_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_86/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_87_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_87/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_88_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_88/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_89_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_89/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_90_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_90/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_91_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_91/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_92_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_92/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_93_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_93/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_94_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_94/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_95_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_95/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_96_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_96/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_99_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_99/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln641_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln641/6 "/>
</bind>
</comp>

<comp id="163" class="1005" name="p_02_0_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="1"/>
<pin id="165" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_02_0_i (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_02_0_i_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_0_i/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="c3_0_i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="1"/>
<pin id="177" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_0_i (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="c3_0_i_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0_i/5 "/>
</bind>
</comp>

<comp id="187" class="1005" name="fifo_data_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="fifo_data_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="3"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="3"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="4" bw="32" slack="3"/>
<pin id="196" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="6" bw="32" slack="3"/>
<pin id="198" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="8" bw="32" slack="3"/>
<pin id="200" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="10" bw="32" slack="3"/>
<pin id="202" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="12" bw="32" slack="3"/>
<pin id="204" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="14" bw="32" slack="3"/>
<pin id="206" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="16" bw="32" slack="3"/>
<pin id="208" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="18" bw="32" slack="3"/>
<pin id="210" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="20" bw="32" slack="3"/>
<pin id="212" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="22" bw="32" slack="3"/>
<pin id="214" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="24" bw="32" slack="3"/>
<pin id="216" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="26" bw="32" slack="3"/>
<pin id="218" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="28" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="local_U_0_0_064_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_U_0_0_064_load/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_84_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_84_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_85_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_85_load/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_86_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_86_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_87_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_87_load/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_88_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_88_load/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_89_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_89_load/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_90_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_90_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_91_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_91_load/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_92_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_92_load/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_93_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_93_load/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_94_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_94_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_95_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_95_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_96_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_96_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln587_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln587/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="c2_V_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln592_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="2"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln592_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln592_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="2"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln592_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln592_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="2"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln592_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln592_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="2"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln592_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln592_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="2"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln592_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln592_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="2"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln592_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="2"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln592_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="2"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln592_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="2"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln637_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln637/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="c3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3/5 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_84_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_85_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_86_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_87_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_88_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_89_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_90_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_91_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_91 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_92_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_93_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_94_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_95_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_96_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="441" class="1005" name="local_U_0_0_064_load_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="3"/>
<pin id="443" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="local_U_0_0_064_load "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_84_load_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="3"/>
<pin id="448" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_84_load "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_85_load_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="3"/>
<pin id="453" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_85_load "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_86_load_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="3"/>
<pin id="458" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_86_load "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_87_load_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="3"/>
<pin id="463" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_87_load "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_88_load_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="3"/>
<pin id="468" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_88_load "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_89_load_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="3"/>
<pin id="473" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_89_load "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_90_load_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="3"/>
<pin id="478" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_90_load "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_91_load_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="3"/>
<pin id="483" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_91_load "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_92_load_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="3"/>
<pin id="488" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_92_load "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_93_load_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="3"/>
<pin id="493" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_93_load "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_94_load_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="3"/>
<pin id="498" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_94_load "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_95_load_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="3"/>
<pin id="503" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_95_load "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_96_load_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="3"/>
<pin id="508" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_96_load "/>
</bind>
</comp>

<comp id="511" class="1005" name="icmp_ln587_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln587 "/>
</bind>
</comp>

<comp id="515" class="1005" name="c2_V_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="520" class="1005" name="icmp_ln637_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln637 "/>
</bind>
</comp>

<comp id="524" class="1005" name="c3_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="92" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="62" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="220"><net_src comp="190" pin="28"/><net_sink comp="156" pin=2"/></net>

<net id="267"><net_src comp="167" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="167" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="150" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="150" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="150" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="150" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="150" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="150" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="150" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="150" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="150" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="150" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="150" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="150" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="150" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="150" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="179" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="179" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="66" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="94" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="366"><net_src comp="98" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="372"><net_src comp="102" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="378"><net_src comp="106" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="384"><net_src comp="110" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="390"><net_src comp="114" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="396"><net_src comp="118" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="402"><net_src comp="122" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="408"><net_src comp="126" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="414"><net_src comp="130" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="420"><net_src comp="134" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="426"><net_src comp="138" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="432"><net_src comp="142" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="438"><net_src comp="146" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="444"><net_src comp="221" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="190" pin=26"/></net>

<net id="449"><net_src comp="224" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="454"><net_src comp="227" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="459"><net_src comp="230" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="464"><net_src comp="233" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="190" pin=6"/></net>

<net id="469"><net_src comp="236" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="190" pin=8"/></net>

<net id="474"><net_src comp="239" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="190" pin=10"/></net>

<net id="479"><net_src comp="242" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="190" pin=12"/></net>

<net id="484"><net_src comp="245" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="190" pin=14"/></net>

<net id="489"><net_src comp="248" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="190" pin=16"/></net>

<net id="494"><net_src comp="251" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="190" pin=18"/></net>

<net id="499"><net_src comp="254" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="190" pin=20"/></net>

<net id="504"><net_src comp="257" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="190" pin=22"/></net>

<net id="509"><net_src comp="260" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="190" pin=24"/></net>

<net id="514"><net_src comp="263" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="269" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="523"><net_src comp="345" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="351" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="179" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_U_drain_out_V | {6 }
 - Input state : 
	Port: U_drain_IO_L1_out_boundary<6, 6> : fifo_U_drain_local_in_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln587 : 1
		br_ln587 : 2
		switch_ln592 : 1
		c2_V : 1
	State 3
		empty_1010 : 1
	State 4
	State 5
		icmp_ln637 : 1
		c3 : 1
		br_ln637 : 2
		switch_ln640 : 1
	State 6
		write_ln641 : 1
		empty_1012 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln587_fu_263    |    0    |    11   |
|          |     icmp_ln637_fu_345    |    0    |    9    |
|----------|--------------------------|---------|---------|
|    add   |        c2_V_fu_269       |    0    |    6    |
|          |         c3_fu_351        |    0    |    6    |
|----------|--------------------------|---------|---------|
|   read   |    tmp_99_read_fu_150    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln641_write_fu_156 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    32   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        c2_V_reg_515        |    5   |
|       c3_0_i_reg_175       |    4   |
|         c3_reg_524         |    4   |
|      fifo_data_reg_187     |   32   |
|     icmp_ln587_reg_511     |    1   |
|     icmp_ln637_reg_520     |    1   |
|local_U_0_0_064_load_reg_441|   32   |
|      p_02_0_i_reg_163      |    5   |
|     tmp_84_load_reg_446    |   32   |
|       tmp_84_reg_363       |   32   |
|     tmp_85_load_reg_451    |   32   |
|       tmp_85_reg_369       |   32   |
|     tmp_86_load_reg_456    |   32   |
|       tmp_86_reg_375       |   32   |
|     tmp_87_load_reg_461    |   32   |
|       tmp_87_reg_381       |   32   |
|     tmp_88_load_reg_466    |   32   |
|       tmp_88_reg_387       |   32   |
|     tmp_89_load_reg_471    |   32   |
|       tmp_89_reg_393       |   32   |
|     tmp_90_load_reg_476    |   32   |
|       tmp_90_reg_399       |   32   |
|     tmp_91_load_reg_481    |   32   |
|       tmp_91_reg_405       |   32   |
|     tmp_92_load_reg_486    |   32   |
|       tmp_92_reg_411       |   32   |
|     tmp_93_load_reg_491    |   32   |
|       tmp_93_reg_417       |   32   |
|     tmp_94_load_reg_496    |   32   |
|       tmp_94_reg_423       |   32   |
|     tmp_95_load_reg_501    |   32   |
|       tmp_95_reg_429       |   32   |
|     tmp_96_load_reg_506    |   32   |
|       tmp_96_reg_435       |   32   |
|         tmp_reg_357        |   32   |
+----------------------------+--------+
|            Total           |   948  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| p_02_0_i_reg_163 |  p0  |   2  |   5  |   10   ||    9    |
|  c3_0_i_reg_175  |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.206  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   948  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   948  |   50   |
+-----------+--------+--------+--------+
