// Seed: 37563106
module module_0;
  uwire id_1 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  wor   id_2
);
  assign id_1 = 1;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire  id_16;
  uwire id_17 = 1;
  module_0 modCall_1 ();
endmodule
