{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760996031594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760996031594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 20 16:33:51 2025 " "Processing started: Mon Oct 20 16:33:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760996031594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996031594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiscVpc -c RiscVpc " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiscVpc -c RiscVpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996031595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760996032271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760996032271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996042558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996042558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996042562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996042562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996042566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996042566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996042570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996042570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "tb_top_level.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/tb_top_level.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996042575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996042575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996042579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996042579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "register_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996042583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996042583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996042587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996042587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996042591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996042591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generador_imm.sv 1 1 " "Found 1 design units, including 1 entities, in source file generador_imm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Generador_Imm " "Found entity 1: Generador_Imm" {  } { { "Generador_Imm.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/Generador_Imm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996042595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996042595 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1760996042600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996042600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996042600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996042605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996042605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760996042814 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_level.v(189) " "Verilog HDL Case Statement information at top_level.v(189): all case item expressions in this case statement are onehot" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760996042856 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:sumar " "Elaborating entity \"sumador\" for hierarchy \"sumador:sumar\"" {  } { { "top_level.v" "sumar" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996042858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pcInst " "Elaborating entity \"pc\" for hierarchy \"pc:pcInst\"" {  } { { "top_level.v" "pcInst" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996042917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:imem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:imem\"" {  } { { "top_level.v" "imem" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996042960 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 127 instructionMemory.sv(11) " "Verilog HDL warning at instructionMemory.sv(11): number of words (4) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1760996043013 "|top_level|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucciones.data_a 0 instructionMemory.sv(7) " "Net \"instrucciones.data_a\" at instructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760996043014 "|top_level|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucciones.waddr_a 0 instructionMemory.sv(7) " "Net \"instrucciones.waddr_a\" at instructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760996043014 "|top_level|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucciones.we_a 0 instructionMemory.sv(7) " "Net \"instrucciones.we_a\" at instructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760996043014 "|top_level|instructionMemory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controla " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controla\"" {  } { { "top_level.v" "controla" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996043016 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IMMSrc control_unit.sv(30) " "Verilog HDL Always Construct warning at control_unit.sv(30): inferring latch(es) for variable \"IMMSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760996043128 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RUWr control_unit.sv(30) " "Verilog HDL Always Construct warning at control_unit.sv(30): inferring latch(es) for variable \"RUWr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760996043128 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RUDataWrSrc control_unit.sv(30) " "Verilog HDL Always Construct warning at control_unit.sv(30): inferring latch(es) for variable \"RUDataWrSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760996043129 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DMWR control_unit.sv(30) " "Verilog HDL Always Construct warning at control_unit.sv(30): inferring latch(es) for variable \"DMWR\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760996043129 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DMCtrl control_unit.sv(30) " "Verilog HDL Always Construct warning at control_unit.sv(30): inferring latch(es) for variable \"DMCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760996043129 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMCtrl\[0\] control_unit.sv(30) " "Inferred latch for \"DMCtrl\[0\]\" at control_unit.sv(30)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043150 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMCtrl\[1\] control_unit.sv(30) " "Inferred latch for \"DMCtrl\[1\]\" at control_unit.sv(30)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043151 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMCtrl\[2\] control_unit.sv(30) " "Inferred latch for \"DMCtrl\[2\]\" at control_unit.sv(30)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043151 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMWR control_unit.sv(30) " "Inferred latch for \"DMWR\" at control_unit.sv(30)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043151 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUDataWrSrc\[0\] control_unit.sv(30) " "Inferred latch for \"RUDataWrSrc\[0\]\" at control_unit.sv(30)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043151 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUDataWrSrc\[1\] control_unit.sv(30) " "Inferred latch for \"RUDataWrSrc\[1\]\" at control_unit.sv(30)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043151 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUDataWrSrc\[2\] control_unit.sv(30) " "Inferred latch for \"RUDataWrSrc\[2\]\" at control_unit.sv(30)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043152 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUWr control_unit.sv(30) " "Inferred latch for \"RUWr\" at control_unit.sv(30)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043152 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMSrc\[0\] control_unit.sv(30) " "Inferred latch for \"IMMSrc\[0\]\" at control_unit.sv(30)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043152 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMSrc\[1\] control_unit.sv(30) " "Inferred latch for \"IMMSrc\[1\]\" at control_unit.sv(30)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043152 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMSrc\[2\] control_unit.sv(30) " "Inferred latch for \"IMMSrc\[2\]\" at control_unit.sv(30)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043153 "|top_level|control_unit:controla"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "RUWr control_unit.sv(26) " "Can't resolve multiple constant drivers for net \"RUWr\" at control_unit.sv(26)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 26 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043154 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "control_unit.sv(30) " "Constant driver at control_unit.sv(30)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 30 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043154 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "control_unit:controla " "Can't elaborate user hierarchy \"control_unit:controla\"" {  } { { "top_level.v" "controla" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 116 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996043162 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760996043391 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 20 16:34:03 2025 " "Processing ended: Mon Oct 20 16:34:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760996043391 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760996043391 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760996043391 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996043391 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996044176 ""}
