
---------- Begin Simulation Statistics ----------
final_tick                               899841017500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202259                       # Simulator instruction rate (inst/s)
host_mem_usage                                 839520                       # Number of bytes of host memory used
host_op_rate                                   366359                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   494.42                       # Real time elapsed on the host
host_tick_rate                             1820005435                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     181133909                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.899841                       # Number of seconds simulated
sim_ticks                                899841017500                       # Number of ticks simulated
system.cpu.Branches                          13383322                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     181133909                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    14664200                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         12977                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    70529091                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        174858                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   139196139                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            75                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1799682035                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1799682035                       # Number of busy cycles
system.cpu.num_cc_register_reads             66390443                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            58331002                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     12357286                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               66123612                       # Number of float alu accesses
system.cpu.num_fp_insts                      66123612                       # number of float instructions
system.cpu.num_fp_register_reads             66151484                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               34720                       # number of times the floating registers were written
system.cpu.num_func_calls                      481405                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             180989369                       # Number of integer alu accesses
system.cpu.num_int_insts                    180989369                       # number of integer instructions
system.cpu.num_int_register_reads           393320991                       # number of times the integer registers were read
system.cpu.num_int_register_writes           97341112                       # number of times the integer registers were written
system.cpu.num_load_insts                    14663885                       # Number of load instructions
system.cpu.num_mem_refs                      85192965                       # number of memory refs
system.cpu.num_store_insts                   70529080                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 17650      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  95763120     52.86%     52.87% # Class of executed instruction
system.cpu.op_class::IntMult                    94292      0.05%     52.92% # Class of executed instruction
system.cpu.op_class::IntDiv                     79926      0.04%     52.96% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2238      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4490      0.00%     52.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     52.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                     5116      0.00%     52.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                   18029      0.01%     52.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  29      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   5      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  5      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::MemRead                 14661216      8.09%     61.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 4442817      2.45%     63.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2669      0.00%     63.52% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66086263     36.48%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  181177877                       # Class of executed instruction
system.cpu.workload.numSyscalls                   146                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8279910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16576843                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8315592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16634519                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1477                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7196                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8279363                       # Transaction distribution
system.membus.trans_dist::CleanEvict              547                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8289737                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8289737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7196                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24873776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     24873776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24873776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1060882944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1060882944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1060882944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8296933                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8296933    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8296933                       # Request fanout histogram
system.membus.reqLayer2.occupancy         49694325500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43617218000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             24687                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16581956                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2055                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8294240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8294240                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3342                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21345                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24944707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              24953446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       345408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1063563392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1063908800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8281308                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529879232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16600235                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000089                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009435                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16598757     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1478      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16600235                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16621907500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12473377500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5013000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                20242                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21994                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1752                       # number of overall hits
system.l2.overall_hits::.cpu.data               20242                       # number of overall hits
system.l2.overall_hits::total                   21994                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1590                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8295343                       # number of demand (read+write) misses
system.l2.demand_misses::total                8296933                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1590                       # number of overall misses
system.l2.overall_misses::.cpu.data           8295343                       # number of overall misses
system.l2.overall_misses::total               8296933                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    127942500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 662650718000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     662778660500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    127942500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 662650718000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    662778660500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          8315585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8318927                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         8315585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8318927                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.475763                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997566                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997356                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.475763                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997566                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997356                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80466.981132                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79882.256587                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79882.368642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80466.981132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79882.256587                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79882.368642                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8279363                       # number of writebacks
system.l2.writebacks::total                   8279363                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8295343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8296933                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8295343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8296933                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    112042500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 579697288000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 579809330500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    112042500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 579697288000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 579809330500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.475763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.475763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997356                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70466.981132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69882.256587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69882.368642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70466.981132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69882.256587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69882.368642                       # average overall mshr miss latency
system.l2.replacements                        8281308                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8302593                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8302593                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8302593                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8302593                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2055                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2055                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2055                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2055                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           79                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            79                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              4503                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4503                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8289737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8289737                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 662147955000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  662147955000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8294240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8294240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79875.628744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79875.628744                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8289737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8289737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 579250585000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 579250585000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69875.628744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69875.628744                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1752                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1752                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    127942500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127942500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.475763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.475763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80466.981132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80466.981132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1590                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1590                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    112042500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    112042500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.475763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.475763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70466.981132                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70466.981132                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15739                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15739                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    502763000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    502763000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.262638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.262638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89683.018195                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89683.018195                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5606                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5606                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    446703000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    446703000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.262638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.262638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79683.018195                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79683.018195                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16253.954278                       # Cycle average of tags in use
system.l2.tags.total_refs                    16634439                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8297692                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.004707                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.838665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        54.041380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16175.074234                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.987248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992063                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15923                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41566728                       # Number of tag accesses
system.l2.tags.data_accesses                 41566728                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         101760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      530901952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          531003712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529879232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529879232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         8295343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8296933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8279363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8279363                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            113087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         589995279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             590108365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       113087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           113087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      588858722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            588858722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      588858722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           113087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        589995279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1178967088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8279363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8295335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005021360500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       517166                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       517166                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24573937                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7777945                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8296933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8279363                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8296933                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8279363                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            518488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            518422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            518457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            518650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            518618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            518580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            518534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            518318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            518195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            518420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           518603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           518816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           518577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           518758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           518720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           518769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            517398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517663                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  86083642500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                41484625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            241650986250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10375.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29125.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7643312                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7685754                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8296933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8279363                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8296924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 514690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 517171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 517171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 517169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 517170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 517171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 517180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 517168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 519737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 517172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 517166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 517167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 517167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 517166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 517167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 517166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1247192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    850.615232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   728.841005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.281504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        65080      5.22%      5.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        35295      2.83%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54094      4.34%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        54267      4.35%     16.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34001      2.73%     19.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65625      5.26%     24.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        30642      2.46%     27.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        64444      5.17%     32.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       843744     67.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1247192                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       517166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.043036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.011352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.111527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        517163    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        517166                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       517166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.009049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.008513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.136526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514870     99.56%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.01%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2153      0.42%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              114      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        517166                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              531003200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529877504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               531003712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529879232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       590.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       588.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    590.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    588.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  899838610500                       # Total gap between requests
system.mem_ctrls.avgGap                      54284.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       101760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    530901440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    529877504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 113086.643108042132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 589994709.815503597260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 588856802.140606999397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      8295343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8279363                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47065750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 241603920500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21938956302750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29601.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29125.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2649836.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4453253700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2366952885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29622846120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21611577780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     71032100880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     203376735300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     174274331520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       506737798185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.141475                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 447031282250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  30047420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 422762315250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4451718600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2366140755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         29617198380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21606556140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     71032100880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     203095339980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     174511296000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       506680350735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.077634                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 447648207250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  30047420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 422145390250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    139192797                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139192797                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139192797                       # number of overall hits
system.cpu.icache.overall_hits::total       139192797                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3342                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3342                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3342                       # number of overall misses
system.cpu.icache.overall_misses::total          3342                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    154713000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    154713000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    154713000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    154713000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139196139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139196139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139196139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139196139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46293.536804                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46293.536804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46293.536804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46293.536804                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2055                       # number of writebacks
system.cpu.icache.writebacks::total              2055                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3342                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3342                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3342                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3342                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151371000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151371000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151371000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151371000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45293.536804                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45293.536804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45293.536804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45293.536804                       # average overall mshr miss latency
system.cpu.icache.replacements                   2055                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139192797                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139192797                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3342                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3342                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    154713000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    154713000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139196139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139196139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46293.536804                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46293.536804                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3342                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3342                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151371000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151371000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45293.536804                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45293.536804                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           577.818437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139196139                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3342                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          41650.550269                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   577.818437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.282138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.282138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1286                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.628418                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         139199481                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        139199481                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     76833738                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         76833738                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     76833738                       # number of overall hits
system.cpu.dcache.overall_hits::total        76833738                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8315585                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8315585                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8315585                       # number of overall misses
system.cpu.dcache.overall_misses::total       8315585                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 683660040000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 683660040000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 683660040000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 683660040000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     85149323                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     85149323                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     85149323                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     85149323                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.097659                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.097659                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.097659                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.097659                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82214.304826                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82214.304826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82214.304826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82214.304826                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8302593                       # number of writebacks
system.cpu.dcache.writebacks::total           8302593                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      8315585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8315585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8315585                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8315585                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 675344455000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 675344455000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 675344455000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 675344455000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.097659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.097659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.097659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.097659                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81214.304826                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81214.304826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81214.304826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81214.304826                       # average overall mshr miss latency
system.cpu.dcache.replacements                8313537                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     14642855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14642855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    726404000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    726404000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     14664200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     14664200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34031.576482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34031.576482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21345                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21345                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    705059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    705059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33031.576482                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33031.576482                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     62190883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       62190883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8294240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8294240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 682933636000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 682933636000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     70485123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70485123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.117674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.117674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82338.301761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82338.301761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8294240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8294240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 674639396000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 674639396000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.117674                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.117674                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81338.301761                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81338.301761                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2042.701751                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85149323                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8315585                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.239727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2042.701751                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997413                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997413                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1555                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          93464908                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         93464908                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 899841017500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 899841017500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
