--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf constraints.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 947821 paths analyzed, 7319 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.050ns.
--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/data_to_be_decrypted_62 (SLICE_X3Y117.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncer4/button_deb (FF)
  Destination:          ATM_Main_cont/data_to_be_decrypted_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.582 - 0.628)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncer4/button_deb to ATM_Main_cont/data_to_be_decrypted_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AQ      Tcko                  0.391   debouncer4/button_deb
                                                       debouncer4/button_deb
    SLICE_X27Y99.B4      net (fanout=3)        4.743   debouncer4/button_deb
    SLICE_X27Y99.B       Tilo                  0.259   ATM_Main_cont/encrypted_data_comm<2>
                                                       ATM_Main_cont/_n45311
    SLICE_X13Y105.B5     net (fanout=73)       1.676   ATM_Main_cont/_n4531
    SLICE_X13Y105.B      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n4564_inv21
    SLICE_X13Y105.A5     net (fanout=2)        0.197   ATM_Main_cont/_n4564_inv2
    SLICE_X13Y105.A      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n12731
    SLICE_X3Y117.CE      net (fanout=14)       1.845   ATM_Main_cont/_n1273
    SLICE_X3Y117.CLK     Tceck                 0.340   ATM_Main_cont/data_to_be_decrypted<63>
                                                       ATM_Main_cont/data_to_be_decrypted_62
    -------------------------------------------------  ---------------------------
    Total                                      9.969ns (1.508ns logic, 8.461ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encrypt/done (FF)
  Destination:          ATM_Main_cont/data_to_be_decrypted_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.013ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.490 - 0.480)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: encrypt/done to ATM_Main_cont/data_to_be_decrypted_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y92.DQ      Tcko                  0.447   encrypt/done
                                                       encrypt/done
    SLICE_X21Y92.A6      net (fanout=2)        1.765   encrypt/done
    SLICE_X21Y92.A       Tilo                  0.259   ATM_Main_cont/state[4]_state[4]_OR_92_o
                                                       ATM_Main_cont/state_FSM_FFd1-In11
    SLICE_X13Y105.B1     net (fanout=72)       1.642   ATM_Main_cont/state_FSM_FFd1-In1
    SLICE_X13Y105.B      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n4564_inv21
    SLICE_X13Y105.A5     net (fanout=2)        0.197   ATM_Main_cont/_n4564_inv2
    SLICE_X13Y105.A      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n12731
    SLICE_X3Y117.CE      net (fanout=14)       1.845   ATM_Main_cont/_n1273
    SLICE_X3Y117.CLK     Tceck                 0.340   ATM_Main_cont/data_to_be_decrypted<63>
                                                       ATM_Main_cont/data_to_be_decrypted_62
    -------------------------------------------------  ---------------------------
    Total                                      7.013ns (1.564ns logic, 5.449ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/current_user_bank_id_2 (FF)
  Destination:          ATM_Main_cont/data_to_be_decrypted_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.914ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.490 - 0.481)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/current_user_bank_id_2 to ATM_Main_cont/data_to_be_decrypted_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y91.CQ      Tcko                  0.391   ATM_Main_cont/current_user_bank_id<3>
                                                       ATM_Main_cont/current_user_bank_id_2
    SLICE_X37Y93.D1      net (fanout=2)        0.661   ATM_Main_cont/current_user_bank_id<2>
    SLICE_X37Y93.D       Tilo                  0.259   ATM_Main_cont/data_to_be_encrypted<31>
                                                       ATM_Main_cont/current_user_bank_id[4]_bank_id[4]_equal_63_o5_SW0
    SLICE_X37Y93.C6      net (fanout=1)        0.118   N102
    SLICE_X37Y93.C       Tilo                  0.259   ATM_Main_cont/data_to_be_encrypted<31>
                                                       ATM_Main_cont/current_user_bank_id[4]_bank_id[4]_equal_63_o5
    SLICE_X13Y105.B4     net (fanout=72)       2.326   ATM_Main_cont/current_user_bank_id[4]_bank_id[4]_equal_63_o
    SLICE_X13Y105.B      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n4564_inv21
    SLICE_X13Y105.A5     net (fanout=2)        0.197   ATM_Main_cont/_n4564_inv2
    SLICE_X13Y105.A      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n12731
    SLICE_X3Y117.CE      net (fanout=14)       1.845   ATM_Main_cont/_n1273
    SLICE_X3Y117.CLK     Tceck                 0.340   ATM_Main_cont/data_to_be_decrypted<63>
                                                       ATM_Main_cont/data_to_be_decrypted_62
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (1.767ns logic, 5.147ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/data_to_be_decrypted_55 (SLICE_X3Y116.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncer4/button_deb (FF)
  Destination:          ATM_Main_cont/data_to_be_decrypted_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.962ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.585 - 0.628)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncer4/button_deb to ATM_Main_cont/data_to_be_decrypted_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AQ      Tcko                  0.391   debouncer4/button_deb
                                                       debouncer4/button_deb
    SLICE_X27Y99.B4      net (fanout=3)        4.743   debouncer4/button_deb
    SLICE_X27Y99.B       Tilo                  0.259   ATM_Main_cont/encrypted_data_comm<2>
                                                       ATM_Main_cont/_n45311
    SLICE_X13Y105.B5     net (fanout=73)       1.676   ATM_Main_cont/_n4531
    SLICE_X13Y105.B      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n4564_inv21
    SLICE_X13Y105.A5     net (fanout=2)        0.197   ATM_Main_cont/_n4564_inv2
    SLICE_X13Y105.A      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n12731
    SLICE_X3Y116.CE      net (fanout=14)       1.815   ATM_Main_cont/_n1273
    SLICE_X3Y116.CLK     Tceck                 0.363   ATM_Main_cont/data_to_be_decrypted<51>
                                                       ATM_Main_cont/data_to_be_decrypted_55
    -------------------------------------------------  ---------------------------
    Total                                      9.962ns (1.531ns logic, 8.431ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encrypt/done (FF)
  Destination:          ATM_Main_cont/data_to_be_decrypted_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.006ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.493 - 0.480)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: encrypt/done to ATM_Main_cont/data_to_be_decrypted_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y92.DQ      Tcko                  0.447   encrypt/done
                                                       encrypt/done
    SLICE_X21Y92.A6      net (fanout=2)        1.765   encrypt/done
    SLICE_X21Y92.A       Tilo                  0.259   ATM_Main_cont/state[4]_state[4]_OR_92_o
                                                       ATM_Main_cont/state_FSM_FFd1-In11
    SLICE_X13Y105.B1     net (fanout=72)       1.642   ATM_Main_cont/state_FSM_FFd1-In1
    SLICE_X13Y105.B      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n4564_inv21
    SLICE_X13Y105.A5     net (fanout=2)        0.197   ATM_Main_cont/_n4564_inv2
    SLICE_X13Y105.A      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n12731
    SLICE_X3Y116.CE      net (fanout=14)       1.815   ATM_Main_cont/_n1273
    SLICE_X3Y116.CLK     Tceck                 0.363   ATM_Main_cont/data_to_be_decrypted<51>
                                                       ATM_Main_cont/data_to_be_decrypted_55
    -------------------------------------------------  ---------------------------
    Total                                      7.006ns (1.587ns logic, 5.419ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/current_user_bank_id_2 (FF)
  Destination:          ATM_Main_cont/data_to_be_decrypted_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.907ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.493 - 0.481)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/current_user_bank_id_2 to ATM_Main_cont/data_to_be_decrypted_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y91.CQ      Tcko                  0.391   ATM_Main_cont/current_user_bank_id<3>
                                                       ATM_Main_cont/current_user_bank_id_2
    SLICE_X37Y93.D1      net (fanout=2)        0.661   ATM_Main_cont/current_user_bank_id<2>
    SLICE_X37Y93.D       Tilo                  0.259   ATM_Main_cont/data_to_be_encrypted<31>
                                                       ATM_Main_cont/current_user_bank_id[4]_bank_id[4]_equal_63_o5_SW0
    SLICE_X37Y93.C6      net (fanout=1)        0.118   N102
    SLICE_X37Y93.C       Tilo                  0.259   ATM_Main_cont/data_to_be_encrypted<31>
                                                       ATM_Main_cont/current_user_bank_id[4]_bank_id[4]_equal_63_o5
    SLICE_X13Y105.B4     net (fanout=72)       2.326   ATM_Main_cont/current_user_bank_id[4]_bank_id[4]_equal_63_o
    SLICE_X13Y105.B      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n4564_inv21
    SLICE_X13Y105.A5     net (fanout=2)        0.197   ATM_Main_cont/_n4564_inv2
    SLICE_X13Y105.A      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n12731
    SLICE_X3Y116.CE      net (fanout=14)       1.815   ATM_Main_cont/_n1273
    SLICE_X3Y116.CLK     Tceck                 0.363   ATM_Main_cont/data_to_be_decrypted<51>
                                                       ATM_Main_cont/data_to_be_decrypted_55
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (1.790ns logic, 5.117ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/data_to_be_decrypted_53 (SLICE_X3Y116.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debouncer4/button_deb (FF)
  Destination:          ATM_Main_cont/data_to_be_decrypted_53 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.961ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.585 - 0.628)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debouncer4/button_deb to ATM_Main_cont/data_to_be_decrypted_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AQ      Tcko                  0.391   debouncer4/button_deb
                                                       debouncer4/button_deb
    SLICE_X27Y99.B4      net (fanout=3)        4.743   debouncer4/button_deb
    SLICE_X27Y99.B       Tilo                  0.259   ATM_Main_cont/encrypted_data_comm<2>
                                                       ATM_Main_cont/_n45311
    SLICE_X13Y105.B5     net (fanout=73)       1.676   ATM_Main_cont/_n4531
    SLICE_X13Y105.B      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n4564_inv21
    SLICE_X13Y105.A5     net (fanout=2)        0.197   ATM_Main_cont/_n4564_inv2
    SLICE_X13Y105.A      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n12731
    SLICE_X3Y116.CE      net (fanout=14)       1.815   ATM_Main_cont/_n1273
    SLICE_X3Y116.CLK     Tceck                 0.362   ATM_Main_cont/data_to_be_decrypted<51>
                                                       ATM_Main_cont/data_to_be_decrypted_53
    -------------------------------------------------  ---------------------------
    Total                                      9.961ns (1.530ns logic, 8.431ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               encrypt/done (FF)
  Destination:          ATM_Main_cont/data_to_be_decrypted_53 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.493 - 0.480)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: encrypt/done to ATM_Main_cont/data_to_be_decrypted_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y92.DQ      Tcko                  0.447   encrypt/done
                                                       encrypt/done
    SLICE_X21Y92.A6      net (fanout=2)        1.765   encrypt/done
    SLICE_X21Y92.A       Tilo                  0.259   ATM_Main_cont/state[4]_state[4]_OR_92_o
                                                       ATM_Main_cont/state_FSM_FFd1-In11
    SLICE_X13Y105.B1     net (fanout=72)       1.642   ATM_Main_cont/state_FSM_FFd1-In1
    SLICE_X13Y105.B      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n4564_inv21
    SLICE_X13Y105.A5     net (fanout=2)        0.197   ATM_Main_cont/_n4564_inv2
    SLICE_X13Y105.A      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n12731
    SLICE_X3Y116.CE      net (fanout=14)       1.815   ATM_Main_cont/_n1273
    SLICE_X3Y116.CLK     Tceck                 0.362   ATM_Main_cont/data_to_be_decrypted<51>
                                                       ATM_Main_cont/data_to_be_decrypted_53
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (1.586ns logic, 5.419ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/current_user_bank_id_2 (FF)
  Destination:          ATM_Main_cont/data_to_be_decrypted_53 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.906ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.493 - 0.481)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/current_user_bank_id_2 to ATM_Main_cont/data_to_be_decrypted_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y91.CQ      Tcko                  0.391   ATM_Main_cont/current_user_bank_id<3>
                                                       ATM_Main_cont/current_user_bank_id_2
    SLICE_X37Y93.D1      net (fanout=2)        0.661   ATM_Main_cont/current_user_bank_id<2>
    SLICE_X37Y93.D       Tilo                  0.259   ATM_Main_cont/data_to_be_encrypted<31>
                                                       ATM_Main_cont/current_user_bank_id[4]_bank_id[4]_equal_63_o5_SW0
    SLICE_X37Y93.C6      net (fanout=1)        0.118   N102
    SLICE_X37Y93.C       Tilo                  0.259   ATM_Main_cont/data_to_be_encrypted<31>
                                                       ATM_Main_cont/current_user_bank_id[4]_bank_id[4]_equal_63_o5
    SLICE_X13Y105.B4     net (fanout=72)       2.326   ATM_Main_cont/current_user_bank_id[4]_bank_id[4]_equal_63_o
    SLICE_X13Y105.B      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n4564_inv21
    SLICE_X13Y105.A5     net (fanout=2)        0.197   ATM_Main_cont/_n4564_inv2
    SLICE_X13Y105.A      Tilo                  0.259   ATM_Main_cont/_n4564_inv2
                                                       ATM_Main_cont/_n12731
    SLICE_X3Y116.CE      net (fanout=14)       1.815   ATM_Main_cont/_n1273
    SLICE_X3Y116.CLK     Tceck                 0.362   ATM_Main_cont/data_to_be_decrypted<51>
                                                       ATM_Main_cont/data_to_be_decrypted_53
    -------------------------------------------------  ---------------------------
    Total                                      6.906ns (1.789ns logic, 5.117ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm/data_recieved_58 (SLICE_X5Y121.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/a_2 (FF)
  Destination:          comm/data_recieved_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/a_2 to comm/data_recieved_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y121.CQ      Tcko                  0.200   comm/a<3>
                                                       comm/a_2
    SLICE_X5Y121.CX      net (fanout=1)        0.138   comm/a<2>
    SLICE_X5Y121.CLK     Tckdi       (-Th)    -0.059   comm/data_recieved<59>
                                                       comm/data_recieved_58
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point comm/restriction_total_22 (SLICE_X25Y101.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/x2_6 (FF)
  Destination:          comm/restriction_total_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/x2_6 to comm/restriction_total_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y101.CQ     Tcko                  0.200   comm/x2<7>
                                                       comm/x2_6
    SLICE_X25Y101.CX     net (fanout=1)        0.138   comm/x2<6>
    SLICE_X25Y101.CLK    Tckdi       (-Th)    -0.059   comm/restriction_total<23>
                                                       comm/restriction_total_22
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point comm/data_recieved_15 (SLICE_X3Y112.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/g_7 (FF)
  Destination:          comm/data_recieved_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.235 - 0.196)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/g_7 to comm/data_recieved_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y111.DQ      Tcko                  0.198   comm/g<7>
                                                       comm/g_7
    SLICE_X3Y112.DX      net (fanout=1)        0.190   comm/g<7>
    SLICE_X3Y112.CLK     Tckdi       (-Th)    -0.059   comm/data_recieved<15>
                                                       comm/data_recieved_15
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: decrypt/sum<3>/CLK
  Logical resource: decrypt/sum_0/CK
  Location pin: SLICE_X0Y107.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: decrypt/sum<3>/SR
  Logical resource: decrypt/sum_0/SR
  Location pin: SLICE_X0Y107.SR
  Clock network: ATM_Main_cont/done_or_reset
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   10.050|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 947821 paths, 0 nets, and 8796 connections

Design statistics:
   Minimum period:  10.050ns{1}   (Maximum frequency:  99.502MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 28 22:50:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 480 MB



