/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [21:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [15:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_17z ? celloutsig_0_11z[1] : celloutsig_0_21z[4];
  assign celloutsig_1_15z = celloutsig_1_0z[6] ? celloutsig_1_3z : celloutsig_1_0z[1];
  assign celloutsig_1_10z = celloutsig_1_5z ? celloutsig_1_1z : celloutsig_1_3z;
  assign celloutsig_1_11z = celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_3z;
  assign celloutsig_1_12z = celloutsig_1_2z ? in_data[116] : celloutsig_1_7z;
  assign celloutsig_0_13z = celloutsig_0_7z ? in_data[93] : celloutsig_0_2z;
  assign celloutsig_0_24z = celloutsig_0_2z ? celloutsig_0_15z : celloutsig_0_23z;
  assign celloutsig_0_4z = ~(celloutsig_0_3z[0] & celloutsig_0_3z[4]);
  assign celloutsig_0_9z = ~(celloutsig_0_4z & in_data[54]);
  assign celloutsig_0_22z = ~(celloutsig_0_1z[9] & celloutsig_0_10z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[9] | celloutsig_1_0z[14]);
  assign celloutsig_1_2z = ~(in_data[143] | in_data[105]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z | in_data[160]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | celloutsig_0_0z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z | in_data[5]);
  assign celloutsig_0_14z = ~(celloutsig_0_8z[1] | celloutsig_0_3z[5]);
  assign celloutsig_0_17z = ~(celloutsig_0_16z | celloutsig_0_10z);
  assign celloutsig_0_23z = ~(celloutsig_0_0z | celloutsig_0_9z);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_20z = celloutsig_0_1z[11:2] & { celloutsig_0_11z[6], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_1z[11:4], celloutsig_0_10z } & { celloutsig_0_3z[6:5], _00_ };
  assign celloutsig_1_3z = in_data[164:161] >= celloutsig_1_0z[10:7];
  assign celloutsig_0_6z = { celloutsig_0_1z[21:14], celloutsig_0_2z, celloutsig_0_0z } >= celloutsig_0_1z[18:9];
  assign celloutsig_0_29z = { celloutsig_0_21z[6], celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z } >= { celloutsig_0_27z[8:4], celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_1_7z = celloutsig_1_0z[5:3] > { in_data[127:126], celloutsig_1_2z };
  assign celloutsig_0_28z = { celloutsig_0_27z[8:5], celloutsig_0_12z, celloutsig_0_17z } > celloutsig_0_27z[8:3];
  assign celloutsig_0_0z = ! in_data[79:45];
  assign celloutsig_1_13z = ! { celloutsig_1_0z[11:5], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_14z = ! { celloutsig_1_8z[4:1], celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_10z = ! { celloutsig_0_3z[4:0], celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_34z[3:2], celloutsig_0_3z, celloutsig_0_29z } || { celloutsig_0_27z[6:3], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_1_18z = { celloutsig_1_0z[11:4], celloutsig_1_10z } || { celloutsig_1_0z[6:0], celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_2z = celloutsig_0_1z[18:15] || in_data[14:11];
  assign celloutsig_0_16z = celloutsig_0_1z[7:5] !== { celloutsig_0_3z[5:4], celloutsig_0_7z };
  assign celloutsig_0_34z = ~ { celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_23z };
  assign celloutsig_0_11z = ~ { celloutsig_0_3z[5:1], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_39z = { in_data[79], celloutsig_0_31z, _00_, celloutsig_0_11z } | { celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_37z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[159:145] | in_data[127:113];
  assign celloutsig_1_19z = { celloutsig_1_6z[7:2], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_13z } | { celloutsig_1_6z[6:1], celloutsig_1_6z[1], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_15z };
  assign celloutsig_0_31z = celloutsig_0_28z & celloutsig_0_29z;
  assign celloutsig_0_15z = celloutsig_0_6z & celloutsig_0_10z;
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_3z = in_data[27:20] <<< celloutsig_0_1z[14:7];
  assign celloutsig_1_8z = { celloutsig_1_0z[7:3], celloutsig_1_15z } - celloutsig_1_6z[7:2];
  assign celloutsig_0_1z = in_data[89:68] ~^ { in_data[51:31], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_18z } ~^ { celloutsig_0_20z[4:1], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_1z[11:7], celloutsig_0_18z, celloutsig_0_15z } ~^ celloutsig_0_3z[7:1];
  assign celloutsig_0_12z = ~((in_data[24] & celloutsig_0_0z) | (celloutsig_0_3z[3] & celloutsig_0_9z));
  assign celloutsig_0_18z = ~((celloutsig_0_13z & celloutsig_0_14z) | (celloutsig_0_12z & celloutsig_0_17z));
  assign { celloutsig_1_6z[2:1], celloutsig_1_6z[8:3] } = ~ { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z[8:3] };
  assign celloutsig_1_6z[0] = celloutsig_1_6z[1];
  assign { out_data[128], out_data[105:96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
