// Seed: 1588601714
module module_0 #(
    parameter id_1 = 32'd69,
    parameter id_3 = 32'd89,
    parameter id_4 = 32'd74,
    parameter id_5 = 32'd55
) ();
  wire _id_1;
  assign id_1 = id_1;
  parameter id_2 = 1;
  wire [-1 : id_1] _id_3, _id_4;
  assign module_1.id_21 = 0;
  assign id_1 = id_2;
  logic _id_5;
  wire [1 'b0 : id_1  *  id_5] id_6;
  logic [id_4 : id_4] id_7["" : id_5];
  ;
  wire id_8;
  wire id_9;
  wire [id_3 : id_4] id_10;
endmodule
module module_1 #(
    parameter id_4 = 32'd73,
    parameter id_5 = 32'd13,
    parameter id_6 = 32'd68
) (
    input wor id_0,
    input wor id_1,
    output wor id_2,
    output wire id_3,
    input supply0 _id_4,
    input tri0 _id_5[1  ==  id_4 : id_6  +  -1 'b0],
    output supply0 _id_6,
    input tri1 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri id_11
    , id_24,
    input tri1 id_12,
    output wor id_13
    , id_25,
    output tri1 id_14,
    input supply1 id_15,
    output wand id_16,
    input wor id_17,
    output tri0 id_18,
    input tri0 id_19,
    output tri0 id_20,
    output wand id_21,
    input uwire id_22
);
  wire [id_5 : 1 'b0] id_26, id_27;
  module_0 modCall_1 ();
endmodule
