

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_32u_config8_s'
================================================================
* Date:           Tue Oct 26 13:20:56 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.493 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     2450|  2513700| 24.500 us | 25.137 ms |  2450|  2513700|   none  |
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                            |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4939  |shift_line_buffer_array_ap_fixed_4u_config8_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     2449|  2513699| 2 ~ 2052 |          -|          -|  1225|    no    |
        | + ReuseLoop                      |     2049|     2049|         3|          1|          1|  2048|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|   1767|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     769|    727|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|   2006|    -|
|Register         |        -|      -|    1814|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|    2583|   4500|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+
    |                            Instance                            |                     Module                    | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+
    |myproject_mux_325_14_1_1_U626                                   |myproject_mux_325_14_1_1                       |        0|      0|    0|   55|    0|
    |call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4939  |shift_line_buffer_array_ap_fixed_4u_config8_s  |        0|      0|  769|  672|    0|
    +----------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                           |                                               |        0|      0|  769|  727|    0|
    +----------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                         Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx4_U  |conv_2d_cl_array_array_ap_fixed_32u_config8_s_outidx4  |        1|  0|   0|    0|  2048|    5|     1|        10240|
    |w8_V_U     |conv_2d_cl_array_array_ap_fixed_32u_config8_s_w8_V     |        1|  0|   0|    0|  2048|    7|     1|        14336|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                       |        2|  0|   0|    0|  4096|   12|     2|        24576|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_6106_p2              |     *    |      0|  0|  41|           8|           7|
    |acc_0_V_fu_6195_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln300_fu_9004_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln302_fu_9015_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln305_fu_8958_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln307_fu_8969_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln78_fu_5977_p2         |     +    |      0|  0|  13|          11|           1|
    |in_index_fu_6069_p2         |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_5989_p2          |     +    |      0|  0|  13|           1|          11|
    |and_ln271_1_fu_5965_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln271_2_fu_5971_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln271_fu_5959_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6             |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2739           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_506            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_973            |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op48    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op853   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_10_fu_7093_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_11_fu_7178_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_12_fu_7263_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_13_fu_7348_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_14_fu_7433_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_15_fu_7518_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_16_fu_7603_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_17_fu_7688_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_18_fu_7773_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_19_fu_7858_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_1_fu_6328_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_20_fu_7943_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_21_fu_8028_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_22_fu_8113_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_23_fu_8198_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_24_fu_8283_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_25_fu_8368_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_26_fu_8453_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_27_fu_8538_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_28_fu_8623_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_29_fu_8708_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_2_fu_6413_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_30_fu_8793_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_31_fu_8878_p2   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_3_fu_6498_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_4_fu_6583_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_5_fu_6668_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_6_fu_6753_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_7_fu_6838_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_8_fu_6923_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_9_fu_7008_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_fu_6243_p2      |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln271_1_fu_5933_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln271_2_fu_5943_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln271_3_fu_5953_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln271_fu_5923_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln292_fu_8953_p2       |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln296_fu_8999_p2       |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln389_fu_5995_p2       |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln406_fu_6085_p2       |   icmp   |      0|  0|  18|          26|           1|
    |icmp_ln785_10_fu_7135_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_11_fu_7220_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_12_fu_7305_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_13_fu_7390_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_14_fu_7475_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_15_fu_7560_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_16_fu_7645_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_17_fu_7730_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_18_fu_7815_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_19_fu_7900_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_1_fu_6370_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_20_fu_7985_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_21_fu_8070_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_22_fu_8155_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_23_fu_8240_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_24_fu_8325_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_25_fu_8410_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_26_fu_8495_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_27_fu_8580_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_28_fu_8665_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_29_fu_8750_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_2_fu_6455_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_30_fu_8835_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_31_fu_8920_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_3_fu_6540_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_4_fu_6625_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_5_fu_6710_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_6_fu_6795_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_7_fu_6880_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_8_fu_6965_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_9_fu_7050_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_fu_6285_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln78_fu_9040_p2        |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |or_ln785_10_fu_7141_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_11_fu_7226_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_12_fu_7311_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_13_fu_7396_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_14_fu_7481_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_15_fu_7566_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_16_fu_7651_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_17_fu_7736_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_18_fu_7821_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_19_fu_7906_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_6376_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_20_fu_7991_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_21_fu_8076_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_22_fu_8161_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_23_fu_8246_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_24_fu_8331_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_25_fu_8416_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_26_fu_8501_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_27_fu_8586_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_28_fu_8671_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_29_fu_8756_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_6461_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_30_fu_8841_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_31_fu_8926_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_6546_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_4_fu_6631_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_5_fu_6716_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_6_fu_6801_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_7_fu_6886_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_8_fu_6971_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_9_fu_7056_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_6291_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln302_fu_9020_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln307_fu_8974_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln406_fu_6091_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln785_10_fu_6892_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_11_fu_6977_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_12_fu_7062_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_13_fu_7147_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_14_fu_7232_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_15_fu_7317_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_16_fu_7402_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_17_fu_7487_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_18_fu_7572_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_19_fu_7657_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_20_fu_7742_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_21_fu_7827_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_22_fu_7912_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_23_fu_7997_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_24_fu_8082_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_25_fu_8167_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_26_fu_8252_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_27_fu_8337_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_28_fu_8422_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_29_fu_8507_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_30_fu_8592_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_31_fu_8677_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_32_fu_8762_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_33_fu_8847_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_34_fu_8932_p3  |  select  |      0|  0|   7|           1|           2|
    |select_ln785_4_fu_6382_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_5_fu_6467_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_6_fu_6552_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_7_fu_6637_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_8_fu_6722_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_9_fu_6807_p3   |  select  |      0|  0|   7|           1|           2|
    |select_ln785_fu_6297_p3     |  select  |      0|  0|   7|           1|           2|
    |tmp_data_0_V_3_fu_6305_p3   |  select  |      0|  0|   7|           1|           7|
    |tmp_data_10_V_fu_7155_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_11_V_fu_7240_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_12_V_fu_7325_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_13_V_fu_7410_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_14_V_fu_7495_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_15_V_fu_7580_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_16_V_fu_7665_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_17_V_fu_7750_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_18_V_fu_7835_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_19_V_fu_7920_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_1_V_3_fu_6390_p3   |  select  |      0|  0|   7|           1|           7|
    |tmp_data_20_V_fu_8005_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_21_V_fu_8090_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_22_V_fu_8175_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_23_V_fu_8260_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_24_V_fu_8345_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_25_V_fu_8430_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_26_V_fu_8515_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_27_V_fu_8600_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_28_V_fu_8685_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_29_V_fu_8770_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_2_V_3_fu_6475_p3   |  select  |      0|  0|   7|           1|           7|
    |tmp_data_30_V_fu_8855_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_31_V_fu_8940_p3    |  select  |      0|  0|   7|           1|           7|
    |tmp_data_3_V_3_fu_6560_p3   |  select  |      0|  0|   7|           1|           7|
    |tmp_data_4_V_fu_6645_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_5_V_fu_6730_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_6_V_fu_6815_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_7_V_fu_6900_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_8_V_fu_6985_p3     |  select  |      0|  0|   7|           1|           7|
    |tmp_data_9_V_fu_7070_p3     |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1767|         928|         473|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                        |   27|          5|    1|          5|
    |ap_done                                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                          |    9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i_i_i_i82_phi_fu_1173_p4   |    9|          2|   32|         64|
    |ap_phi_mux_p_Val2_15_phi_fu_4831_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_16_phi_fu_4729_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_17_phi_fu_4627_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_18_phi_fu_4525_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_19_phi_fu_4423_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_20_phi_fu_4321_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_21_phi_fu_4219_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_22_phi_fu_4117_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_23_phi_fu_4015_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_24_phi_fu_3913_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_25_phi_fu_3811_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_26_phi_fu_3709_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_27_phi_fu_3607_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_28_phi_fu_3505_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_29_phi_fu_3403_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_30_phi_fu_3301_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_31_phi_fu_3199_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_32_phi_fu_3097_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_33_phi_fu_2995_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_34_phi_fu_2893_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_35_phi_fu_2791_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_36_phi_fu_2689_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_37_phi_fu_2587_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_38_phi_fu_2485_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_39_phi_fu_2383_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_40_phi_fu_2281_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_41_phi_fu_2179_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_42_phi_fu_2077_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_43_phi_fu_1975_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_44_phi_fu_1873_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_45_phi_fu_1771_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_46_phi_fu_1669_p64             |   15|          3|   14|         42|
    |ap_phi_mux_storemerge_i_i_phi_fu_4932_p4         |   15|          3|   32|         96|
    |ap_phi_mux_w_index83_phi_fu_1162_p4              |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1532  |  293|         65|    8|        520|
    |data_V_data_0_V_blk_n                            |    9|          2|    1|          2|
    |data_V_data_1_V_blk_n                            |    9|          2|    1|          2|
    |data_V_data_2_V_blk_n                            |    9|          2|    1|          2|
    |data_V_data_3_V_blk_n                            |    9|          2|    1|          2|
    |in_index_0_i_i_i_i82_reg_1169                    |    9|          2|   32|         64|
    |indvar_flatten84_reg_1146                        |    9|          2|   11|         22|
    |pX                                               |    9|          2|   32|         64|
    |pY                                               |    9|          2|   32|         64|
    |p_Val2_1579_reg_1191                             |    9|          2|   14|         28|
    |p_Val2_15_reg_4827                               |   15|          3|   14|         42|
    |p_Val2_1677_reg_1202                             |    9|          2|   14|         28|
    |p_Val2_16_reg_4725                               |   15|          3|   14|         42|
    |p_Val2_1775_reg_1213                             |    9|          2|   14|         28|
    |p_Val2_17_reg_4623                               |   15|          3|   14|         42|
    |p_Val2_1873_reg_1224                             |    9|          2|   14|         28|
    |p_Val2_18_reg_4521                               |   15|          3|   14|         42|
    |p_Val2_1971_reg_1235                             |    9|          2|   14|         28|
    |p_Val2_19_reg_4419                               |   15|          3|   14|         42|
    |p_Val2_2069_reg_1246                             |    9|          2|   14|         28|
    |p_Val2_20_reg_4317                               |   15|          3|   14|         42|
    |p_Val2_2167_reg_1257                             |    9|          2|   14|         28|
    |p_Val2_21_reg_4215                               |   15|          3|   14|         42|
    |p_Val2_2265_reg_1268                             |    9|          2|   14|         28|
    |p_Val2_22_reg_4113                               |   15|          3|   14|         42|
    |p_Val2_2363_reg_1279                             |    9|          2|   14|         28|
    |p_Val2_23_reg_4011                               |   15|          3|   14|         42|
    |p_Val2_2461_reg_1290                             |    9|          2|   14|         28|
    |p_Val2_24_reg_3909                               |   15|          3|   14|         42|
    |p_Val2_2559_reg_1301                             |    9|          2|   14|         28|
    |p_Val2_25_reg_3807                               |   15|          3|   14|         42|
    |p_Val2_2657_reg_1312                             |    9|          2|   14|         28|
    |p_Val2_26_reg_3705                               |   15|          3|   14|         42|
    |p_Val2_2755_reg_1323                             |    9|          2|   14|         28|
    |p_Val2_27_reg_3603                               |   15|          3|   14|         42|
    |p_Val2_2853_reg_1334                             |    9|          2|   14|         28|
    |p_Val2_28_reg_3501                               |   15|          3|   14|         42|
    |p_Val2_2951_reg_1345                             |    9|          2|   14|         28|
    |p_Val2_29_reg_3399                               |   15|          3|   14|         42|
    |p_Val2_3049_reg_1356                             |    9|          2|   14|         28|
    |p_Val2_30_reg_3297                               |   15|          3|   14|         42|
    |p_Val2_3147_reg_1367                             |    9|          2|   14|         28|
    |p_Val2_31_reg_3195                               |   15|          3|   14|         42|
    |p_Val2_3245_reg_1378                             |    9|          2|   14|         28|
    |p_Val2_32_reg_3093                               |   15|          3|   14|         42|
    |p_Val2_3343_reg_1389                             |    9|          2|   14|         28|
    |p_Val2_33_reg_2991                               |   15|          3|   14|         42|
    |p_Val2_3441_reg_1400                             |    9|          2|   14|         28|
    |p_Val2_34_reg_2889                               |   15|          3|   14|         42|
    |p_Val2_3539_reg_1411                             |    9|          2|   14|         28|
    |p_Val2_35_reg_2787                               |   15|          3|   14|         42|
    |p_Val2_3637_reg_1422                             |    9|          2|   14|         28|
    |p_Val2_36_reg_2685                               |   15|          3|   14|         42|
    |p_Val2_3735_reg_1433                             |    9|          2|   14|         28|
    |p_Val2_37_reg_2583                               |   15|          3|   14|         42|
    |p_Val2_3833_reg_1444                             |    9|          2|   14|         28|
    |p_Val2_38_reg_2481                               |   15|          3|   14|         42|
    |p_Val2_3931_reg_1455                             |    9|          2|   14|         28|
    |p_Val2_39_reg_2379                               |   15|          3|   14|         42|
    |p_Val2_4029_reg_1466                             |    9|          2|   14|         28|
    |p_Val2_40_reg_2277                               |   15|          3|   14|         42|
    |p_Val2_4127_reg_1477                             |    9|          2|   14|         28|
    |p_Val2_41_reg_2175                               |   15|          3|   14|         42|
    |p_Val2_4225_reg_1488                             |    9|          2|   14|         28|
    |p_Val2_42_reg_2073                               |   15|          3|   14|         42|
    |p_Val2_4323_reg_1499                             |    9|          2|   14|         28|
    |p_Val2_43_reg_1971                               |   15|          3|   14|         42|
    |p_Val2_4421_reg_1510                             |    9|          2|   14|         28|
    |p_Val2_44_reg_1869                               |   15|          3|   14|         42|
    |p_Val2_4519_reg_1521                             |    9|          2|   14|         28|
    |p_Val2_45_reg_1767                               |   15|          3|   14|         42|
    |p_Val2_46_reg_1665                               |   15|          3|   14|         42|
    |p_Val2_81_reg_1180                               |    9|          2|   14|         28|
    |real_start                                       |    9|          2|    1|          2|
    |res_V_data_0_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_10_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_11_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_12_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_13_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_14_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_15_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_16_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_17_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_18_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_19_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_1_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_20_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_21_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_22_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_23_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_24_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_25_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_26_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_27_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_28_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_29_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_2_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_30_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_31_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_3_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_4_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_5_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_6_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_7_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_8_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_9_V_blk_n                             |    9|          2|    1|          2|
    |sX                                               |    9|          2|   32|         64|
    |w_index83_reg_1158                               |    9|          2|   11|         22|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            | 2006|        423| 1617|       4669|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |add_ln78_reg_9082                                |  11|   0|   11|          0|
    |and_ln271_2_reg_9078                             |   1|   0|    1|          0|
    |ap_CS_fsm                                        |   4|   0|    4|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_1532  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1532  |   8|   0|    8|          0|
    |icmp_ln271_1_reg_9061                            |   1|   0|    1|          0|
    |icmp_ln271_reg_9051                              |   1|   0|    1|          0|
    |icmp_ln389_reg_9102                              |   1|   0|    1|          0|
    |icmp_ln389_reg_9102_pp0_iter1_reg                |   1|   0|    1|          0|
    |in_index_0_i_i_i_i82_reg_1169                    |  32|   0|   32|          0|
    |indvar_flatten84_reg_1146                        |  11|   0|   11|          0|
    |kernel_data_V_4_0                                |   8|   0|    8|          0|
    |kernel_data_V_4_1                                |   8|   0|    8|          0|
    |kernel_data_V_4_10                               |   8|   0|    8|          0|
    |kernel_data_V_4_11                               |   8|   0|    8|          0|
    |kernel_data_V_4_12                               |   8|   0|    8|          0|
    |kernel_data_V_4_13                               |   8|   0|    8|          0|
    |kernel_data_V_4_14                               |   8|   0|    8|          0|
    |kernel_data_V_4_15                               |   8|   0|    8|          0|
    |kernel_data_V_4_16                               |   8|   0|    8|          0|
    |kernel_data_V_4_17                               |   8|   0|    8|          0|
    |kernel_data_V_4_18                               |   8|   0|    8|          0|
    |kernel_data_V_4_19                               |   8|   0|    8|          0|
    |kernel_data_V_4_2                                |   8|   0|    8|          0|
    |kernel_data_V_4_20                               |   8|   0|    8|          0|
    |kernel_data_V_4_21                               |   8|   0|    8|          0|
    |kernel_data_V_4_22                               |   8|   0|    8|          0|
    |kernel_data_V_4_23                               |   8|   0|    8|          0|
    |kernel_data_V_4_24                               |   8|   0|    8|          0|
    |kernel_data_V_4_25                               |   8|   0|    8|          0|
    |kernel_data_V_4_26                               |   8|   0|    8|          0|
    |kernel_data_V_4_27                               |   8|   0|    8|          0|
    |kernel_data_V_4_28                               |   8|   0|    8|          0|
    |kernel_data_V_4_29                               |   8|   0|    8|          0|
    |kernel_data_V_4_3                                |   8|   0|    8|          0|
    |kernel_data_V_4_30                               |   8|   0|    8|          0|
    |kernel_data_V_4_31                               |   8|   0|    8|          0|
    |kernel_data_V_4_32                               |   8|   0|    8|          0|
    |kernel_data_V_4_33                               |   8|   0|    8|          0|
    |kernel_data_V_4_34                               |   8|   0|    8|          0|
    |kernel_data_V_4_35                               |   8|   0|    8|          0|
    |kernel_data_V_4_36                               |   8|   0|    8|          0|
    |kernel_data_V_4_37                               |   8|   0|    8|          0|
    |kernel_data_V_4_38                               |   8|   0|    8|          0|
    |kernel_data_V_4_39                               |   8|   0|    8|          0|
    |kernel_data_V_4_4                                |   8|   0|    8|          0|
    |kernel_data_V_4_40                               |   8|   0|    8|          0|
    |kernel_data_V_4_41                               |   8|   0|    8|          0|
    |kernel_data_V_4_42                               |   8|   0|    8|          0|
    |kernel_data_V_4_43                               |   8|   0|    8|          0|
    |kernel_data_V_4_44                               |   8|   0|    8|          0|
    |kernel_data_V_4_45                               |   8|   0|    8|          0|
    |kernel_data_V_4_46                               |   8|   0|    8|          0|
    |kernel_data_V_4_47                               |   8|   0|    8|          0|
    |kernel_data_V_4_48                               |   8|   0|    8|          0|
    |kernel_data_V_4_49                               |   8|   0|    8|          0|
    |kernel_data_V_4_5                                |   8|   0|    8|          0|
    |kernel_data_V_4_50                               |   8|   0|    8|          0|
    |kernel_data_V_4_51                               |   8|   0|    8|          0|
    |kernel_data_V_4_52                               |   8|   0|    8|          0|
    |kernel_data_V_4_53                               |   8|   0|    8|          0|
    |kernel_data_V_4_54                               |   8|   0|    8|          0|
    |kernel_data_V_4_55                               |   8|   0|    8|          0|
    |kernel_data_V_4_56                               |   8|   0|    8|          0|
    |kernel_data_V_4_57                               |   8|   0|    8|          0|
    |kernel_data_V_4_58                               |   8|   0|    8|          0|
    |kernel_data_V_4_59                               |   8|   0|    8|          0|
    |kernel_data_V_4_6                                |   8|   0|    8|          0|
    |kernel_data_V_4_60                               |   8|   0|    8|          0|
    |kernel_data_V_4_61                               |   8|   0|    8|          0|
    |kernel_data_V_4_62                               |   8|   0|    8|          0|
    |kernel_data_V_4_63                               |   8|   0|    8|          0|
    |kernel_data_V_4_7                                |   8|   0|    8|          0|
    |kernel_data_V_4_8                                |   8|   0|    8|          0|
    |kernel_data_V_4_9                                |   8|   0|    8|          0|
    |out_index_reg_9106                               |   5|   0|    5|          0|
    |pX                                               |  32|   0|   32|          0|
    |pX_load_reg_9072                                 |  32|   0|   32|          0|
    |pY                                               |  32|   0|   32|          0|
    |pY_load_reg_9066                                 |  32|   0|   32|          0|
    |p_Val2_1579_reg_1191                             |  14|   0|   14|          0|
    |p_Val2_15_reg_4827                               |  14|   0|   14|          0|
    |p_Val2_1677_reg_1202                             |  14|   0|   14|          0|
    |p_Val2_16_reg_4725                               |  14|   0|   14|          0|
    |p_Val2_1775_reg_1213                             |  14|   0|   14|          0|
    |p_Val2_17_reg_4623                               |  14|   0|   14|          0|
    |p_Val2_1873_reg_1224                             |  14|   0|   14|          0|
    |p_Val2_18_reg_4521                               |  14|   0|   14|          0|
    |p_Val2_1971_reg_1235                             |  14|   0|   14|          0|
    |p_Val2_19_reg_4419                               |  14|   0|   14|          0|
    |p_Val2_2069_reg_1246                             |  14|   0|   14|          0|
    |p_Val2_20_reg_4317                               |  14|   0|   14|          0|
    |p_Val2_2167_reg_1257                             |  14|   0|   14|          0|
    |p_Val2_21_reg_4215                               |  14|   0|   14|          0|
    |p_Val2_2265_reg_1268                             |  14|   0|   14|          0|
    |p_Val2_22_reg_4113                               |  14|   0|   14|          0|
    |p_Val2_2363_reg_1279                             |  14|   0|   14|          0|
    |p_Val2_23_reg_4011                               |  14|   0|   14|          0|
    |p_Val2_2461_reg_1290                             |  14|   0|   14|          0|
    |p_Val2_24_reg_3909                               |  14|   0|   14|          0|
    |p_Val2_2559_reg_1301                             |  14|   0|   14|          0|
    |p_Val2_25_reg_3807                               |  14|   0|   14|          0|
    |p_Val2_2657_reg_1312                             |  14|   0|   14|          0|
    |p_Val2_26_reg_3705                               |  14|   0|   14|          0|
    |p_Val2_2755_reg_1323                             |  14|   0|   14|          0|
    |p_Val2_27_reg_3603                               |  14|   0|   14|          0|
    |p_Val2_2853_reg_1334                             |  14|   0|   14|          0|
    |p_Val2_28_reg_3501                               |  14|   0|   14|          0|
    |p_Val2_2951_reg_1345                             |  14|   0|   14|          0|
    |p_Val2_29_reg_3399                               |  14|   0|   14|          0|
    |p_Val2_3049_reg_1356                             |  14|   0|   14|          0|
    |p_Val2_30_reg_3297                               |  14|   0|   14|          0|
    |p_Val2_3147_reg_1367                             |  14|   0|   14|          0|
    |p_Val2_31_reg_3195                               |  14|   0|   14|          0|
    |p_Val2_3245_reg_1378                             |  14|   0|   14|          0|
    |p_Val2_32_reg_3093                               |  14|   0|   14|          0|
    |p_Val2_3343_reg_1389                             |  14|   0|   14|          0|
    |p_Val2_33_reg_2991                               |  14|   0|   14|          0|
    |p_Val2_3441_reg_1400                             |  14|   0|   14|          0|
    |p_Val2_34_reg_2889                               |  14|   0|   14|          0|
    |p_Val2_3539_reg_1411                             |  14|   0|   14|          0|
    |p_Val2_35_reg_2787                               |  14|   0|   14|          0|
    |p_Val2_3637_reg_1422                             |  14|   0|   14|          0|
    |p_Val2_36_reg_2685                               |  14|   0|   14|          0|
    |p_Val2_3735_reg_1433                             |  14|   0|   14|          0|
    |p_Val2_37_reg_2583                               |  14|   0|   14|          0|
    |p_Val2_3833_reg_1444                             |  14|   0|   14|          0|
    |p_Val2_38_reg_2481                               |  14|   0|   14|          0|
    |p_Val2_3931_reg_1455                             |  14|   0|   14|          0|
    |p_Val2_39_reg_2379                               |  14|   0|   14|          0|
    |p_Val2_4029_reg_1466                             |  14|   0|   14|          0|
    |p_Val2_40_reg_2277                               |  14|   0|   14|          0|
    |p_Val2_4127_reg_1477                             |  14|   0|   14|          0|
    |p_Val2_41_reg_2175                               |  14|   0|   14|          0|
    |p_Val2_4225_reg_1488                             |  14|   0|   14|          0|
    |p_Val2_42_reg_2073                               |  14|   0|   14|          0|
    |p_Val2_4323_reg_1499                             |  14|   0|   14|          0|
    |p_Val2_43_reg_1971                               |  14|   0|   14|          0|
    |p_Val2_4421_reg_1510                             |  14|   0|   14|          0|
    |p_Val2_44_reg_1869                               |  14|   0|   14|          0|
    |p_Val2_4519_reg_1521                             |  14|   0|   14|          0|
    |p_Val2_45_reg_1767                               |  14|   0|   14|          0|
    |p_Val2_46_reg_1665                               |  14|   0|   14|          0|
    |p_Val2_81_reg_1180                               |  14|   0|   14|          0|
    |sX                                               |  32|   0|   32|          0|
    |sX_load_reg_9046                                 |  32|   0|   32|          0|
    |sY                                               |  32|   0|   32|          0|
    |sY_load_reg_9056                                 |  32|   0|   32|          0|
    |select_ln406_reg_9440                            |  32|   0|   32|          0|
    |start_once_reg                                   |   1|   0|    1|          0|
    |w8_V_load_reg_9435                               |   7|   0|    7|          0|
    |w_index83_reg_1158                               |  11|   0|   11|          0|
    |w_index_reg_9092                                 |  11|   0|   11|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |1814|   0| 1814|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|res_V_data_0_V_din       | out |    8|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din       | out |    8|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din       | out |    8|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din       | out |    8|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din       | out |    8|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din       | out |    8|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din       | out |    8|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din       | out |    8|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din       | out |    8|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din       | out |    8|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din      | out |    8|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write    | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din      | out |    8|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write    | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din      | out |    8|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write    | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din      | out |    8|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write    | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din      | out |    8|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write    | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din      | out |    8|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write    | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_16_V_din      | out |    8|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_16_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_16_V_write    | out |    1|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_17_V_din      | out |    8|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_17_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_17_V_write    | out |    1|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_18_V_din      | out |    8|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_18_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_18_V_write    | out |    1|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_19_V_din      | out |    8|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_19_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_19_V_write    | out |    1|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_20_V_din      | out |    8|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_20_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_20_V_write    | out |    1|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_21_V_din      | out |    8|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_21_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_21_V_write    | out |    1|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_22_V_din      | out |    8|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_22_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_22_V_write    | out |    1|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_23_V_din      | out |    8|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_23_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_23_V_write    | out |    1|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_24_V_din      | out |    8|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_24_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_24_V_write    | out |    1|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_25_V_din      | out |    8|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_25_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_25_V_write    | out |    1|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_26_V_din      | out |    8|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_26_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_26_V_write    | out |    1|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_27_V_din      | out |    8|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_27_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_27_V_write    | out |    1|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_28_V_din      | out |    8|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_28_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_28_V_write    | out |    1|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_29_V_din      | out |    8|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_29_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_29_V_write    | out |    1|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_30_V_din      | out |    8|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_30_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_30_V_write    | out |    1|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_31_V_din      | out |    8|   ap_fifo  |                res_V_data_31_V                |    pointer   |
|res_V_data_31_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_31_V                |    pointer   |
|res_V_data_31_V_write    | out |    1|   ap_fifo  |                res_V_data_31_V                |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

