
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010054                       # Number of seconds simulated
sim_ticks                                 10054105587                       # Number of ticks simulated
final_tick                                10054105587                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90259                       # Simulator instruction rate (inst/s)
host_op_rate                                    90259                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14175502                       # Simulator tick rate (ticks/s)
host_mem_usage                                 695492                       # Number of bytes of host memory used
host_seconds                                   709.26                       # Real time elapsed on the host
sim_insts                                    64017147                       # Number of instructions simulated
sim_ops                                      64017147                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        128832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        616832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data        308864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data        272064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        286912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        296000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        342208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data        282560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        309184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data        347456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        325312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        292544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        278592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data        335168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data        343360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        325440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data        309184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5417088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       128832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        145408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2689920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2689920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           9638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data           4826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data           4251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data           4483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data           4625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data           5347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data           4415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data           4831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data           5429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data           5083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data           4571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data           4353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data           5237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data           5365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data           5085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data           4831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               84642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         42030                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              42030                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         12813870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         61351255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          1190359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         30720187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst            82752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         27059990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            25462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         28536800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            19097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         29440709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst            25462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         34036643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            31828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         28103942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst            31828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         30752014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst            31828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         34558619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst             6366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         32356135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst            12731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         29096969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         27709277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           127311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         33336431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst             6366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         34151223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst             6366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         32368866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            50924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         30752014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             538793625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     12813870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      1190359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst        82752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        25462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        19097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst        25462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        31828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst        31828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst        31828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst         6366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst        12731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       127311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst         6366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst         6366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        50924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14462550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       267544435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            267544435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       267544435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        12813870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        61351255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         1190359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        30720187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst           82752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        27059990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           25462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        28536800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           19097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        29440709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst           25462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        34036643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           31828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        28103942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst           31828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        30752014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst           31828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        34558619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst            6366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        32356135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst           12731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        29096969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        27709277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          127311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        33336431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst            6366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        34151223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst            6366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        32368866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           50924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        30752014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            806338061                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                332899                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          167476                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5328                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             233330                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                210831                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           90.357434                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 79752                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               84                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          1708                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits              973                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            735                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          227                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    1167410                       # DTB read hits
system.cpu00.dtb.read_misses                     7838                       # DTB read misses
system.cpu00.dtb.read_acv                           2                       # DTB read access violations
system.cpu00.dtb.read_accesses                1175248                       # DTB read accesses
system.cpu00.dtb.write_hits                    342703                       # DTB write hits
system.cpu00.dtb.write_misses                   54980                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                397683                       # DTB write accesses
system.cpu00.dtb.data_hits                    1510113                       # DTB hits
system.cpu00.dtb.data_misses                    62818                       # DTB misses
system.cpu00.dtb.data_acv                           2                       # DTB access violations
system.cpu00.dtb.data_accesses                1572931                       # DTB accesses
system.cpu00.itb.fetch_hits                    767644                       # ITB hits
system.cpu00.itb.fetch_misses                     171                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                767815                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1707                       # Number of system calls
system.cpu00.numCycles                        8471828                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            86065                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      7376289                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    332899                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           291556                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     8142150                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 48506                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                 99                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6911                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  767644                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2504                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          8259552                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.893062                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.251871                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                6906941     83.62%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  35767      0.43%     84.06% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 258428      3.13%     87.19% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  30736      0.37%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 268836      3.25%     90.81% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  49803      0.60%     91.42% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  89146      1.08%     92.49% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  86937      1.05%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 532958      6.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            8259552                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.039295                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.870684                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 255654                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             7139173                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  333856                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              508290                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                22579                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              81716                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1722                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              6495186                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7140                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                22579                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 378668                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               3171381                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        92679                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  641081                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             3953164                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              6329735                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2510                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              2079039                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1588386                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               247337                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           5429285                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             9154384                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        5136074                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         4018058                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             3931232                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                1498053                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             2288                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1947                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3390272                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            1198006                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            532760                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads          370930                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         200550                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  6223382                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3192                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 5896148                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            7674                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined       1880537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       815461                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          489                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      8259552                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.713858                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.207568                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           4804777     58.17%     58.17% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2233148     27.04%     85.21% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            708539      8.58%     93.79% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            219522      2.66%     96.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            114162      1.38%     97.83% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             64051      0.78%     98.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             42686      0.52%     99.12% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             26999      0.33%     99.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8             45668      0.55%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       8259552                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4138      9.35%      9.35% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      9.35% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      9.35% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%      9.35% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      9.35% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      9.35% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               8237     18.62%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     27.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                24780     56.01%     83.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                7087     16.02%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1750601     29.69%     29.69% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                250      0.00%     29.69% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     29.69% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           1713536     29.06%     58.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                11      0.00%     58.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     58.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           852373     14.46%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            1179684     20.01%     93.22% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            399693      6.78%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              5896148                       # Type of FU issued
system.cpu00.iq.rate                         0.695971                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     44242                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.007504                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         14372071                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         5243629                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2844453                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads           5731693                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          2863984                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      2861603                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              3070387                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               2870003                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads           9484                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       595183                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          510                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores       320632                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          261                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked       104375                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                22579                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                903811                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              953433                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           6292855                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1164                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             1198006                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             532760                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1867                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                43503                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              805367                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          510                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1494                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         2926                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4420                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             5887535                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             1175265                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            8613                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                       66281                       # number of nop insts executed
system.cpu00.iew.exec_refs                    1572957                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 287771                       # Number of branches executed
system.cpu00.iew.exec_stores                   397692                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.694955                       # Inst execution rate
system.cpu00.iew.wb_sent                      5770882                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     5706056                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 4511134                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 5911671                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.673533                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.763089                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts       1880697                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2703                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3654                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      8011544                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.549755                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.303821                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      5790859     72.28%     72.28% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      1331955     16.63%     88.91% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       494733      6.18%     95.08% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       139713      1.74%     96.83% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        20701      0.26%     97.08% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        80332      1.00%     98.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12185      0.15%     98.24% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        22277      0.28%     98.52% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       118789      1.48%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      8011544                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            4404385                       # Number of instructions committed
system.cpu00.commit.committedOps              4404385                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       814951                       # Number of memory references committed
system.cpu00.commit.loads                      602823                       # Number of loads committed
system.cpu00.commit.membars                      1140                       # Number of memory barriers committed
system.cpu00.commit.branches                   242103                       # Number of branches committed
system.cpu00.commit.fp_insts                  2860888                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 1784951                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              75183                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        58349      1.32%      1.32% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         964372     21.90%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           244      0.01%     23.23% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     23.23% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      1713053     38.89%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           10      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       852265     19.35%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        603963     13.71%     95.18% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       212129      4.82%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         4404385                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              118789                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   13937584                       # The number of ROB reads
system.cpu00.rob.rob_writes                  12818278                       # The number of ROB writes
system.cpu00.timesIdled                          1476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        212276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     188040                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   4346036                       # Number of Instructions Simulated
system.cpu00.committedOps                     4346036                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.949323                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.949323                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.512999                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.512999                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                4507143                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2247908                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 4016756                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                2836036                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  3024                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2493                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           69035                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.797835                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1123933                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           69099                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           16.265547                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        85990626                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.797835                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.996841                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.996841                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2622599                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2622599                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       986936                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        986936                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       134703                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       134703                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          970                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          970                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1232                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1232                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1121639                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1121639                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1121639                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1121639                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        76295                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        76295                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        76180                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        76180                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          325                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          325                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           13                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       152475                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       152475                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       152475                       # number of overall misses
system.cpu00.dcache.overall_misses::total       152475                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   5660248842                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   5660248842                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  10637840807                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  10637840807                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3554982                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3554982                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       104490                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       104490                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  16298089649                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  16298089649                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  16298089649                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  16298089649                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      1063231                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1063231                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      1274114                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1274114                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      1274114                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1274114                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.071758                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.071758                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.361243                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.361243                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.250965                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250965                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.010442                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.010442                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.119671                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.119671                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.119671                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.119671                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 74188.988033                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 74188.988033                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 139640.861210                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 139640.861210                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10938.406154                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10938.406154                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  8037.692308                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  8037.692308                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 106890.242000                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 106890.242000                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 106890.242000                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 106890.242000                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       339904                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           11343                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    29.965970                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets            7                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        63166                       # number of writebacks
system.cpu00.dcache.writebacks::total           63166                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data        46286                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total        46286                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        37025                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        37025                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          140                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        83311                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        83311                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        83311                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        83311                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data        30009                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total        30009                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        39155                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        39155                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        69164                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        69164                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        69164                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        69164                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   2607695397                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   2607695397                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   4853087106                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   4853087106                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1619595                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1619595                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        89397                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        89397                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   7460782503                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   7460782503                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   7460782503                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   7460782503                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.028224                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.028224                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.185672                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.185672                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.010442                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.010442                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.054284                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.054284                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.054284                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.054284                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 86897.110767                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 86897.110767                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 123945.526906                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 123945.526906                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8754.567568                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8754.567568                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  6876.692308                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  6876.692308                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 107870.893861                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 107870.893861                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 107870.893861                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 107870.893861                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7171                       # number of replacements
system.cpu00.icache.tags.tagsinuse         506.985106                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            758897                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7683                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           98.776129                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       523314945                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   506.985106                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.990205                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.990205                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1542971                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1542971                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       758897                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        758897                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       758897                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         758897                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       758897                       # number of overall hits
system.cpu00.icache.overall_hits::total        758897                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8747                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8747                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8747                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8747                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8747                       # number of overall misses
system.cpu00.icache.overall_misses::total         8747                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    674332020                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    674332020                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    674332020                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    674332020                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    674332020                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    674332020                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       767644                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       767644                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       767644                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       767644                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       767644                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       767644                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.011395                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.011395                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.011395                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.011395                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.011395                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.011395                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 77092.948439                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 77092.948439                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 77092.948439                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 77092.948439                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 77092.948439                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 77092.948439                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          948                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              46                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    20.608696                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7171                       # number of writebacks
system.cpu00.icache.writebacks::total            7171                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1063                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1063                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1063                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1063                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1063                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1063                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7684                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7684                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7684                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7684                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7684                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7684                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    484680348                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    484680348                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    484680348                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    484680348                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    484680348                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    484680348                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.010010                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.010010                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.010010                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.010010                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.010010                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.010010                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 63076.567933                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 63076.567933                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 63076.567933                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 63076.567933                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 63076.567933                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 63076.567933                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                236939                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          103801                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             544                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             167834                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                162587                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           96.873697                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 66326                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            90                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             89                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    1053857                       # DTB read hits
system.cpu01.dtb.read_misses                     6501                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                1060358                       # DTB read accesses
system.cpu01.dtb.write_hits                    248283                       # DTB write hits
system.cpu01.dtb.write_misses                   52395                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                300678                       # DTB write accesses
system.cpu01.dtb.data_hits                    1302140                       # DTB hits
system.cpu01.dtb.data_misses                    58896                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                1361036                       # DTB accesses
system.cpu01.itb.fetch_hits                    674291                       # ITB hits
system.cpu01.itb.fetch_misses                      59                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                674350                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        7801204                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            14809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      6635144                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    236939                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           228914                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     7677672                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 36941                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        67499                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2657                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  674291                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 296                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          7781148                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.852720                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.209567                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                6569046     84.42%     84.42% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  23125      0.30%     84.72% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 241859      3.11%     87.83% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  18914      0.24%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 249368      3.20%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  40663      0.52%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  77890      1.00%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  78832      1.01%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 481451      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            7781148                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.030372                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.850528                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 183548                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             6772375                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  252148                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              487360                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                18218                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              66358                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 260                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              5827945                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1029                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                18218                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 295435                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               3161048                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        15417                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  549917                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             3673614                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              5682957                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                  59                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              2084905                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1516782                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                47461                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           5037562                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             8374851                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4359252                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         4015594                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             3644091                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1393471                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              217                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          206                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3282933                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            1085536                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            429658                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads          353542                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores         147106                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  5666555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               232                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 5350574                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            6553                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       1754571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       773362                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           69                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      7781148                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.687633                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.138905                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           4494631     57.76%     57.76% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           2190418     28.15%     85.91% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            673127      8.65%     94.56% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            196091      2.52%     97.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             91714      1.18%     98.26% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5             47394      0.61%     98.87% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             30212      0.39%     99.26% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             19957      0.26%     99.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             37604      0.48%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       7781148                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  2578      8.84%      8.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      8.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      8.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%      8.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      8.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      8.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult               8210     28.16%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     37.01% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                17643     60.52%     97.53% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 719      2.47%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1426096     26.65%     26.65% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 54      0.00%     26.65% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     26.65% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           1709402     31.95%     58.60% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     58.60% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     58.60% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           852093     15.93%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            1061817     19.84%     94.37% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            301108      5.63%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              5350574                       # Type of FU issued
system.cpu01.iq.rate                         0.685865                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     29150                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.005448                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         12796691                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         4563318                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2323575                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads           5721308                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          2858101                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      2856530                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2514961                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               2864759                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           2739                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       566850                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       299805                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked        95419                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                18218                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                942192                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              902397                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           5667774                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              87                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             1085536                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             429658                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              199                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                43694                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              754077                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          289                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                341                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             5348447                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             1060358                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2127                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                         987                       # number of nop insts executed
system.cpu01.iew.exec_refs                    1361036                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 213313                       # Number of branches executed
system.cpu01.iew.exec_stores                   300678                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.685593                       # Inst execution rate
system.cpu01.iew.wb_sent                      5239387                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     5180105                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 4254351                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 5552527                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.664014                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.766201                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts       1754988                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           163                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             292                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      7484424                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.522791                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.215130                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      5382276     71.91%     71.91% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1301941     17.40%     89.31% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       475392      6.35%     95.66% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       130550      1.74%     97.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4        10810      0.14%     97.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        72743      0.97%     98.52% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2287      0.03%     98.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        19660      0.26%     98.81% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        88765      1.19%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      7484424                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            3912792                       # Number of instructions committed
system.cpu01.commit.committedOps              3912792                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       648539                       # Number of memory references committed
system.cpu01.commit.loads                      518686                       # Number of loads committed
system.cpu01.commit.membars                        23                       # Number of memory barriers committed
system.cpu01.commit.branches                   177425                       # Number of branches committed
system.cpu01.commit.fp_insts                  2856049                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 1356043                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              65889                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass          580      0.01%      0.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         702484     17.95%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            52      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      1709120     43.68%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       851993     21.77%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        518709     13.26%     96.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       129854      3.32%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         3912792                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               88765                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   12831129                       # The number of ROB reads
system.cpu01.rob.rob_writes                  11564769                       # The number of ROB writes
system.cpu01.timesIdled                           180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         20056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     858663                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   3912216                       # Number of Instructions Simulated
system.cpu01.committedOps                     3912216                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.994063                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.994063                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.501489                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.501489                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3786933                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1888381                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 4014726                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                2834973                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   342                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           51696                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          60.405828                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            988475                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           51759                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           19.097645                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       556582239                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    60.405828                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.943841                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.943841                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         2240528                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        2240528                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       900664                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        900664                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        87729                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        87729                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           22                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           23                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data       988393                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         988393                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       988393                       # number of overall hits
system.cpu01.dcache.overall_hits::total        988393                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        63774                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        63774                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        42097                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        42097                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       105871                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       105871                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       105871                       # number of overall misses
system.cpu01.dcache.overall_misses::total       105871                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   6119357004                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   6119357004                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   5470633642                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   5470633642                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        51084                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        51084                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        35991                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        35991                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  11589990646                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  11589990646                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  11589990646                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  11589990646                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       964438                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       964438                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       129826                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       129826                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      1094264                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1094264                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      1094264                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1094264                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.066126                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.066126                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.324257                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.324257                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.096751                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.096751                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.096751                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.096751                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 95953.790008                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 95953.790008                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 129953.052284                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 129953.052284                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         5676                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         5676                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  8997.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  8997.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 109472.760680                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 109472.760680                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 109472.760680                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 109472.760680                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       203813                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            7329                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    27.809114                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        50040                       # number of writebacks
system.cpu01.dcache.writebacks::total           50040                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        43851                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        43851                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data        10118                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total        10118                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        53969                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        53969                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        53969                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        53969                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        19923                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        19923                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        31979                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        31979                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        51902                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        51902                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        51902                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        51902                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   2536248618                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   2536248618                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   3823939744                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   3823939744                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        33669                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        33669                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   6360188362                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   6360188362                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   6360188362                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   6360188362                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020658                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020658                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.246322                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.246322                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.047431                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.047431                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.047431                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.047431                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 127302.545701                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 127302.545701                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 119576.589137                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 119576.589137                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  5611.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5611.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  7836.750000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  7836.750000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 122542.259682                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 122542.259682                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 122542.259682                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 122542.259682                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             102                       # number of replacements
system.cpu01.icache.tags.tagsinuse         336.687187                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            673685                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             480                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1403.510417                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   336.687187                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.657592                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.657592                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1349062                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1349062                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       673685                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        673685                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       673685                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         673685                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       673685                       # number of overall hits
system.cpu01.icache.overall_hits::total        673685                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          606                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          606                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          606                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          606                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          606                       # number of overall misses
system.cpu01.icache.overall_misses::total          606                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     67341483                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     67341483                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     67341483                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     67341483                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     67341483                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     67341483                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       674291                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       674291                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       674291                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       674291                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       674291                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       674291                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000899                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000899                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000899                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000899                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000899                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000899                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 111124.559406                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 111124.559406                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 111124.559406                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 111124.559406                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 111124.559406                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 111124.559406                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu01.icache.writebacks::total             102                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          126                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          126                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          126                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          480                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          480                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          480                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          480                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          480                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          480                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     46701225                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     46701225                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     46701225                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     46701225                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     46701225                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     46701225                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000712                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000712                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000712                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000712                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 97294.218750                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 97294.218750                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 97294.218750                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 97294.218750                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 97294.218750                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 97294.218750                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                240443                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          107507                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             481                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             170338                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                164125                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           96.352546                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 66251                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    1093214                       # DTB read hits
system.cpu02.dtb.read_misses                     6872                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                1100086                       # DTB read accesses
system.cpu02.dtb.write_hits                    252942                       # DTB write hits
system.cpu02.dtb.write_misses                   52001                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                304943                       # DTB write accesses
system.cpu02.dtb.data_hits                    1346156                       # DTB hits
system.cpu02.dtb.data_misses                    58873                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                1405029                       # DTB accesses
system.cpu02.itb.fetch_hits                    676311                       # ITB hits
system.cpu02.itb.fetch_misses                      60                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                676371                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        7839334                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      6663015                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    240443                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           230376                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     7737105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 36563                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        69674                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1795                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  676311                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 216                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          7837888                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.850103                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.206266                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                6619929     84.46%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  23846      0.30%     84.76% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 242685      3.10%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  19364      0.25%     88.11% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 250261      3.19%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  41144      0.52%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  78565      1.00%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  79199      1.01%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 482895      6.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            7837888                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.030671                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.849947                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 181465                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6825012                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  253059                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              490629                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                18049                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              66212                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 241                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              5861904                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1000                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                18049                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 295074                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               3160233                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         9281                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  552235                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             3733342                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              5718727                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                  68                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              2088017                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1553955                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                67367                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           5063879                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             8420166                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        4403350                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         4016812                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             3679833                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1384046                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              169                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          155                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3305728                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            1097620                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            433577                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads          352506                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores         170713                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  5702499                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 5422806                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            6369                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       1742872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       752150                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      7837888                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.691871                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.145144                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           4524118     57.72%     57.72% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           2199488     28.06%     85.78% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            679049      8.66%     94.45% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            198809      2.54%     96.98% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             96952      1.24%     98.22% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             51277      0.65%     98.87% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             30962      0.40%     99.27% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             19036      0.24%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             38197      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       7837888                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  2512      7.20%      7.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      7.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      7.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%      7.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      7.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      7.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult               8229     23.58%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     30.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                23312     66.79%     97.57% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 848      2.43%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1452676     26.79%     26.79% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  5      0.00%     26.79% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     26.79% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           1710955     31.55%     58.34% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     58.34% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     58.34% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           852305     15.72%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.06% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1101455     20.31%     94.37% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            305406      5.63%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              5422806                       # Type of FU issued
system.cpu02.iq.rate                         0.691743                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     34901                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.006436                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         12999783                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         4585409                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2369822                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads           5724987                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          2860199                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      2858342                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2591094                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               2866609                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           3068                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       563010                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       297773                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       123343                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                18049                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                901993                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              942451                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           5703532                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             101                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             1097620                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             433577                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              153                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                43835                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              794032                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          239                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                290                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             5420688                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             1100086                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2118                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                         862                       # number of nop insts executed
system.cpu02.iew.exec_refs                    1405029                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 216980                       # Number of branches executed
system.cpu02.iew.exec_stores                   304943                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.691473                       # Inst execution rate
system.cpu02.iew.wb_sent                      5287424                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     5228164                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 4287541                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 5586845                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.666914                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.767435                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts       1742413                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             249                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      7540738                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.525177                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.225030                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      5428682     71.99%     71.99% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1303886     17.29%     89.28% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       476945      6.32%     95.61% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       130545      1.73%     97.34% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4        11156      0.15%     97.49% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        73806      0.98%     98.47% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         4402      0.06%     98.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        19781      0.26%     98.79% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        91535      1.21%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      7540738                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            3960224                       # Number of instructions committed
system.cpu02.commit.committedOps              3960224                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       670414                       # Number of memory references committed
system.cpu02.commit.loads                      534610                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                   181200                       # Number of branches committed
system.cpu02.commit.fp_insts                  2857783                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 1403011                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              65801                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          430      0.01%      0.01% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         726576     18.35%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      1710590     43.19%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       852197     21.52%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        534624     13.50%     96.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       135805      3.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         3960224                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               91535                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   12921233                       # The number of ROB reads
system.cpu02.rob.rob_writes                  11632723                       # The number of ROB writes
system.cpu02.timesIdled                            66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     820533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   3959798                       # Number of Instructions Simulated
system.cpu02.committedOps                     3959798                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.979731                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.979731                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.505119                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.505119                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3876028                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1925261                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 4015789                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                2835708                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   171                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           53857                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          60.278822                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1000003                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           53918                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           18.546738                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       565557930                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    60.278822                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.941857                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.941857                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2278677                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2278677                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       908673                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        908673                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        91282                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        91282                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           17                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           14                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data       999955                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         999955                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data       999955                       # number of overall hits
system.cpu02.dcache.overall_hits::total        999955                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        67826                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        67826                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        44504                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        44504                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       112330                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       112330                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       112330                       # number of overall misses
system.cpu02.dcache.overall_misses::total       112330                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   5663795697                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   5663795697                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   5938973811                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   5938973811                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        20898                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        25542                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        25542                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  11602769508                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  11602769508                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  11602769508                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  11602769508                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       976499                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       976499                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       135786                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       135786                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      1112285                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1112285                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      1112285                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1112285                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.069458                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.069458                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.327751                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.327751                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.100990                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.100990                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.100990                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.100990                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 83504.787205                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 83504.787205                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 133448.090306                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 133448.090306                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  5224.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  5224.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  6385.500000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 103291.814368                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 103291.814368                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 103291.814368                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 103291.814368                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       227627                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            8396                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    27.111363                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        52891                       # number of writebacks
system.cpu02.dcache.writebacks::total           52891                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        45943                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        45943                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        12340                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        12340                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        58283                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        58283                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        58283                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        58283                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        21883                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        21883                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        32164                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        32164                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        54047                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        54047                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        54047                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        54047                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   2557337022                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   2557337022                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data   3919027255                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total   3919027255                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   6476364277                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   6476364277                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   6476364277                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   6476364277                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.022410                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.022410                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.236873                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.236873                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.048591                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.048591                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.048591                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.048591                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 116864.096422                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 116864.096422                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 121845.145349                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 121845.145349                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         5031                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5031                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 119828.376728                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 119828.376728                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 119828.376728                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 119828.376728                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              50                       # number of replacements
system.cpu02.icache.tags.tagsinuse         320.535147                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            675842                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             417                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1620.724221                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   320.535147                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.626045                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.626045                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1353039                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1353039                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       675842                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        675842                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       675842                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         675842                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       675842                       # number of overall hits
system.cpu02.icache.overall_hits::total        675842                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          469                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          469                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          469                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          469                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          469                       # number of overall misses
system.cpu02.icache.overall_misses::total          469                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     15012891                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     15012891                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     15012891                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     15012891                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     15012891                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     15012891                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       676311                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       676311                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       676311                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       676311                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       676311                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       676311                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000693                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000693                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000693                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000693                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000693                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000693                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 32010.428571                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 32010.428571                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 32010.428571                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 32010.428571                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 32010.428571                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 32010.428571                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     2.250000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu02.icache.writebacks::total              50                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           52                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           52                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           52                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          417                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          417                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          417                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          417                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          417                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          417                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     11282598                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     11282598                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     11282598                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     11282598                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     11282598                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     11282598                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000617                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000617                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000617                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000617                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000617                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000617                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 27056.589928                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 27056.589928                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 27056.589928                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 27056.589928                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 27056.589928                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 27056.589928                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                239480                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          106419                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             527                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             169883                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                163939                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.501121                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 66279                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    1056765                       # DTB read hits
system.cpu03.dtb.read_misses                     7423                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                1064188                       # DTB read accesses
system.cpu03.dtb.write_hits                    247535                       # DTB write hits
system.cpu03.dtb.write_misses                   51731                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                299266                       # DTB write accesses
system.cpu03.dtb.data_hits                    1304300                       # DTB hits
system.cpu03.dtb.data_misses                    59154                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                1363454                       # DTB accesses
system.cpu03.itb.fetch_hits                    677893                       # ITB hits
system.cpu03.itb.fetch_misses                      68                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                677961                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        7784729                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            10968                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      6677267                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    239480                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           230219                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     7682064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 37185                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        70039                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2230                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  677893                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 230                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          7783927                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.857828                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.215660                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                6564268     84.33%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  23908      0.31%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 243328      3.13%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  19105      0.25%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 249479      3.21%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  40955      0.53%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  78369      1.01%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  79637      1.02%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 484878      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            7783927                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.030763                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.857739                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 182118                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             6769049                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  254038                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              490335                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                18348                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              66265                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 255                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              5866053                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1075                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                18348                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 295862                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               3129151                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         9404                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  552887                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             3708236                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              5718780                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                  33                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              2086045                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1529368                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                68589                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           5064147                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             8423848                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        4406938                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         4016905                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             3658617                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1405530                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              165                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          151                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3305494                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            1096018                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            433885                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          355081                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores         158238                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  5701621                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               174                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 5367576                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            6185                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       1769221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       797742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      7783927                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.689572                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.138279                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           4486253     57.63%     57.63% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           2195274     28.20%     85.84% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            678504      8.72%     94.55% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            196672      2.53%     97.08% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             91652      1.18%     98.26% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             48690      0.63%     98.88% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             30434      0.39%     99.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             18968      0.24%     99.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             37480      0.48%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       7783927                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  2244      8.10%      8.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      8.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      8.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%      8.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      8.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      8.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult               8230     29.71%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     37.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                16555     59.77%     97.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 671      2.42%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1438852     26.81%     26.81% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  5      0.00%     26.81% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     26.81% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           1710993     31.88%     58.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     58.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     58.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           852317     15.88%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.56% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1065652     19.85%     94.42% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            299753      5.58%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              5367576                       # Type of FU issued
system.cpu03.iq.rate                         0.689501                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     27700                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.005161                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         12827868                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         4610810                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2340159                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads           5725096                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          2860272                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      2858404                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2528608                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               2866664                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           2706                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       571505                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       302094                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked        93929                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                18348                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                895643                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              921373                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           5702677                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             123                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             1096018                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             433885                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              147                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                43612                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              773446                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           56                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          283                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                339                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             5365349                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             1064188                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2227                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                         882                       # number of nop insts executed
system.cpu03.iew.exec_refs                    1363454                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 215551                       # Number of branches executed
system.cpu03.iew.exec_stores                   299266                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.689215                       # Inst execution rate
system.cpu03.iew.wb_sent                      5258132                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     5198563                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 4263819                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 5562328                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.667790                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.766553                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts       1765940                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             283                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      7483337                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.525567                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.219246                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      5375062     71.83%     71.83% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1304315     17.43%     89.26% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       476255      6.36%     95.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       130407      1.74%     97.36% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4        10845      0.14%     97.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        74028      0.99%     98.50% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         4306      0.06%     98.56% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        19358      0.26%     98.81% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        88761      1.19%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      7483337                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            3932996                       # Number of instructions committed
system.cpu03.commit.committedOps              3932996                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       656304                       # Number of memory references committed
system.cpu03.commit.loads                      524513                       # Number of loads committed
system.cpu03.commit.membars                        20                       # Number of memory barriers committed
system.cpu03.commit.branches                   179215                       # Number of branches committed
system.cpu03.commit.fp_insts                  2857826                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 1375752                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              65794                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          426      0.01%      0.01% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         713418     18.14%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      1710617     43.49%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       852209     21.67%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        524533     13.34%     96.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         3932996                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               88761                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   12859434                       # The number of ROB reads
system.cpu03.rob.rob_writes                  11628402                       # The number of ROB writes
system.cpu03.timesIdled                            55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                           802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     875138                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   3932574                       # Number of Instructions Simulated
system.cpu03.committedOps                     3932574                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.979551                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.979551                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.505165                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.505165                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3806824                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1901981                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 4015851                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                2835752                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   331                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           51879                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          60.123113                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            994415                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           51941                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           19.145088                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       584692371                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    60.123113                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.939424                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.939424                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         2253279                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        2253279                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       904722                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        904722                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        89629                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        89629                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           25                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           18                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data       994351                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         994351                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data       994351                       # number of overall hits
system.cpu03.dcache.overall_hits::total        994351                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        64065                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        64065                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        42138                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        42138                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            2                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            6                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       106203                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       106203                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       106203                       # number of overall misses
system.cpu03.dcache.overall_misses::total       106203                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   5752925667                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   5752925667                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   5633450023                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   5633450023                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        38313                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  11386375690                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  11386375690                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  11386375690                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  11386375690                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       968787                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       968787                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      1100554                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1100554                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      1100554                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1100554                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.066129                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.066129                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.319792                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.319792                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.096500                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.096500                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.096500                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.096500                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 89798.262187                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 89798.262187                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 133690.493687                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 133690.493687                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6385.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 107213.314972                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 107213.314972                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 107213.314972                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 107213.314972                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       191725                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          137                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            6981                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             7                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    27.463830                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    19.571429                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        50649                       # number of writebacks
system.cpu03.dcache.writebacks::total           50649                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        43903                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        43903                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        10212                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        10212                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        54115                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        54115                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        54115                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        54115                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        20162                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        20162                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        31926                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        31926                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        52088                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        52088                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        52088                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        52088                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   2456298675                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   2456298675                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   3798560133                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   3798560133                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   6254858808                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   6254858808                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   6254858808                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   6254858808                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020812                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020812                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.242291                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.242291                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.047329                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.047329                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.047329                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.047329                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 121828.125930                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 121828.125930                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 118980.145743                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 118980.145743                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 120082.529719                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 120082.529719                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 120082.529719                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 120082.529719                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              86                       # number of replacements
system.cpu03.icache.tags.tagsinuse         328.932355                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            677390                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1479.017467                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   328.932355                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.642446                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.642446                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1356244                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1356244                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       677390                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        677390                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       677390                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         677390                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       677390                       # number of overall hits
system.cpu03.icache.overall_hits::total        677390                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          503                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          503                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          503                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          503                       # number of overall misses
system.cpu03.icache.overall_misses::total          503                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     10274850                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     10274850                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     10274850                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     10274850                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     10274850                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     10274850                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       677893                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       677893                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       677893                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       677893                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       677893                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       677893                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000742                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000742                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000742                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000742                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000742                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000742                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 20427.137177                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 20427.137177                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 20427.137177                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 20427.137177                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 20427.137177                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 20427.137177                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu03.icache.writebacks::total              86                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           45                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           45                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           45                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          458                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          458                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          458                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      8104941                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      8104941                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      8104941                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      8104941                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      8104941                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      8104941                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000676                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000676                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000676                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000676                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 17696.377729                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 17696.377729                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 17696.377729                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 17696.377729                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 17696.377729                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 17696.377729                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                245029                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          111857                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             485                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             173693                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                166445                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           95.827120                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 66357                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            51                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             51                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    1179130                       # DTB read hits
system.cpu04.dtb.read_misses                     6666                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                1185796                       # DTB read accesses
system.cpu04.dtb.write_hits                    258873                       # DTB write hits
system.cpu04.dtb.write_misses                   51818                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                310691                       # DTB write accesses
system.cpu04.dtb.data_hits                    1438003                       # DTB hits
system.cpu04.dtb.data_misses                    58484                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                1496487                       # DTB accesses
system.cpu04.itb.fetch_hits                    681047                       # ITB hits
system.cpu04.itb.fetch_misses                      67                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                681114                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        7890968                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10447                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      6719899                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    245029                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           232802                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     7789599                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 36663                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        68949                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         1998                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  681047                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 203                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          7889355                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.851768                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.207818                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                6660325     84.42%     84.42% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  24865      0.32%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 243776      3.09%     87.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  20862      0.26%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 252048      3.19%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  41660      0.53%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  78980      1.00%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80188      1.02%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 486651      6.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            7889355                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.031052                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.851594                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 183389                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             6868269                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  254082                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              496560                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                18106                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              66319                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 232                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              5918007                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 940                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                18106                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 298347                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               3186384                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         9602                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  557454                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             3750513                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              5773949                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              2097524                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1566429                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                67639                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           5105547                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             8494404                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        4477452                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         4016948                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             3716969                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                1388578                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              205                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          191                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3338575                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            1115738                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            440657                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          358468                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores         135667                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  5757784                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               202                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 5541162                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            6753                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1748717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       762326                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      7889355                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.702359                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.156375                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           4532657     57.45%     57.45% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           2211467     28.03%     85.48% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            688745      8.73%     94.21% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            201310      2.55%     96.77% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            110855      1.41%     98.17% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             56033      0.71%     98.88% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             31298      0.40%     99.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             19018      0.24%     99.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             37972      0.48%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       7889355                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  2121      4.14%      4.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      4.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      4.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      4.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      4.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      4.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult               8232     16.06%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     20.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                39965     77.95%     98.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 954      1.86%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1478380     26.68%     26.68% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  3      0.00%     26.68% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     26.68% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           1712050     30.90%     57.58% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     57.58% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     57.58% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           852329     15.38%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.96% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1187247     21.43%     94.38% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            311149      5.62%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              5541162                       # Type of FU issued
system.cpu04.iq.rate                         0.702216                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     51272                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.009253                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         13302460                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         4645405                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2417601                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads           5727244                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          2861353                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      2859474                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2724691                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               2867739                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           2809                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       564737                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       298699                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       194948                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                18106                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                911958                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              956084                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           5758861                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             117                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             1115738                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             440657                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              184                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                44218                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              807166                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           56                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           64                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          239                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                303                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             5538980                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             1185796                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2182                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                         875                       # number of nop insts executed
system.cpu04.iew.exec_refs                    1496487                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 221383                       # Number of branches executed
system.cpu04.iew.exec_stores                   310691                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.701939                       # Inst execution rate
system.cpu04.iew.wb_sent                      5335943                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     5277075                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 4316221                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 5614704                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.668749                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.768735                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts       1748670                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             260                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      7592107                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.528140                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.230757                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      5462309     71.95%     71.95% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1312393     17.29%     89.23% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       479451      6.32%     95.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       130875      1.72%     97.27% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        12374      0.16%     97.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        76398      1.01%     98.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         6407      0.08%     98.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        19356      0.25%     98.78% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        92544      1.22%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      7592107                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            4009692                       # Number of instructions committed
system.cpu04.commit.committedOps              4009692                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       692959                       # Number of memory references committed
system.cpu04.commit.loads                      551001                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                   185337                       # Number of branches committed
system.cpu04.commit.fp_insts                  2858889                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 1452391                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              65822                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         752405     18.76%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      1711664     42.69%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       852221     21.25%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        551015     13.74%     96.46% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       141958      3.54%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         4009692                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               92544                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   13026551                       # The number of ROB reads
system.cpu04.rob.rob_writes                  11745003                       # The number of ROB writes
system.cpu04.timesIdled                            71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     768899                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   4009269                       # Number of Instructions Simulated
system.cpu04.committedOps                     4009269                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.968181                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.968181                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.508083                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.508083                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                4009440                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1961685                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 4015905                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                2835791                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   167                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           57871                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          60.059791                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1013511                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           57933                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           17.494537                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       741863907                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    60.059791                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.938434                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.938434                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         2328287                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        2328287                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       919516                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        919516                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        93945                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        93945                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           17                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           14                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1013461                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1013461                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1013461                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1013461                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        73625                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        73625                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        47997                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        47997                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       121622                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       121622                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       121622                       # number of overall misses
system.cpu04.dcache.overall_misses::total       121622                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   5734838448                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   5734838448                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   6569613628                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   6569613628                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        19737                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        19737                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        15093                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        15093                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  12304452076                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  12304452076                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  12304452076                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  12304452076                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data       993141                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       993141                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      1135083                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1135083                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      1135083                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1135083                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.074133                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.074133                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.338145                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.338145                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.107148                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.107148                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.107148                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.107148                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 77892.542587                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 77892.542587                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 136875.505302                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 136875.505302                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  9868.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  9868.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  7546.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 101169.624542                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 101169.624542                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 101169.624542                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 101169.624542                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       247919                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs           11425                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    21.699694                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     1.500000                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        56616                       # number of writebacks
system.cpu04.dcache.writebacks::total           56616                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        48309                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        48309                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        15242                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        15242                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        63551                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        63551                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        63551                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        63551                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        25316                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        25316                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        32755                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        32755                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        58071                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        58071                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        58071                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        58071                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   2619724518                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   2619724518                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   3972404599                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   3972404599                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   6592129117                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   6592129117                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   6592129117                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   6592129117                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.025491                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.025491                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.230763                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.230763                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.051160                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.051160                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.051160                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.051160                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 103480.981119                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 103480.981119                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 121276.281453                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 121276.281453                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 113518.436345                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 113518.436345                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 113518.436345                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 113518.436345                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              47                       # number of replacements
system.cpu04.icache.tags.tagsinuse         307.894376                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            680604                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1693.044776                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   307.894376                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.601356                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.601356                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1362496                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1362496                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       680604                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        680604                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       680604                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         680604                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       680604                       # number of overall hits
system.cpu04.icache.overall_hits::total        680604                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          443                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          443                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          443                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          443                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          443                       # number of overall misses
system.cpu04.icache.overall_misses::total          443                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      9896364                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      9896364                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      9896364                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      9896364                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      9896364                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      9896364                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       681047                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       681047                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       681047                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       681047                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       681047                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       681047                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000650                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000650                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000650                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000650                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000650                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000650                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 22339.422122                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 22339.422122                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 22339.422122                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 22339.422122                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 22339.422122                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 22339.422122                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu04.icache.writebacks::total              47                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           41                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           41                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           41                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          402                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          402                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          402                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      7865775                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      7865775                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      7865775                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      7865775                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      7865775                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      7865775                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000590                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000590                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000590                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000590                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 19566.604478                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 19566.604478                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 19566.604478                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 19566.604478                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 19566.604478                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 19566.604478                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                239632                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          106625                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             530                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             170062                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                164127                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           96.510096                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 66254                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            92                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    1059793                       # DTB read hits
system.cpu05.dtb.read_misses                     6822                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                1066615                       # DTB read accesses
system.cpu05.dtb.write_hits                    247083                       # DTB write hits
system.cpu05.dtb.write_misses                   52104                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                299187                       # DTB write accesses
system.cpu05.dtb.data_hits                    1306876                       # DTB hits
system.cpu05.dtb.data_misses                    58926                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                1365802                       # DTB accesses
system.cpu05.itb.fetch_hits                    678640                       # ITB hits
system.cpu05.itb.fetch_misses                      68                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                678708                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        7784133                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11268                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      6688496                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    239632                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           230382                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     7683519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 37365                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        67683                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2079                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  678640                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 232                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          7783265                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.859343                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.217501                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                6561565     84.30%     84.30% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  24340      0.31%     84.62% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 243655      3.13%     87.75% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  19035      0.24%     87.99% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 249201      3.20%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  41399      0.53%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  78381      1.01%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  79856      1.03%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 485833      6.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            7783265                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.030785                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.859247                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 182573                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             6769360                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  254253                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              490960                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                18436                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              66262                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 259                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              5872156                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1057                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                18436                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 296322                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               3148661                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         9929                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  553357                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             3688877                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              5727320                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  26                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              2093749                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1507585                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                67651                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           5070922                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             8437051                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        4420074                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         4016972                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             3658675                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                1412247                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              161                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          147                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3310080                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            1098926                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            435506                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          362704                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores         152895                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  5710694                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 5365030                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            6077                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1778228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       824741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      7783265                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.689303                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.134097                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           4479274     57.55%     57.55% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           2199374     28.26%     85.81% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            683367      8.78%     94.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            197331      2.54%     97.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             90772      1.17%     98.29% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             47884      0.62%     98.90% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             29456      0.38%     99.28% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             18771      0.24%     99.52% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             37036      0.48%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       7783265                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  2181      8.03%      8.03% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      8.03% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      8.03% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%      8.03% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      8.03% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      8.03% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult               8231     30.30%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     38.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                16076     59.17%     97.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 679      2.50%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1433892     26.73%     26.73% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  4      0.00%     26.73% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     26.73% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           1710994     31.89%     58.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     58.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     58.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           852329     15.89%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.51% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1068146     19.91%     94.41% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            299661      5.59%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              5365030                       # Type of FU issued
system.cpu05.iq.rate                         0.689226                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     27167                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.005064                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         12821436                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         4628868                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2333254                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads           5725133                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          2860283                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      2858427                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2525510                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               2866683                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           2759                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       574407                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       303715                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked        95589                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                18436                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                933080                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              901464                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           5711726                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             111                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             1098926                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             435506                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              143                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                44072                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              752722                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          291                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                342                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             5362786                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             1066615                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2244                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                         861                       # number of nop insts executed
system.cpu05.iew.exec_refs                    1365802                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 215709                       # Number of branches executed
system.cpu05.iew.exec_stores                   299187                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.688938                       # Inst execution rate
system.cpu05.iew.wb_sent                      5251035                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     5191681                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 4256197                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 5552888                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.666957                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.766483                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts       1777983                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             284                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      7483440                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.525568                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.218164                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      5373109     71.80%     71.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1306410     17.46%     89.26% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       476263      6.36%     95.62% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       130650      1.75%     97.37% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4        10819      0.14%     97.51% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        74357      0.99%     98.51% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         4249      0.06%     98.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        19045      0.25%     98.82% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        88538      1.18%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      7483440                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            3933060                       # Number of instructions committed
system.cpu05.commit.committedOps              3933060                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       656310                       # Number of memory references committed
system.cpu05.commit.loads                      524519                       # Number of loads committed
system.cpu05.commit.membars                        20                       # Number of memory barriers committed
system.cpu05.commit.branches                   179221                       # Number of branches committed
system.cpu05.commit.fp_insts                  2857869                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 1375776                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              65795                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         713436     18.14%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      1710644     43.49%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       852221     21.67%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        524539     13.34%     96.65% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         3933060                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               88538                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   12870658                       # The number of ROB reads
system.cpu05.rob.rob_writes                  11654206                       # The number of ROB writes
system.cpu05.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                           868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     875734                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   3932637                       # Number of Instructions Simulated
system.cpu05.committedOps                     3932637                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.979367                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.979367                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.505212                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.505212                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3798373                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1895184                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 4015913                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                2835795                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   311                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           51901                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.889385                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            991697                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           51963                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           19.084676                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       622083537                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.889385                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.935772                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.935772                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         2256615                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        2256615                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       902901                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        902901                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        88732                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        88732                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           25                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data       991633                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         991633                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data       991633                       # number of overall hits
system.cpu05.dcache.overall_hits::total        991633                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        67549                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        67549                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        43035                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        43035                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       110584                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       110584                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       110584                       # number of overall misses
system.cpu05.dcache.overall_misses::total       110584                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   6497527212                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   6497527212                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   5893176308                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   5893176308                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        16254                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  12390703520                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  12390703520                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  12390703520                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  12390703520                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       970450                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       970450                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      1102217                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1102217                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      1102217                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1102217                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.069606                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.069606                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.326599                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.326599                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.100329                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.100329                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.100329                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.100329                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 96189.835704                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 96189.835704                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 136939.149715                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 136939.149715                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 112047.886855                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 112047.886855                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 112047.886855                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 112047.886855                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       200348                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          262                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            7009                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    28.584391                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    26.200000                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        49626                       # number of writebacks
system.cpu05.dcache.writebacks::total           49626                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        47333                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        47333                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        11152                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        11152                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        58485                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        58485                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        58485                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        58485                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        20216                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        20216                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        31883                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        31883                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        52099                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        52099                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        52099                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        52099                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   2610755793                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   2610755793                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   3780589473                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   3780589473                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   6391345266                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   6391345266                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   6391345266                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   6391345266                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020832                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020832                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.241965                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.241965                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.047267                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.047267                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.047267                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.047267                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 129143.044767                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 129143.044767                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 118576.968071                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 118576.968071                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 122676.927887                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 122676.927887                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 122676.927887                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 122676.927887                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              85                       # number of replacements
system.cpu05.icache.tags.tagsinuse         329.541481                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            678130                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             459                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1477.407407                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   329.541481                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.643636                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.643636                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1357739                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1357739                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       678130                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        678130                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       678130                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         678130                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       678130                       # number of overall hits
system.cpu05.icache.overall_hits::total        678130                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          510                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          510                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          510                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          510                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          510                       # number of overall misses
system.cpu05.icache.overall_misses::total          510                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     10270206                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     10270206                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     10270206                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     10270206                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     10270206                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     10270206                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       678640                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       678640                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       678640                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       678640                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       678640                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       678640                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000752                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000752                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000752                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000752                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000752                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000752                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 20137.658824                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 20137.658824                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 20137.658824                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 20137.658824                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 20137.658824                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 20137.658824                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu05.icache.writebacks::total              85                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           51                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           51                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           51                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          459                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          459                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          459                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      8145576                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      8145576                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      8145576                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      8145576                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      8145576                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      8145576                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000676                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000676                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000676                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000676                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 17746.352941                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 17746.352941                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 17746.352941                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 17746.352941                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 17746.352941                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 17746.352941                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                243243                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          110310                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             474                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             172566                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165889                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.130756                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 66257                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    1108266                       # DTB read hits
system.cpu06.dtb.read_misses                     6944                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                1115210                       # DTB read accesses
system.cpu06.dtb.write_hits                    255482                       # DTB write hits
system.cpu06.dtb.write_misses                   52392                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                307874                       # DTB write accesses
system.cpu06.dtb.data_hits                    1363748                       # DTB hits
system.cpu06.dtb.data_misses                    59336                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                1423084                       # DTB accesses
system.cpu06.itb.fetch_hits                    681248                       # ITB hits
system.cpu06.itb.fetch_misses                      75                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                681323                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        7857288                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10651                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      6719158                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    243243                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           232146                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     7753326                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 37015                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        71168                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2034                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  681248                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 198                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          7855717                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.855321                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.212627                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                6627775     84.37%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  24794      0.32%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 244188      3.11%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  20166      0.26%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 250431      3.19%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  41790      0.53%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78791      1.00%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  80186      1.02%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 487596      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            7855717                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.030958                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.855150                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 182884                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             6833655                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  255922                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              493804                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                18284                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              66241                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 230                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              5908728                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 955                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                18284                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 297574                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               3148601                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         7608                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  557231                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             3755251                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              5764097                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  20                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              2088791                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1577134                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                64787                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           5098064                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             8483676                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        4466641                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         4017031                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             3695309                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                1402755                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              169                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          155                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3325037                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            1111288                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            439549                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads          361918                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores         156083                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  5747576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               170                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 5459206                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            5865                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1766333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       776750                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      7855717                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.694934                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.145704                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           4522014     57.56%     57.56% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           2206609     28.09%     85.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            689801      8.78%     94.43% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            199185      2.54%     96.97% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             97915      1.25%     98.22% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             51990      0.66%     98.88% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             31272      0.40%     99.28% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             19250      0.25%     99.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             37681      0.48%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       7855717                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  2290      6.48%      6.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      6.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      6.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      6.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      6.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      6.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult               8233     23.29%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     29.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                23992     67.87%     97.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 834      2.36%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1469633     26.92%     26.92% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  5      0.00%     26.92% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     26.92% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           1712074     31.36%     58.28% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     58.28% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     58.28% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           852341     15.61%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            1116821     20.46%     94.35% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            308328      5.65%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              5459206                       # Type of FU issued
system.cpu06.iq.rate                         0.694795                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     35349                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.006475                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         13088014                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         4652730                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2398435                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads           5727329                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          2861412                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      2859514                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2626769                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               2867782                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           2772                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       570545                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       301701                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       127605                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                18284                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                906908                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              927913                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           5748609                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              79                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             1111288                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             439549                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              152                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                44244                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              779215                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           55                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          251                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                306                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             5456851                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             1115210                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2355                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                         863                       # number of nop insts executed
system.cpu06.iew.exec_refs                    1423084                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 219560                       # Number of branches executed
system.cpu06.iew.exec_stores                   307874                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.694495                       # Inst execution rate
system.cpu06.iew.wb_sent                      5317674                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     5257949                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 4304362                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 5605138                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.669181                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.767931                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts       1765755                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             251                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      7553982                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.527116                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.226809                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      5432803     71.92%     71.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1308491     17.32%     89.24% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       478459      6.33%     95.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       130793      1.73%     97.31% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        11261      0.15%     97.46% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        75436      1.00%     98.45% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         6376      0.08%     98.54% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        19349      0.26%     98.80% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        91014      1.20%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      7553982                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            3981823                       # Number of instructions committed
system.cpu06.commit.committedOps              3981823                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       678591                       # Number of memory references committed
system.cpu06.commit.loads                      540743                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                   183247                       # Number of branches committed
system.cpu06.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 1424512                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              65804                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass          414      0.01%      0.01% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         738878     18.56%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      1711691     42.99%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       852233     21.40%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        540757     13.58%     96.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       137848      3.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         3981823                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               91014                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   12976858                       # The number of ROB reads
system.cpu06.rob.rob_writes                  11725693                       # The number of ROB writes
system.cpu06.timesIdled                            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     802579                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   3981413                       # Number of Instructions Simulated
system.cpu06.committedOps                     3981413                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.973492                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.973492                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.506716                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.506716                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3921181                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1947310                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 4015967                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                2835834                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   167                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           54541                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.842733                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1010552                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           54603                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           18.507262                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       769135797                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.842733                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.935043                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.935043                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         2305530                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        2305530                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       918053                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        918053                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        92453                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        92453                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1010506                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1010506                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1010506                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1010506                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        69485                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        69485                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        45379                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        45379                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       114864                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       114864                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       114864                       # number of overall misses
system.cpu06.dcache.overall_misses::total       114864                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   5740253352                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   5740253352                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   6554776275                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   6554776275                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        20898                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        20898                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  12295029627                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  12295029627                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  12295029627                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  12295029627                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data       987538                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       987538                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       137832                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       137832                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      1125370                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1125370                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      1125370                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1125370                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.070362                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.070362                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.329234                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.329234                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.102068                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.102068                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.102068                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.102068                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 82611.403209                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 82611.403209                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 144445.145882                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 144445.145882                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         6966                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 107039.887406                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 107039.887406                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 107039.887406                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 107039.887406                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       204810                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets           80                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            8277                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    24.744473                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    26.666667                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        53208                       # number of writebacks
system.cpu06.dcache.writebacks::total           53208                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        46925                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        46925                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        13202                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        13202                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        60127                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        60127                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        60127                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        60127                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        22560                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        22560                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        32177                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        32177                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        54737                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        54737                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        54737                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        54737                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   2553330411                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   2553330411                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   3896687503                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   3896687503                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   6450017914                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   6450017914                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   6450017914                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   6450017914                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.022845                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.022845                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.233451                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.233451                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.048639                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.048639                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.048639                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.048639                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 113179.539495                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 113179.539495                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 121101.641017                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 121101.641017                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         5805                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 117836.525823                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 117836.525823                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 117836.525823                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 117836.525823                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              47                       # number of replacements
system.cpu06.icache.tags.tagsinuse         306.888558                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            680809                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1693.554726                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   306.888558                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.599392                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.599392                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1362898                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1362898                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       680809                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        680809                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       680809                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         680809                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       680809                       # number of overall hits
system.cpu06.icache.overall_hits::total        680809                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          439                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          439                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          439                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          439                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          439                       # number of overall misses
system.cpu06.icache.overall_misses::total          439                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     10722996                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     10722996                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     10722996                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     10722996                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     10722996                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     10722996                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       681248                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       681248                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       681248                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       681248                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       681248                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       681248                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000644                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000644                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000644                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000644                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000644                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000644                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 24425.958998                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 24425.958998                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 24425.958998                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 24425.958998                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 24425.958998                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 24425.958998                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu06.icache.writebacks::total              47                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           37                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           37                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           37                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          402                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          402                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          402                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      8151381                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      8151381                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      8151381                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      8151381                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      8151381                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      8151381                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000590                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000590                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000590                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000590                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 20277.067164                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 20277.067164                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 20277.067164                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 20277.067164                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 20277.067164                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 20277.067164                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                242405                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          109392                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             533                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             172250                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                165787                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           96.247896                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 66253                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    1067621                       # DTB read hits
system.cpu07.dtb.read_misses                     7394                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                1075015                       # DTB read accesses
system.cpu07.dtb.write_hits                    249376                       # DTB write hits
system.cpu07.dtb.write_misses                   51899                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                301275                       # DTB write accesses
system.cpu07.dtb.data_hits                    1316997                       # DTB hits
system.cpu07.dtb.data_misses                    59293                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                1376290                       # DTB accesses
system.cpu07.itb.fetch_hits                    683258                       # ITB hits
system.cpu07.itb.fetch_misses                      84                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                683342                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        7807462                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11301                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      6739733                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    242405                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           232041                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     7701738                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 37747                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        72301                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2500                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  683258                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 225                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          7806747                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.863322                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.222135                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                6575782     84.23%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  25058      0.32%     84.55% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 244727      3.13%     87.69% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  20087      0.26%     87.95% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 250220      3.21%     91.15% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  41516      0.53%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  78849      1.01%     92.69% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  80658      1.03%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 489850      6.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            7806747                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.031048                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.863242                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 184029                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             6781062                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  256992                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              493736                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                18627                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              66294                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 256                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              5915335                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1063                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                18627                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 298443                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               3135289                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         9154                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  558309                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             3714624                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              5767812                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  24                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              2093414                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1544012                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                58184                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           5101169                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             8493041                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        4476005                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         4017031                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             3674082                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                1427087                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              163                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3321852                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            1110934                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            440582                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          362799                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores         155017                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  5750791                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               170                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 5401862                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            6152                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1796776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       822733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      7806747                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.691948                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.140507                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           4495201     57.58%     57.58% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           2199039     28.17%     85.75% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            682427      8.74%     94.49% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            200363      2.57%     97.06% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             92653      1.19%     98.24% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             49428      0.63%     98.88% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             31507      0.40%     99.28% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             18946      0.24%     99.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             37183      0.48%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       7806747                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  2053      7.60%      7.60% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      7.60% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      7.60% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%      7.60% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      7.60% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      7.60% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult               8233     30.47%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     38.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                15908     58.88%     96.95% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 825      3.05%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1459153     27.01%     27.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  6      0.00%     27.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     27.01% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           1712106     31.69%     58.71% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     58.71% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     58.71% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           852341     15.78%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.49% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1076460     19.93%     94.41% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            301792      5.59%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              5401862                       # Type of FU issued
system.cpu07.iq.rate                         0.691885                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     27019                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.005002                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         12916237                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         4686324                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2372021                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads           5727405                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          2861484                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      2859557                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2561057                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               2867820                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           2694                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       580269                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       306745                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked        93834                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                18627                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                918821                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              903567                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           5751853                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             104                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             1110934                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             440582                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              143                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                43959                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              755051                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           59                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          303                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                362                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             5399595                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             1075015                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2267                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                         892                       # number of nop insts executed
system.cpu07.iew.exec_refs                    1376290                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 218282                       # Number of branches executed
system.cpu07.iew.exec_stores                   301275                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.691594                       # Inst execution rate
system.cpu07.iew.wb_sent                      5291277                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     5231578                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 4285394                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 5591810                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.670074                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.766370                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts       1792957                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             287                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      7500338                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.527258                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.222427                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      5384980     71.80%     71.80% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1307297     17.43%     89.23% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       477597      6.37%     95.59% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       130526      1.74%     97.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4        10613      0.14%     97.48% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        74820      1.00%     98.47% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         6391      0.09%     98.56% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        19269      0.26%     98.82% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        88845      1.18%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      7500338                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            3954610                       # Number of instructions committed
system.cpu07.commit.committedOps              3954610                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       664502                       # Number of memory references committed
system.cpu07.commit.loads                      530665                       # Number of loads committed
system.cpu07.commit.membars                        20                       # Number of memory barriers committed
system.cpu07.commit.branches                   181267                       # Number of branches committed
system.cpu07.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 1397293                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              65792                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          429      0.01%      0.01% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         725733     18.35%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      1711691     43.28%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       852233     21.55%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        530685     13.42%     96.62% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       133837      3.38%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         3954610                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               88845                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   12921472                       # The number of ROB reads
system.cpu07.rob.rob_writes                  11729226                       # The number of ROB writes
system.cpu07.timesIdled                            52                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                           715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     852405                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   3954185                       # Number of Instructions Simulated
system.cpu07.committedOps                     3954185                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.974481                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.974481                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.506462                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.506462                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3852472                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1927710                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                2835834                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   307                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           52425                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.664448                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1004452                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           52487                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           19.137158                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       659422458                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.664448                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.932257                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.932257                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         2279834                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        2279834                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       912594                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        912594                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        91796                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        91796                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           25                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1004390                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1004390                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1004390                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1004390                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        67161                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        67161                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        42017                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        42017                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       109178                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       109178                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       109178                       # number of overall misses
system.cpu07.dcache.overall_misses::total       109178                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   6024382560                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   6024382560                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   5651253515                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   5651253515                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        15093                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        34830                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  11675636075                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  11675636075                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  11675636075                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  11675636075                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data       979755                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       979755                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       133813                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       133813                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      1113568                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1113568                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      1113568                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1113568                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.068549                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.068549                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.313998                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.313998                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.098043                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.098043                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.098043                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.098043                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 89700.608389                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 89700.608389                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 134499.214961                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 134499.214961                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 106941.289225                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 106941.289225                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 106941.289225                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 106941.289225                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       178107                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            6774                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             6                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    26.292737                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    15.666667                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        50684                       # number of writebacks
system.cpu07.dcache.writebacks::total           50684                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        46441                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        46441                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        10123                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        10123                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        56564                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        56564                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        56564                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        56564                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        20720                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        20720                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        31894                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        31894                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        52614                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        52614                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        52614                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        52614                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   2510199261                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   2510199261                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   3762337863                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   3762337863                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   6272537124                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   6272537124                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   6272537124                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   6272537124                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.021148                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.021148                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.238348                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.238348                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.047248                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.047248                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.047248                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.047248                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 121148.612983                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 121148.612983                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 117963.813350                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 117963.813350                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 119218.024176                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 119218.024176                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 119218.024176                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 119218.024176                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              86                       # number of replacements
system.cpu07.icache.tags.tagsinuse         328.285296                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            682753                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             460                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1484.245652                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   328.285296                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.641182                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.641182                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1366976                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1366976                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       682753                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        682753                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       682753                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         682753                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       682753                       # number of overall hits
system.cpu07.icache.overall_hits::total        682753                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          505                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          505                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          505                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          505                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          505                       # number of overall misses
system.cpu07.icache.overall_misses::total          505                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      9479565                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      9479565                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      9479565                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      9479565                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      9479565                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      9479565                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       683258                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       683258                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       683258                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       683258                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       683258                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       683258                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000739                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000739                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000739                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000739                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000739                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000739                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 18771.415842                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 18771.415842                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 18771.415842                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 18771.415842                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 18771.415842                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 18771.415842                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu07.icache.writebacks::total              86                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           45                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           45                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           45                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          460                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          460                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          460                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      7508187                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      7508187                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      7508187                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      7508187                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      7508187                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      7508187                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000673                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000673                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000673                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000673                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 16322.145652                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 16322.145652                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 16322.145652                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 16322.145652                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 16322.145652                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 16322.145652                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                250544                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          117234                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             487                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             178039                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                169751                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.344840                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 66422                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    1231723                       # DTB read hits
system.cpu08.dtb.read_misses                     6993                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                1238716                       # DTB read accesses
system.cpu08.dtb.write_hits                    265899                       # DTB write hits
system.cpu08.dtb.write_misses                   52926                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                318825                       # DTB write accesses
system.cpu08.dtb.data_hits                    1497622                       # DTB hits
system.cpu08.dtb.data_misses                    59919                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                1557541                       # DTB accesses
system.cpu08.itb.fetch_hits                    689538                       # ITB hits
system.cpu08.itb.fetch_misses                      62                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                689600                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        7927104                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10598                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      6818386                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    250544                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           236173                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     7826363                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 37301                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        68048                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1818                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  689538                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 204                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          7925508                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.860309                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.218859                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                6680292     84.29%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  26321      0.33%     84.62% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 245518      3.10%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  21244      0.27%     87.99% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 252626      3.19%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  42574      0.54%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  79646      1.00%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82249      1.04%     93.75% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 495038      6.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            7925508                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.031606                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.860136                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 184988                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             6892173                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  262671                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              499202                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                18426                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              66355                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 232                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              6000560                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 939                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                18426                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 301585                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               3190891                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         9301                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  566889                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             3770368                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              5854494                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 165                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              2110576                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1586123                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                63272                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           5167007                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             8606974                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        4589906                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         4017064                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             3754236                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                1412771                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              232                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          219                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3359691                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            1141939                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            451904                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads          362255                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores         176961                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  5837850                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               226                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 5635214                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            6414                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1779160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       794303                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           70                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      7925508                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.711022                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.175356                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4550517     57.42%     57.42% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           2211269     27.90%     85.32% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            688563      8.69%     94.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            203050      2.56%     96.57% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            116772      1.47%     98.04% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             60854      0.77%     98.81% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             34633      0.44%     99.24% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             20287      0.26%     99.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             39563      0.50%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       7925508                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  2316      3.81%      3.81% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      3.81% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      3.81% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      3.81% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      3.81% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      3.81% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult               8235     13.53%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     17.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                48566     79.81%     97.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1737      2.85%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1510188     26.80%     26.80% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  6      0.00%     26.80% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     26.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           1713156     30.40%     57.20% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     57.20% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     57.20% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           852353     15.13%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.33% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1240188     22.01%     94.33% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            319319      5.67%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              5635214                       # Type of FU issued
system.cpu08.iq.rate                         0.710879                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     60854                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.010799                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         13533680                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         4754783                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2477149                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads           5729524                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          2862529                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      2860609                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2827184                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               2868880                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           2856                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       574512                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       303782                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       225259                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                18426                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                939098                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              930721                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           5838963                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              96                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             1141939                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             451904                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              208                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                44565                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              781256                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          249                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                312                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             5632918                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             1238716                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2296                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                         887                       # number of nop insts executed
system.cpu08.iew.exec_refs                    1557541                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 226290                       # Number of branches executed
system.cpu08.iew.exec_stores                   318825                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.710590                       # Inst execution rate
system.cpu08.iew.wb_sent                      5398076                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     5337758                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 4354135                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 5660375                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.673355                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.769231                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts       1778157                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           156                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             263                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      7625253                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.532357                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.241006                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      5481314     71.88%     71.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1318197     17.29%     89.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       481958      6.32%     95.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       131155      1.72%     97.21% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        12799      0.17%     97.38% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        76311      1.00%     98.38% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         8671      0.11%     98.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        19785      0.26%     98.75% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        95063      1.25%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      7625253                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            4059354                       # Number of instructions committed
system.cpu08.commit.committedOps              4059354                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       715549                       # Number of memory references committed
system.cpu08.commit.loads                      567427                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                   189515                       # Number of branches committed
system.cpu08.commit.fp_insts                  2859995                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 1501942                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              65852                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          442      0.01%      0.01% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         778364     19.17%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      1712738     42.19%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       852245     20.99%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        567441     13.98%     96.35% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       148122      3.65%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         4059354                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               95063                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   13132453                       # The number of ROB reads
system.cpu08.rob.rob_writes                  11907203                       # The number of ROB writes
system.cpu08.timesIdled                            62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1596                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     732763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   4058916                       # Number of Instructions Simulated
system.cpu08.committedOps                     4058916                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.953010                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.953010                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.512030                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.512030                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                4123561                       # number of integer regfile reads
system.cpu08.int_regfile_writes               2007730                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 4016021                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                2835872                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   188                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           62252                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.599076                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1030131                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           62314                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           16.531293                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       816419844                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.599076                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.931236                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.931236                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         2391944                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        2391944                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       933476                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        933476                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        96606                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        96606                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           14                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1030082                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1030082                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1030082                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1030082                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        83134                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        83134                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        51500                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        51500                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       134634                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       134634                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       134634                       # number of overall misses
system.cpu08.dcache.overall_misses::total       134634                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   6367865571                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   6367865571                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   6835148774                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   6835148774                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        11610                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  13203014345                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  13203014345                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  13203014345                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  13203014345                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1016610                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1016610                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       148106                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       148106                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      1164716                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1164716                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      1164716                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1164716                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.081776                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.081776                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.347724                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.347724                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.115594                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.115594                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.115594                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.115594                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 76597.608331                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 76597.608331                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 132721.335417                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 132721.335417                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 98065.974011                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 98065.974011                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 98065.974011                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 98065.974011                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       261675                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs           14999                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             5                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    17.446163                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    12.200000                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        60270                       # number of writebacks
system.cpu08.dcache.writebacks::total           60270                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        53793                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        53793                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        18378                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        18378                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        72171                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        72171                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        72171                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        72171                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        29341                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        29341                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        33122                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        33122                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        62463                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        62463                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        62463                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        62463                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   2778524937                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   2778524937                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   4005914149                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   4005914149                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   6784439086                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   6784439086                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   6784439086                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   6784439086                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.028862                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.028862                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.223637                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.223637                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.053629                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.053629                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.053629                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.053629                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 94697.690501                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 94697.690501                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 120944.210766                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 120944.210766                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 108615.325649                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 108615.325649                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 108615.325649                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 108615.325649                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              46                       # number of replacements
system.cpu08.icache.tags.tagsinuse         306.494836                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            689094                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1714.164179                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   306.494836                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.598623                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.598623                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1379478                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1379478                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       689094                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        689094                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       689094                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         689094                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       689094                       # number of overall hits
system.cpu08.icache.overall_hits::total        689094                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          444                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          444                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          444                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          444                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          444                       # number of overall misses
system.cpu08.icache.overall_misses::total          444                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     10666107                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     10666107                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     10666107                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     10666107                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     10666107                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     10666107                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       689538                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       689538                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       689538                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       689538                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       689538                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       689538                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000644                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000644                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000644                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000644                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000644                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000644                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 24022.763514                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 24022.763514                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 24022.763514                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 24022.763514                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 24022.763514                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 24022.763514                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu08.icache.writebacks::total              46                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           42                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           42                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           42                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          402                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          402                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          402                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      7878546                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      7878546                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      7878546                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      7878546                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      7878546                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      7878546                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000583                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000583                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000583                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000583                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 19598.373134                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 19598.373134                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 19598.373134                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 19598.373134                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 19598.373134                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 19598.373134                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                239509                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          106496                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             532                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             169903                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                163954                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.498590                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 66259                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    1057941                       # DTB read hits
system.cpu09.dtb.read_misses                     6568                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                1064509                       # DTB read accesses
system.cpu09.dtb.write_hits                    247193                       # DTB write hits
system.cpu09.dtb.write_misses                   51708                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                298901                       # DTB write accesses
system.cpu09.dtb.data_hits                    1305134                       # DTB hits
system.cpu09.dtb.data_misses                    58276                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                1363410                       # DTB accesses
system.cpu09.itb.fetch_hits                    677702                       # ITB hits
system.cpu09.itb.fetch_misses                      69                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                677771                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        7794038                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            11048                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      6674246                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    239509                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           230214                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     7693031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 37163                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        68584                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2097                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  677702                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 225                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          7793376                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.856400                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.213846                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                6574046     84.35%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  24018      0.31%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 242979      3.12%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  19097      0.25%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 249626      3.20%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  41355      0.53%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  78557      1.01%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  79226      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 484472      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            7793376                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.030730                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.856327                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 182096                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             6780425                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  253585                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              490349                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                18337                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              66257                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 253                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              5862535                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1019                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                18337                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 295787                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               3172988                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         9367                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  552365                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             3675948                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              5717264                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  23                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              2093574                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1511559                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                50393                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           5062929                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             8421712                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        4404680                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         4017027                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             3658725                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                1404204                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              161                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          147                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3307335                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            1095522                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            433734                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          360647                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores         166599                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  5700458                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               170                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 5362741                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            6334                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1767939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       808279                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      7793376                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.688115                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.134817                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           4492724     57.65%     57.65% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           2198112     28.20%     85.85% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            680744      8.73%     94.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            196969      2.53%     97.12% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             91244      1.17%     98.29% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             47418      0.61%     98.89% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             30064      0.39%     99.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             19024      0.24%     99.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             37077      0.48%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       7793376                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  2604      9.49%      9.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      9.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      9.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%      9.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      9.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      9.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult               8232     29.99%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     39.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                15918     57.99%     97.47% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 694      2.53%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1433970     26.74%     26.74% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  6      0.00%     26.74% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     26.74% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           1711055     31.91%     58.65% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     58.65% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     58.65% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           852341     15.89%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.54% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            1065982     19.88%     94.42% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            299383      5.58%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              5362741                       # Type of FU issued
system.cpu09.iq.rate                         0.688057                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     27448                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.005118                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         12827351                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         4608261                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2332888                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads           5725289                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          2860382                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      2858500                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2523424                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               2866761                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           2718                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       570999                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       301944                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked        95627                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                18337                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                938924                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              919264                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           5701493                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              96                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             1095522                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             433734                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              143                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                43868                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              770761                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          295                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                346                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             5360500                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             1064509                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2241                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                         865                       # number of nop insts executed
system.cpu09.iew.exec_refs                    1363410                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 215557                       # Number of branches executed
system.cpu09.iew.exec_stores                   298901                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.687769                       # Inst execution rate
system.cpu09.iew.wb_sent                      5250070                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     5191388                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 4257287                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 5552886                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.666072                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.766680                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts       1768030                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             288                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      7493909                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.524841                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.217919                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      5384417     71.85%     71.85% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1305549     17.42%     89.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       476280      6.36%     95.63% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       130525      1.74%     97.37% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        10756      0.14%     97.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        74224      0.99%     98.50% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         4326      0.06%     98.56% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        19326      0.26%     98.82% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        88506      1.18%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      7493909                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            3933114                       # Number of instructions committed
system.cpu09.commit.committedOps              3933114                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       656313                       # Number of memory references committed
system.cpu09.commit.loads                      524523                       # Number of loads committed
system.cpu09.commit.membars                        20                       # Number of memory barriers committed
system.cpu09.commit.branches                   179224                       # Number of branches committed
system.cpu09.commit.fp_insts                  2857912                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 1375791                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              65794                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          429      0.01%      0.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         713446     18.14%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      1710671     43.49%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       852233     21.67%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        524543     13.34%     96.65% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       131790      3.35%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         3933114                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               88506                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   12872781                       # The number of ROB reads
system.cpu09.rob.rob_writes                  11633149                       # The number of ROB writes
system.cpu09.timesIdled                            56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                           662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     865829                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   3932689                       # Number of Instructions Simulated
system.cpu09.committedOps                     3932689                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.981860                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.981860                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.504577                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.504577                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3796771                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1895063                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                2835838                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   309                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           52181                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.425931                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            991140                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           52242                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           18.972091                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       696006729                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.425931                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.928530                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.928530                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         2253033                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        2253033                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       901040                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        901040                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        90038                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        90038                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           24                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           18                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data       991078                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         991078                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data       991078                       # number of overall hits
system.cpu09.dcache.overall_hits::total        991078                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        67482                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        67482                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        41728                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        41728                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       109210                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       109210                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       109210                       # number of overall misses
system.cpu09.dcache.overall_misses::total       109210                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   6308229645                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   6308229645                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   5434896438                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   5434896438                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        20898                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        45279                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        45279                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  11743126083                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  11743126083                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  11743126083                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  11743126083                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       968522                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       968522                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       131766                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       131766                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1100288                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1100288                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1100288                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1100288                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.069675                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.069675                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.316683                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.316683                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.099256                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.099256                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.099256                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.099256                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 93480.182049                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 93480.182049                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 130245.792705                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 130245.792705                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         6966                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  7546.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 107527.937762                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 107527.937762                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 107527.937762                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 107527.937762                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       195102                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            6960                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             6                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    28.031897                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    41.333333                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        50212                       # number of writebacks
system.cpu09.dcache.writebacks::total           50212                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        47072                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        47072                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         9763                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         9763                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        56835                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        56835                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        56835                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        56835                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        20410                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        20410                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        31965                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        31965                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        52375                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        52375                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        52375                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        52375                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   2574413010                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   2574413010                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   3789403791                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   3789403791                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        38313                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        38313                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   6363816801                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   6363816801                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   6363816801                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   6363816801                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.021073                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.021073                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.242589                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.242589                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.047601                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.047601                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.047601                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.047601                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 126134.885350                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 126134.885350                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 118548.530924                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 118548.530924                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 121504.855389                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 121504.855389                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 121504.855389                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 121504.855389                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              85                       # number of replacements
system.cpu09.icache.tags.tagsinuse         326.097942                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            677194                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1478.589520                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   326.097942                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.636910                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.636910                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1355862                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1355862                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       677194                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        677194                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       677194                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         677194                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       677194                       # number of overall hits
system.cpu09.icache.overall_hits::total        677194                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          508                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          508                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          508                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          508                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          508                       # number of overall misses
system.cpu09.icache.overall_misses::total          508                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      8382420                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      8382420                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      8382420                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      8382420                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      8382420                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      8382420                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       677702                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       677702                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       677702                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       677702                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       677702                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       677702                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000750                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000750                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000750                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000750                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000750                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000750                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 16500.826772                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 16500.826772                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 16500.826772                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 16500.826772                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 16500.826772                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 16500.826772                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu09.icache.writebacks::total              85                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           50                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           50                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           50                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          458                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          458                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          458                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      6712902                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      6712902                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      6712902                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      6712902                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      6712902                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      6712902                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000676                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000676                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000676                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000676                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 14656.991266                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 14656.991266                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 14656.991266                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 14656.991266                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 14656.991266                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 14656.991266                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                243509                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          110563                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             476                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             172816                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                166071                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.097005                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 66264                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            51                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             51                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    1100915                       # DTB read hits
system.cpu10.dtb.read_misses                     6751                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                1107666                       # DTB read accesses
system.cpu10.dtb.write_hits                    256267                       # DTB write hits
system.cpu10.dtb.write_misses                   53369                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                309636                       # DTB write accesses
system.cpu10.dtb.data_hits                    1357182                       # DTB hits
system.cpu10.dtb.data_misses                    60120                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                1417302                       # DTB accesses
system.cpu10.itb.fetch_hits                    681634                       # ITB hits
system.cpu10.itb.fetch_misses                      71                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                681705                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        7853167                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            10717                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      6724172                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    243509                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           232335                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     7750082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 37063                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        70803                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2090                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  681634                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 195                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          7852254                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.856337                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.213796                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                6623804     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  24562      0.31%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 243951      3.11%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  20041      0.26%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 251015      3.20%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  41890      0.53%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  78681      1.00%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  80491      1.03%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 487819      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            7852254                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.031008                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.856237                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 182741                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             6830533                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  256203                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              493668                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                18306                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              66235                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 233                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              5911502                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 965                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                18306                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 297439                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               3154138                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         8428                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  557288                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             3745852                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              5766094                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  33                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              2094929                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1561185                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                70674                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           5099566                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             8486688                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        4469571                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         4017113                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             3695367                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                1404199                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              170                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          156                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3324793                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            1112001                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            440010                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          361585                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores         178252                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  5750201                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 5456351                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            6483                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1768896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       772435                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      7852254                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.694877                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.146128                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           4518682     57.55%     57.55% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           2208582     28.13%     85.67% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            689170      8.78%     94.45% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            198728      2.53%     96.98% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             96687      1.23%     98.21% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             51041      0.65%     98.86% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             32231      0.41%     99.27% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             19158      0.24%     99.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             37975      0.48%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       7852254                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  2486      7.44%      7.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      7.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      7.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      7.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      7.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      7.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult               8234     24.64%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     32.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                21870     65.45%     97.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 826      2.47%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1472477     26.99%     26.99% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  6      0.00%     26.99% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     26.99% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           1712164     31.38%     58.37% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     58.37% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     58.37% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           852353     15.62%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.99% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1109180     20.33%     94.32% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            310167      5.68%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              5456351                       # Type of FU issued
system.cpu10.iq.rate                         0.694796                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     33416                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.006124                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         13077313                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         4657719                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2404233                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads           5727542                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          2861613                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      2859613                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2621874                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               2867889                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           2954                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       571252                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       302162                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       118252                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                18306                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                902205                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              936135                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           5751224                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              84                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             1112001                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             440010                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              153                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                43848                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              787723                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           55                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          238                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                293                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             5454007                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1107666                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2344                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                         852                       # number of nop insts executed
system.cpu10.iew.exec_refs                    1417302                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 219690                       # Number of branches executed
system.cpu10.iew.exec_stores                   309636                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.694498                       # Inst execution rate
system.cpu10.iew.wb_sent                      5324373                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     5263846                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 4308869                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 5611707                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.670283                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.767836                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts       1767547                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             251                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      7550620                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.527359                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.226811                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      5428978     71.90%     71.90% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1309272     17.34%     89.24% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       478064      6.33%     95.57% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       130677      1.73%     97.30% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        11334      0.15%     97.45% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        75673      1.00%     98.46% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         6392      0.08%     98.54% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        19437      0.26%     98.80% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        90793      1.20%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      7550620                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            3981887                       # Number of instructions committed
system.cpu10.commit.committedOps              3981887                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       678597                       # Number of memory references committed
system.cpu10.commit.loads                      540749                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                   183253                       # Number of branches committed
system.cpu10.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 1424536                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              65805                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         738896     18.56%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      1711718     42.99%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       852245     21.40%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        540763     13.58%     96.54% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       137848      3.46%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         3981887                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               90793                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   12975326                       # The number of ROB reads
system.cpu10.rob.rob_writes                  11729675                       # The number of ROB writes
system.cpu10.timesIdled                            68                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                           913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     806700                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   3981476                       # Number of Instructions Simulated
system.cpu10.committedOps                     3981476                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.972426                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.972426                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.506990                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.506990                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3921509                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1952132                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                2835877                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   176                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           54017                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.343912                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1013595                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           54078                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.743204                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       714437604                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.343912                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.927249                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.927249                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         2308248                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        2308248                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       919808                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        919808                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        93743                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        93743                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           17                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           14                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1013551                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1013551                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1013551                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1013551                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        69352                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        69352                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        44089                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        44089                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       113441                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       113441                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       113441                       # number of overall misses
system.cpu10.dcache.overall_misses::total       113441                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   5853389319                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   5853389319                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   5842717684                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   5842717684                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  11696107003                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  11696107003                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  11696107003                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  11696107003                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data       989160                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       989160                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       137832                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       137832                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1126992                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1126992                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1126992                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1126992                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.070112                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.070112                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.319875                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.319875                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.100658                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.100658                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.100658                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.100658                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 84401.161019                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 84401.161019                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 132520.984463                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 132520.984463                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 103102.996298                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 103102.996298                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 103102.996298                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 103102.996298                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       209505                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7894                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    26.539777                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     7.500000                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        52578                       # number of writebacks
system.cpu10.dcache.writebacks::total           52578                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        47304                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        47304                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        11925                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        11925                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        59229                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        59229                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        59229                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        59229                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        22048                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        22048                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        32164                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        32164                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        54212                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        54212                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        54212                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        54212                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   2547487098                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   2547487098                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   3871358482                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   3871358482                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   6418845580                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   6418845580                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   6418845580                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   6418845580                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.022290                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.022290                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.233357                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.233357                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.048103                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.048103                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.048103                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.048103                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 115542.774764                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 115542.774764                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 120363.091717                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 120363.091717                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 118402.670626                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 118402.670626                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 118402.670626                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 118402.670626                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              47                       # number of replacements
system.cpu10.icache.tags.tagsinuse         305.325793                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            681188                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             403                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1690.292804                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   305.325793                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.596339                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.596339                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1363671                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1363671                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       681188                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        681188                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       681188                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         681188                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       681188                       # number of overall hits
system.cpu10.icache.overall_hits::total        681188                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          446                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          446                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          446                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          446                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          446                       # number of overall misses
system.cpu10.icache.overall_misses::total          446                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      8873523                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      8873523                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      8873523                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      8873523                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      8873523                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      8873523                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       681634                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       681634                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       681634                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       681634                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       681634                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       681634                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000654                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000654                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000654                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000654                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000654                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000654                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 19895.791480                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 19895.791480                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 19895.791480                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 19895.791480                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 19895.791480                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 19895.791480                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu10.icache.writebacks::total              47                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           43                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           43                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           43                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          403                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          403                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          403                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          403                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      6579387                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      6579387                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      6579387                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      6579387                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      6579387                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      6579387                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000591                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000591                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000591                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000591                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000591                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 16326.022333                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 16326.022333                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 16326.022333                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 16326.022333                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 16326.022333                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 16326.022333                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                241899                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          108850                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             535                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             171759                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165262                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.217374                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 66266                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    1068819                       # DTB read hits
system.cpu11.dtb.read_misses                     7402                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                1076221                       # DTB read accesses
system.cpu11.dtb.write_hits                    253243                       # DTB write hits
system.cpu11.dtb.write_misses                   53331                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                306574                       # DTB write accesses
system.cpu11.dtb.data_hits                    1322062                       # DTB hits
system.cpu11.dtb.data_misses                    60733                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                1382795                       # DTB accesses
system.cpu11.itb.fetch_hits                    681063                       # ITB hits
system.cpu11.itb.fetch_misses                      82                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                681145                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        7792795                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10829                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      6711534                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    241899                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           231529                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     7687979                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 37369                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        71939                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2410                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  681063                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 226                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          7791876                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.861350                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.219283                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                6565482     84.26%     84.26% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  24419      0.31%     84.57% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 244055      3.13%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  20218      0.26%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 250469      3.21%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  41323      0.53%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  78761      1.01%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  79898      1.03%     93.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 487251      6.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            7791876                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.031041                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.861249                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 183263                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             6770095                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  255858                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              492281                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                18440                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              66286                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 252                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              5895048                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1072                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                18440                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 296934                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               3118966                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         9954                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  556550                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             3719093                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              5748658                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  73                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              2080253                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1542417                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                65165                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           5086201                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             8464106                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        4447007                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         4017094                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             3674160                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                1412041                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              164                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3309674                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            1104951                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            437382                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          360185                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores         152787                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  5732264                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               174                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 5411389                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            6412                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1778160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       777802                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      7791876                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.694491                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.145621                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           4482311     57.53%     57.53% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           2197449     28.20%     85.73% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            678343      8.71%     94.43% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            199810      2.56%     97.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             95358      1.22%     98.22% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             50871      0.65%     98.87% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             30262      0.39%     99.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             19311      0.25%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             38161      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       7791876                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2456      8.79%      8.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      8.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      8.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%      8.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      8.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      8.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult               8234     29.47%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     38.26% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                16464     58.93%     97.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 785      2.81%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1462209     27.02%     27.02% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  6      0.00%     27.02% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     27.02% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           1712134     31.64%     58.66% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     58.66% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     58.66% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           852353     15.75%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.41% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            1077642     19.91%     94.33% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            307041      5.67%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              5411389                       # Type of FU issued
system.cpu11.iq.rate                         0.694409                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     27939                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.005163                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         12921523                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         4649144                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2382827                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads           5727482                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          2861523                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      2859590                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2571465                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               2867859                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2902                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       574276                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       303543                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked        92940                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                18440                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                900534                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              905531                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           5733331                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             114                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             1104951                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             437382                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              146                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                43710                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              757241                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           56                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          299                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                355                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             5409190                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             1076221                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2199                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                         893                       # number of nop insts executed
system.cpu11.iew.exec_refs                    1382795                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 217914                       # Number of branches executed
system.cpu11.iew.exec_stores                   306574                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.694127                       # Inst execution rate
system.cpu11.iew.wb_sent                      5303571                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     5242417                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 4294941                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 5601280                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.672726                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.766778                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts       1776232                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             291                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      7487890                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.528146                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.225406                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      5376060     71.80%     71.80% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1303923     17.41%     89.21% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       477161      6.37%     95.58% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       130573      1.74%     97.33% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        10585      0.14%     97.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        73912      0.99%     98.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         6514      0.09%     98.54% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        19542      0.26%     98.80% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        89620      1.20%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      7487890                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            3954702                       # Number of instructions committed
system.cpu11.commit.committedOps              3954702                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       664514                       # Number of memory references committed
system.cpu11.commit.loads                      530675                       # Number of loads committed
system.cpu11.commit.membars                        20                       # Number of memory barriers committed
system.cpu11.commit.branches                   181283                       # Number of branches committed
system.cpu11.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 1397343                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              65797                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         725775     18.35%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      1711718     43.28%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        530695     13.42%     96.62% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         3954702                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               89620                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   12894047                       # The number of ROB reads
system.cpu11.rob.rob_writes                  11693893                       # The number of ROB writes
system.cpu11.timesIdled                            60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                           919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     867072                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   3954278                       # Number of Instructions Simulated
system.cpu11.committedOps                     3954278                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.970725                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.970725                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.507427                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.507427                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3869411                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1935393                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                2835877                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   307                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           52067                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.188849                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1008872                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           52129                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           19.353373                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       732961359                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.188849                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.924826                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.924826                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         2283077                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        2283077                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       917044                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        917044                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        91766                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        91766                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           25                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           18                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1008810                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1008810                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1008810                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1008810                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        64504                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        64504                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        42049                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        42049                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       106553                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       106553                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       106553                       # number of overall misses
system.cpu11.dcache.overall_misses::total       106553                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   5637881016                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   5637881016                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   5564331779                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   5564331779                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        19737                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        19737                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        34830                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  11202212795                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  11202212795                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  11202212795                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  11202212795                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       981548                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       981548                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      1115363                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1115363                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      1115363                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1115363                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.065717                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.065717                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.314232                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.314232                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.095532                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.095532                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.095532                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.095532                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 87403.587622                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 87403.587622                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 132329.705320                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 132329.705320                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  9868.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  9868.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 105132.777069                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 105132.777069                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 105132.777069                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 105132.777069                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       188261                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            6831                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    27.559801                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        50842                       # number of writebacks
system.cpu11.dcache.writebacks::total           50842                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        44111                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        44111                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        10175                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        10175                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        54286                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        54286                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        54286                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        54286                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        20393                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        20393                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        31874                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        31874                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        52267                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        52267                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        52267                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        52267                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   2449012239                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   2449012239                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   3781324779                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   3781324779                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   6230337018                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   6230337018                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   6230337018                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   6230337018                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020776                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020776                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.238195                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.238195                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.046861                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.046861                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.046861                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.046861                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 120090.827196                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 120090.827196                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 118633.518824                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 118633.518824                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 119202.116402                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 119202.116402                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 119202.116402                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 119202.116402                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              86                       # number of replacements
system.cpu11.icache.tags.tagsinuse         324.473808                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            680562                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1485.943231                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   324.473808                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.633738                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.633738                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1362584                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1362584                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       680562                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        680562                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       680562                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         680562                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       680562                       # number of overall hits
system.cpu11.icache.overall_hits::total        680562                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          501                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          501                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          501                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          501                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          501                       # number of overall misses
system.cpu11.icache.overall_misses::total          501                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      7690464                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      7690464                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      7690464                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      7690464                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      7690464                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      7690464                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       681063                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       681063                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       681063                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       681063                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       681063                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       681063                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000736                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000736                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000736                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000736                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000736                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000736                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 15350.227545                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 15350.227545                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 15350.227545                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 15350.227545                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 15350.227545                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 15350.227545                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu11.icache.writebacks::total              86                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           43                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           43                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           43                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          458                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          458                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          458                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      6119631                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      6119631                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      6119631                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      6119631                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      6119631                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      6119631                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000672                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000672                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000672                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000672                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000672                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000672                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 13361.639738                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 13361.639738                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 13361.639738                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 13361.639738                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 13361.639738                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 13361.639738                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                248655                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          115231                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             599                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             176663                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                168391                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           95.317639                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 66426                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           102                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    1189529                       # DTB read hits
system.cpu12.dtb.read_misses                     6851                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                1196380                       # DTB read accesses
system.cpu12.dtb.write_hits                    263051                       # DTB write hits
system.cpu12.dtb.write_misses                   52971                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                316022                       # DTB write accesses
system.cpu12.dtb.data_hits                    1452580                       # DTB hits
system.cpu12.dtb.data_misses                    59822                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                1512402                       # DTB accesses
system.cpu12.itb.fetch_hits                    686323                       # ITB hits
system.cpu12.itb.fetch_misses                      74                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                686397                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7897869                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            11202                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      6777216                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    248655                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           234819                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     7791224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 37321                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        71533                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         1936                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  686323                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 258                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7894593                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.858463                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.216385                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                6656344     84.32%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  25517      0.32%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 245237      3.11%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  21113      0.27%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 251623      3.19%     91.20% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  42284      0.54%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  79265      1.00%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81296      1.03%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 491914      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7894593                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.031484                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.858107                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 184855                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             6862641                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  259675                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              497488                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                18401                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              66437                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 269                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              5964090                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1083                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                18401                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 301005                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               3164415                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        10678                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  562737                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             3765824                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              5818233                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 115                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              2103734                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1580354                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                65406                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           5138475                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             8555599                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        4538431                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         4017163                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             3733337                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                1405138                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              231                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          213                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3349754                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            1128737                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            446253                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          363830                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores         190667                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  5801488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               239                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 5573775                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            6060                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1769598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       785167                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7894593                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.706024                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.164694                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           4533180     57.42%     57.42% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           2211114     28.01%     85.43% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            686887      8.70%     94.13% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            201923      2.56%     96.69% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            113371      1.44%     98.12% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             56349      0.71%     98.84% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             33216      0.42%     99.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             19831      0.25%     99.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             38722      0.49%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7894593                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  2551      4.92%      4.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      4.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      4.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      4.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult               8236     15.87%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     20.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                40198     77.47%     98.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 902      1.74%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1493804     26.80%     26.80% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  6      0.00%     26.80% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     26.80% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           1713206     30.74%     57.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     57.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     57.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           852365     15.29%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.83% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1197856     21.49%     94.32% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            316534      5.68%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              5573775                       # Type of FU issued
system.cpu12.iq.rate                         0.705732                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     51887                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.009309                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         13370381                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         4708702                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2446931                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads           5729709                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          2862700                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      2860689                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2756685                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               2868973                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2738                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       571319                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       302098                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       191884                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                18401                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                939793                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              903766                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           5802687                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             109                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             1128737                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             446253                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              203                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                44450                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              754323                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           72                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          338                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                410                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             5571407                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1196380                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            2368                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                         960                       # number of nop insts executed
system.cpu12.iew.exec_refs                    1512402                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 224281                       # Number of branches executed
system.cpu12.iew.exec_stores                   316022                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.705432                       # Inst execution rate
system.cpu12.iew.wb_sent                      5367852                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     5307620                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 4332654                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 5634045                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.672032                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.769013                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts       1769811                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             340                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      7591901                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.531172                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.236248                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      5456202     71.87%     71.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1314176     17.31%     89.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       480532      6.33%     95.51% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       131037      1.73%     97.23% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        12133      0.16%     97.39% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        76667      1.01%     98.40% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         8561      0.11%     98.52% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        19721      0.26%     98.78% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        92872      1.22%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      7591901                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            4032607                       # Number of instructions committed
system.cpu12.commit.committedOps              4032607                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       701573                       # Number of memory references committed
system.cpu12.commit.loads                      557418                       # Number of loads committed
system.cpu12.commit.membars                        22                       # Number of memory barriers committed
system.cpu12.commit.branches                   187615                       # Number of branches committed
system.cpu12.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 1475114                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              65852                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          482      0.01%      0.01% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         765506     18.98%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      1712765     42.47%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       852257     21.13%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        557440     13.82%     96.43% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       144155      3.57%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         4032607                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               92872                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   13067525                       # The number of ROB reads
system.cpu12.rob.rob_writes                  11835976                       # The number of ROB writes
system.cpu12.timesIdled                            79                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          3276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     761998                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   4032129                       # Number of Instructions Simulated
system.cpu12.committedOps                     4032129                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.958734                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.958734                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.510534                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.510534                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                4049843                       # number of integer regfile reads
system.cpu12.int_regfile_writes               1982619                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 4016096                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                2835916                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   351                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           58041                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.112424                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1025494                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           58103                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           17.649588                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       753983586                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.112424                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.923632                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.923632                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         2359141                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        2359141                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       929573                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        929573                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        95851                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        95851                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           28                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           19                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1025424                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1025424                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1025424                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1025424                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        76691                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        76691                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        48277                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        48277                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            4                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            7                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       124968                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       124968                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       124968                       # number of overall misses
system.cpu12.dcache.overall_misses::total       124968                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   6320793987                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   6320793987                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   6503220797                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   6503220797                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        27864                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        27864                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        41796                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        41796                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  12824014784                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  12824014784                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  12824014784                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  12824014784                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1006264                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1006264                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       144128                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       144128                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1150392                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1150392                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1150392                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1150392                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.076214                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.076214                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.334959                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.334959                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.108631                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.108631                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.108631                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.108631                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 82418.979893                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 82418.979893                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 134706.398430                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 134706.398430                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         6966                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  5970.857143                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  5970.857143                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 102618.388579                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 102618.388579                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 102618.388579                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 102618.388579                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       260809                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          136                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           11741                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             6                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    22.213525                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    22.666667                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        56011                       # number of writebacks
system.cpu12.dcache.writebacks::total           56011                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        51292                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        51292                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        15415                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        15415                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        66707                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        66707                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        66707                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        66707                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        25399                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        25399                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        32862                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        32862                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        58261                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        58261                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        58261                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        58261                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   2740350096                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   2740350096                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   3974472060                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   3974472060                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   6714822156                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   6714822156                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   6714822156                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   6714822156                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.025241                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.025241                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.228006                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.228006                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.050644                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.050644                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.050644                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.050644                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 107892.046773                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 107892.046773                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 120944.314406                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 120944.314406                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         6579                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6579                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  4809.857143                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  4809.857143                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 115254.152109                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 115254.152109                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 115254.152109                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 115254.152109                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             106                       # number of replacements
system.cpu12.icache.tags.tagsinuse         340.296428                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            685776                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             495                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1385.406061                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   340.296428                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.664641                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.664641                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          386                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1373141                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1373141                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       685776                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        685776                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       685776                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         685776                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       685776                       # number of overall hits
system.cpu12.icache.overall_hits::total        685776                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          547                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          547                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          547                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          547                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          547                       # number of overall misses
system.cpu12.icache.overall_misses::total          547                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     16901838                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     16901838                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     16901838                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     16901838                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     16901838                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     16901838                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       686323                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       686323                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       686323                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       686323                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       686323                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       686323                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000797                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000797                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000797                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000797                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000797                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000797                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 30899.155393                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 30899.155393                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 30899.155393                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 30899.155393                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 30899.155393                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 30899.155393                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          106                       # number of writebacks
system.cpu12.icache.writebacks::total             106                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           52                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           52                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           52                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          495                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          495                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          495                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          495                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     12221847                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     12221847                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     12221847                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     12221847                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     12221847                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     12221847                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000721                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000721                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000721                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000721                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000721                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000721                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 24690.600000                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 24690.600000                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 24690.600000                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 24690.600000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 24690.600000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 24690.600000                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                240701                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          107875                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             467                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             170632                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                164474                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.391064                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 66206                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    1060839                       # DTB read hits
system.cpu13.dtb.read_misses                     6793                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                1067632                       # DTB read accesses
system.cpu13.dtb.write_hits                    250154                       # DTB write hits
system.cpu13.dtb.write_misses                   52108                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                302262                       # DTB write accesses
system.cpu13.dtb.data_hits                    1310993                       # DTB hits
system.cpu13.dtb.data_misses                    58901                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                1369894                       # DTB accesses
system.cpu13.itb.fetch_hits                    677870                       # ITB hits
system.cpu13.itb.fetch_misses                      70                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                677940                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        7786643                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10490                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      6676560                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    240701                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           230680                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     7685744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 36801                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        69314                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2018                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  677870                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 195                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          7785998                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.857509                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.214426                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                6564995     84.32%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  24467      0.31%     84.63% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 243508      3.13%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  19750      0.25%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 249951      3.21%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  41390      0.53%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  78721      1.01%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  78981      1.01%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 484235      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            7785998                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.030912                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.857438                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 181990                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             6771582                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  252606                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              492327                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                18179                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              66191                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 230                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              5870820                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 935                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                18179                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 296121                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               3159135                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         8973                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  552924                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             3681352                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              5727119                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  54                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              2096749                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1500840                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                65590                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           5069199                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             8431897                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        4414775                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         4017118                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             3673581                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                1395618                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              147                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          133                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3316709                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            1098050                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            433889                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads          356829                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores         164611                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  5710665                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               147                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 5376909                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            5961                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1757343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       801793                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      7785998                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.690587                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.139895                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           4483888     57.59%     57.59% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           2198583     28.24%     85.83% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            678580      8.72%     94.54% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            197498      2.54%     97.08% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             91154      1.17%     98.25% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             48515      0.62%     98.87% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             30895      0.40%     99.27% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             18969      0.24%     99.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             37916      0.49%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       7785998                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2575      9.12%      9.12% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      9.12% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      9.12% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      9.12% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      9.12% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      9.12% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult               8234     29.18%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     38.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                16787     59.48%     97.78% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 626      2.22%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1440594     26.79%     26.79% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  6      0.00%     26.79% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     26.79% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           1712133     31.84%     58.63% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     58.63% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     58.63% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           852353     15.85%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.49% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1069086     19.88%     94.37% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            302733      5.63%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              5376909                       # Type of FU issued
system.cpu13.iq.rate                         0.690530                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     28222                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.005249                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         12846470                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         4606626                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2347146                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads           5727529                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          2861591                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      2859605                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2537247                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               2867880                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           2956                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       567573                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       300155                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked        93441                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                18179                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                933792                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              911071                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           5711650                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             101                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             1098050                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             433889                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              129                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                44056                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              762298                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           55                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          247                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                302                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             5374714                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1067632                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2195                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                         838                       # number of nop insts executed
system.cpu13.iew.exec_refs                    1369894                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 217252                       # Number of branches executed
system.cpu13.iew.exec_stores                   302262                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.690248                       # Inst execution rate
system.cpu13.iew.wb_sent                      5266048                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     5206751                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 4262722                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 5554518                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.668677                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.767433                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts       1757589                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             246                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      7487235                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.528080                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.224166                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      5373849     71.77%     71.77% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1305637     17.44%     89.21% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       477144      6.37%     95.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       130634      1.74%     97.33% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        10448      0.14%     97.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        74686      1.00%     98.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         6314      0.08%     98.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        19255      0.26%     98.81% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        89268      1.19%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      7487235                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            3953862                       # Number of instructions committed
system.cpu13.commit.committedOps              3953862                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       664211                       # Number of memory references committed
system.cpu13.commit.loads                      530477                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.branches                   181139                       # Number of branches committed
system.cpu13.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 1396549                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              65780                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          397      0.01%      0.01% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         725275     18.34%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      1711718     43.29%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        530491     13.42%     96.62% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       133734      3.38%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         3953862                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               89268                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   12876978                       # The number of ROB reads
system.cpu13.rob.rob_writes                  11652325                       # The number of ROB writes
system.cpu13.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                           645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     873224                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   3953469                       # Number of Instructions Simulated
system.cpu13.committedOps                     3953469                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.969572                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.969572                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.507724                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.507724                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3813134                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1903777                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 4016044                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                2835877                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   157                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           51980                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          58.998313                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            996754                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           52042                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           19.152877                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       909280107                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    58.998313                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.921849                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.921849                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         2266548                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        2266548                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       906030                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        906030                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        90680                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        90680                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           16                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           15                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data       996710                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         996710                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data       996710                       # number of overall hits
system.cpu13.dcache.overall_hits::total        996710                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        67418                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        67418                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        43038                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        43038                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       110456                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       110456                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       110456                       # number of overall misses
system.cpu13.dcache.overall_misses::total       110456                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   6423134976                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   6423134976                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   5840150822                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   5840150822                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        16254                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  12263285798                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  12263285798                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  12263285798                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  12263285798                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       973448                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       973448                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1107166                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1107166                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1107166                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1107166                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.069257                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.069257                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.321856                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.321856                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.099765                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.099765                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.099765                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.099765                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 95273.294610                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 95273.294610                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 135697.542219                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 135697.542219                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         5418                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         5418                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 111024.170692                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 111024.170692                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 111024.170692                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 111024.170692                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       198502                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          122                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            7066                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             6                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    28.092556                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    20.333333                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        49593                       # number of writebacks
system.cpu13.dcache.writebacks::total           49593                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        47166                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        47166                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        11127                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        11127                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        58293                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        58293                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        58293                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        58293                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        20252                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        20252                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        31911                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        31911                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        52163                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        52163                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        52163                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        52163                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   2609145486                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   2609145486                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   3758070859                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   3758070859                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   6367216345                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   6367216345                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   6367216345                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   6367216345                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020804                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020804                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.238644                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.238644                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.047114                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.047114                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.047114                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.047114                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 128833.966324                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 128833.966324                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 117767.254520                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 117767.254520                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 122063.844967                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 122063.844967                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 122063.844967                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 122063.844967                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              47                       # number of replacements
system.cpu13.icache.tags.tagsinuse         304.296191                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            677426                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1685.139303                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   304.296191                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.594328                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.594328                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1356142                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1356142                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       677426                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        677426                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       677426                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         677426                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       677426                       # number of overall hits
system.cpu13.icache.overall_hits::total        677426                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          444                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          444                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          444                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          444                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          444                       # number of overall misses
system.cpu13.icache.overall_misses::total          444                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      8020188                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      8020188                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      8020188                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      8020188                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      8020188                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      8020188                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       677870                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       677870                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       677870                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       677870                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       677870                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       677870                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000655                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000655                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000655                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000655                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000655                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000655                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 18063.486486                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 18063.486486                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 18063.486486                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 18063.486486                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 18063.486486                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 18063.486486                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu13.icache.writebacks::total              47                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           42                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           42                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           42                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          402                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          402                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          402                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      6480702                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      6480702                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      6480702                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      6480702                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      6480702                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      6480702                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000593                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000593                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000593                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000593                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000593                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000593                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 16121.149254                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 16121.149254                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 16121.149254                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 16121.149254                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 16121.149254                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 16121.149254                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                245384                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          112288                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             536                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             174110                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                166488                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           95.622308                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 66284                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    1109214                       # DTB read hits
system.cpu14.dtb.read_misses                     6862                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                1116076                       # DTB read accesses
system.cpu14.dtb.write_hits                    255420                       # DTB write hits
system.cpu14.dtb.write_misses                   50935                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                306355                       # DTB write accesses
system.cpu14.dtb.data_hits                    1364634                       # DTB hits
system.cpu14.dtb.data_misses                    57797                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                1422431                       # DTB accesses
system.cpu14.itb.fetch_hits                    681434                       # ITB hits
system.cpu14.itb.fetch_misses                      84                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                681518                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        7865759                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            10846                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      6717917                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    245384                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           232773                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     7761955                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 36809                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        70421                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2474                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  681434                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 224                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          7864134                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.854248                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.210521                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                6634969     84.37%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  25016      0.32%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 244356      3.11%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  21322      0.27%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 251301      3.20%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  41507      0.53%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  79060      1.01%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  79700      1.01%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 486903      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            7864134                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.031196                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.854071                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 184170                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             6840527                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  254594                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              496264                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                18158                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              66312                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 254                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              5914474                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1059                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                18158                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 299166                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               3180828                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         8651                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  557652                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             3729258                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              5770965                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 150                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              2097660                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1552893                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                60511                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           5101648                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             8488681                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        4471469                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         4017207                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             3711373                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                1390275                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              180                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          166                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3335838                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            1112293                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            438956                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads          359739                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores         156724                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  5754321                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               189                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 5458274                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            6050                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1750649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       791066                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      7864134                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.694072                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.146379                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           4533378     57.65%     57.65% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           2206475     28.06%     85.70% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            684445      8.70%     94.41% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            199716      2.54%     96.95% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4             99868      1.27%     98.22% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             51667      0.66%     98.87% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             31774      0.40%     99.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             19178      0.24%     99.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             37633      0.48%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       7864134                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  2191      6.08%      6.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      6.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      6.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      6.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      6.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      6.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult               8237     22.86%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     28.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                24893     69.07%     98.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 719      2.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1468265     26.90%     26.90% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  6      0.00%     26.90% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     26.90% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           1713209     31.39%     58.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     58.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     58.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           852365     15.62%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.90% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            1117586     20.48%     94.38% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            306839      5.62%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              5458274                       # Type of FU issued
system.cpu14.iq.rate                         0.693928                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     36040                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.006603                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         13093052                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         4642464                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2395108                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads           5729720                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          2862764                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      2860689                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2625333                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               2868977                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2654                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       565196                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       298955                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       129055                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                18158                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                938228                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              926272                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           5755400                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             106                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             1112293                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             438956                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              162                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                44242                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              777192                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           60                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          299                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                359                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             5455946                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             1116076                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2328                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                         890                       # number of nop insts executed
system.cpu14.iew.exec_refs                    1422431                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 221597                       # Number of branches executed
system.cpu14.iew.exec_stores                   306355                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.693632                       # Inst execution rate
system.cpu14.iew.wb_sent                      5313999                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     5255797                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 4294099                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 5588495                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.668187                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.768382                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts       1750094                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             290                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      7565147                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.529309                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.230924                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      5438071     71.88%     71.88% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1310254     17.32%     89.20% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       479301      6.34%     95.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       130568      1.73%     97.26% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        11343      0.15%     97.41% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        76590      1.01%     98.43% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         8511      0.11%     98.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        19717      0.26%     98.80% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        90792      1.20%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      7565147                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            4004303                       # Number of instructions committed
system.cpu14.commit.committedOps              4004303                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       687098                       # Number of memory references committed
system.cpu14.commit.loads                      547097                       # Number of loads committed
system.cpu14.commit.membars                        20                       # Number of memory barriers committed
system.cpu14.commit.branches                   185451                       # Number of branches committed
system.cpu14.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 1446871                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              65823                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          446      0.01%      0.01% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         751715     18.77%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      1712765     42.77%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       852257     21.28%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        547117     13.66%     96.50% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       140001      3.50%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         4004303                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               90792                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   12997300                       # The number of ROB reads
system.cpu14.rob.rob_writes                  11737337                       # The number of ROB writes
system.cpu14.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     794108                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   4003861                       # Number of Instructions Simulated
system.cpu14.committedOps                     4003861                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.964543                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.964543                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.509024                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.509024                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3911331                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1941399                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 4016098                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                2835916                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   283                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           54818                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          58.879928                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1011887                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           54880                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.438174                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       788115825                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    58.879928                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.919999                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.919999                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         2309957                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        2309957                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       916190                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        916190                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        95633                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        95633                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           25                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           19                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1011823                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1011823                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1011823                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1011823                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        71269                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        71269                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        44344                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        44344                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       115613                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       115613                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       115613                       # number of overall misses
system.cpu14.dcache.overall_misses::total       115613                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   6237302994                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   6237302994                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   6459982385                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   6459982385                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        15093                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        31347                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        31347                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  12697285379                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  12697285379                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  12697285379                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  12697285379                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data       987459                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       987459                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       139977                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       139977                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      1127436                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1127436                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      1127436                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1127436                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.072174                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.072174                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.316795                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.316795                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.102545                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.102545                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.102545                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.102545                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 87517.756584                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 87517.756584                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 145678.837836                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 145678.837836                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  6269.400000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  6269.400000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 109825.758167                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 109825.758167                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 109825.758167                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 109825.758167                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       215668                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           74                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            8576                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    25.147854                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           37                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        52516                       # number of writebacks
system.cpu14.dcache.writebacks::total           52516                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        48439                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        48439                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        12171                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        12171                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        60610                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        60610                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        60610                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        60610                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        22830                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        22830                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        32173                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        32173                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        55003                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        55003                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        55003                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        55003                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   2666155230                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   2666155230                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   3890535749                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   3890535749                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        25542                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        25542                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   6556690979                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   6556690979                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   6556690979                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   6556690979                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.023120                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.023120                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.229845                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.229845                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.048786                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.048786                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.048786                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.048786                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 116782.971091                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 116782.971091                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 120925.488733                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 120925.488733                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  5108.400000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  5108.400000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 119206.061106                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 119206.061106                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 119206.061106                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 119206.061106                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              86                       # number of replacements
system.cpu14.icache.tags.tagsinuse         326.154307                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            680928                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             464                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1467.517241                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   326.154307                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.637020                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.637020                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1363332                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1363332                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       680928                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        680928                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       680928                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         680928                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       680928                       # number of overall hits
system.cpu14.icache.overall_hits::total        680928                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          506                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          506                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          506                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          506                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          506                       # number of overall misses
system.cpu14.icache.overall_misses::total          506                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     10750860                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     10750860                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     10750860                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     10750860                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     10750860                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     10750860                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       681434                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       681434                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       681434                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       681434                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       681434                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       681434                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000743                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000743                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000743                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000743                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000743                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000743                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 21246.758893                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 21246.758893                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 21246.758893                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 21246.758893                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 21246.758893                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 21246.758893                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu14.icache.writebacks::total              86                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           42                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           42                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           42                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          464                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          464                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          464                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          464                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          464                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      8245422                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      8245422                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      8245422                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      8245422                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      8245422                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      8245422                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000681                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000681                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000681                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000681                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000681                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000681                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 17770.306034                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 17770.306034                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 17770.306034                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 17770.306034                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 17770.306034                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 17770.306034                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                252508                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          118979                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             554                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             179398                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                170214                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.880656                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 66494                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            90                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             89                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    1094563                       # DTB read hits
system.cpu15.dtb.read_misses                     6711                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                1101274                       # DTB read accesses
system.cpu15.dtb.write_hits                    260887                       # DTB write hits
system.cpu15.dtb.write_misses                   52110                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                312997                       # DTB write accesses
system.cpu15.dtb.data_hits                    1355450                       # DTB hits
system.cpu15.dtb.data_misses                    58821                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                1414271                       # DTB accesses
system.cpu15.itb.fetch_hits                    689278                       # ITB hits
system.cpu15.itb.fetch_misses                      68                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                689346                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7861738                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11089                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      6800792                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    252508                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           236709                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     7760384                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 37005                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        68224                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2068                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  689278                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 222                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7860301                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.865208                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.224058                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                6619244     84.21%     84.21% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  24820      0.32%     84.53% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 245034      3.12%     87.64% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  21669      0.28%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 251231      3.20%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  41953      0.53%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  79273      1.01%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  86046      1.09%     93.75% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 491031      6.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7860301                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.032119                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.865049                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 184759                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             6828758                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  262877                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              497426                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                18257                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              66442                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 255                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              5992400                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1039                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                18257                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 301203                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               3146152                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        12458                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  566211                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             3747796                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              5847892                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  58                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              2081136                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1550100                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                83761                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           5153579                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             8585779                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        4568524                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         4017250                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             3757046                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                1396533                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              258                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          244                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3349289                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            1131143                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            444389                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads          364132                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores         179515                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  5831000                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               260                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 5507907                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            6048                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1759059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       778240                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7860301                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.700725                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.162754                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           4518846     57.49%     57.49% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           2209097     28.10%     85.59% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            689353      8.77%     94.36% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            202243      2.57%     96.94% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             92158      1.17%     98.11% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             51443      0.65%     98.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             33714      0.43%     99.19% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             22332      0.28%     99.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             41115      0.52%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7860301                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  2585      9.41%      9.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      9.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      9.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%      9.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      9.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      9.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult               8239     29.99%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     39.40% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                16024     58.32%     97.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 626      2.28%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1521804     27.63%     27.63% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  6      0.00%     27.63% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     27.63% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           1717467     31.18%     58.81% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     58.81% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     58.81% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           852377     15.48%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.29% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            1102739     20.02%     94.31% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            313510      5.69%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              5507907                       # Type of FU issued
system.cpu15.iq.rate                         0.700597                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     27474                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.004988                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         13171371                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         4723233                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2475640                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads           5738266                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          2867155                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      2864957                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2662126                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               2873251                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2805                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       567590                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       300253                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked        93057                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                18257                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                895400                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              938824                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           5832214                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             109                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             1131143                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             444389                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              233                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                43466                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              790966                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           72                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          304                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                376                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             5505585                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             1101274                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2322                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                         954                       # number of nop insts executed
system.cpu15.iew.exec_refs                    1414271                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 228196                       # Number of branches executed
system.cpu15.iew.exec_stores                   312997                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.700301                       # Inst execution rate
system.cpu15.iew.wb_sent                      5399865                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     5340597                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 4349097                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 5653847                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.679315                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.769228                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts       1758990                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             309                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      7562440                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.538540                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.249366                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      5420412     71.68%     71.68% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1313651     17.37%     89.05% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       480070      6.35%     95.39% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       132567      1.75%     97.15% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        11460      0.15%     97.30% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        79139      1.05%     98.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        10931      0.14%     98.49% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        19613      0.26%     98.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        94597      1.25%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      7562440                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            4072680                       # Number of instructions committed
system.cpu15.commit.committedOps              4072680                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       707689                       # Number of memory references committed
system.cpu15.commit.loads                      563553                       # Number of loads committed
system.cpu15.commit.membars                        20                       # Number of memory barriers committed
system.cpu15.commit.branches                   191708                       # Number of branches committed
system.cpu15.commit.fp_insts                  2864173                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 1515146                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              65875                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          483      0.01%      0.01% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         795333     19.53%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      1716884     42.16%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       852269     20.93%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        563573     13.84%     96.46% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       144136      3.54%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         4072680                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               94597                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   13066995                       # The number of ROB reads
system.cpu15.rob.rob_writes                  11892958                       # The number of ROB writes
system.cpu15.timesIdled                            55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     798129                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   4072201                       # Number of Instructions Simulated
system.cpu15.committedOps                     4072201                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.930587                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.930587                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.517977                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.517977                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                3987155                       # number of integer regfile reads
system.cpu15.int_regfile_writes               2001510                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 4016152                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                2835955                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   323                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           54207                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          58.859172                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1035007                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           54269                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           19.071791                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       806251806                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    58.859172                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.919675                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.919675                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         2358264                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        2358264                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       939002                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        939002                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        95941                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        95941                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           25                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           18                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1034943                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1034943                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1034943                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1034943                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        68769                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        68769                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        48171                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        48171                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            6                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       116940                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       116940                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       116940                       # number of overall misses
system.cpu15.dcache.overall_misses::total       116940                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   5600716245                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   5600716245                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   7228731683                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   7228731683                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        12771                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  12829447928                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  12829447928                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  12829447928                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  12829447928                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1007771                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1007771                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       144112                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       144112                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      1151883                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1151883                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      1151883                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1151883                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.068239                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.068239                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.334261                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.334261                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.101521                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.101521                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.101521                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.101521                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 81442.455830                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 81442.455830                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 150063.973822                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 150063.973822                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 109709.662459                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 109709.662459                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 109709.662459                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 109709.662459                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       184534                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets           38                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            7283                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    25.337636                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    12.666667                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        52856                       # number of writebacks
system.cpu15.dcache.writebacks::total           52856                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        46679                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        46679                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        15844                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        15844                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        62523                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        62523                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        62523                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        62523                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        22090                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        22090                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        32327                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        32327                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        54417                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        54417                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        54417                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        54417                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   2450173239                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   2450173239                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   3934726436                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   3934726436                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   6384899675                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   6384899675                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   6384899675                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   6384899675                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021920                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021920                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.224319                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.224319                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.047242                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.047242                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.047242                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.047242                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 110917.756406                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 110917.756406                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 121716.411545                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 121716.411545                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 117332.812816                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 117332.812816                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 117332.812816                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 117332.812816                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              85                       # number of replacements
system.cpu15.icache.tags.tagsinuse         324.077843                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            688771                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             461                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1494.080260                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   324.077843                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.632965                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.632965                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1379017                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1379017                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       688771                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        688771                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       688771                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         688771                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       688771                       # number of overall hits
system.cpu15.icache.overall_hits::total        688771                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          507                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          507                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          507                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          507                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          507                       # number of overall misses
system.cpu15.icache.overall_misses::total          507                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     11310462                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     11310462                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     11310462                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     11310462                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     11310462                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     11310462                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       689278                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       689278                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       689278                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       689278                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       689278                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       689278                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000736                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000736                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000736                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000736                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000736                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000736                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 22308.603550                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 22308.603550                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 22308.603550                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 22308.603550                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 22308.603550                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 22308.603550                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu15.icache.writebacks::total              85                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           46                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           46                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           46                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          461                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          461                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          461                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          461                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      8277930                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      8277930                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      8277930                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      8277930                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      8277930                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      8277930                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000669                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000669                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000669                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000669                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 17956.464208                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 17956.464208                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 17956.464208                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 17956.464208                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 17956.464208                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 17956.464208                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     52008                       # number of replacements
system.l2.tags.tagsinuse                 20761.584934                       # Cycle average of tags in use
system.l2.tags.total_refs                     1165019                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     84339                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.813526                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                8633741670                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17772.984578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      970.076679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      337.508569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst      105.660360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      125.133183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        6.602554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data       39.252202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.813035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data       78.363635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.170140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       57.802640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.334420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      165.986227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.206561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       62.285853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.675968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      148.367279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.247961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      112.054501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.025588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data      136.460199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.114990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       98.579118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       80.615434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        9.634983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       94.658293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.036377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data      172.342058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.030419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data      123.780429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.424394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       59.356309                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.542388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.029604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.010300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.003819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.001198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.002391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.001764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.005065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.001901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.004528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.003420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.004164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.003008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.002460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.002889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.005259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.003777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.001811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.633593                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2596                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        18834                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10790                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986664                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14830684                       # Number of tag accesses
system.l2.tags.data_accesses                 14830684                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       851559                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           851559                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6566                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6566                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            30788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            28347                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            28301                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            28313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            28620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            28278                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            28357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            28264                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            28718                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            28353                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            28291                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            28242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            28697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            28269                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            28278                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            28211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                456327                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5661                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           437                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           440                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           386                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           451                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           389                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           447                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11807                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data        28468                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        18532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        21125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        19094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        24267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        18199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        21454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        19186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        27747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        18673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        20853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        19325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        23716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        18134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        20915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        20980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            340668                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5661                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               59256                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 286                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               46879                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 381                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               49426                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 437                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               47407                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 381                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               52887                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 440                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               46477                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 377                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               49811                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 442                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               47450                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               56465                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 445                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               47026                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 386                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               49144                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 451                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               47567                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 459                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               52413                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 389                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               46403                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 447                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               49193                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 442                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               49191                       # number of demand (read+write) hits
system.l2.demand_hits::total                   808802                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5661                       # number of overall hits
system.l2.overall_hits::cpu00.data              59256                       # number of overall hits
system.l2.overall_hits::cpu01.inst                286                       # number of overall hits
system.l2.overall_hits::cpu01.data              46879                       # number of overall hits
system.l2.overall_hits::cpu02.inst                381                       # number of overall hits
system.l2.overall_hits::cpu02.data              49426                       # number of overall hits
system.l2.overall_hits::cpu03.inst                437                       # number of overall hits
system.l2.overall_hits::cpu03.data              47407                       # number of overall hits
system.l2.overall_hits::cpu04.inst                381                       # number of overall hits
system.l2.overall_hits::cpu04.data              52887                       # number of overall hits
system.l2.overall_hits::cpu05.inst                440                       # number of overall hits
system.l2.overall_hits::cpu05.data              46477                       # number of overall hits
system.l2.overall_hits::cpu06.inst                377                       # number of overall hits
system.l2.overall_hits::cpu06.data              49811                       # number of overall hits
system.l2.overall_hits::cpu07.inst                442                       # number of overall hits
system.l2.overall_hits::cpu07.data              47450                       # number of overall hits
system.l2.overall_hits::cpu08.inst                383                       # number of overall hits
system.l2.overall_hits::cpu08.data              56465                       # number of overall hits
system.l2.overall_hits::cpu09.inst                445                       # number of overall hits
system.l2.overall_hits::cpu09.data              47026                       # number of overall hits
system.l2.overall_hits::cpu10.inst                386                       # number of overall hits
system.l2.overall_hits::cpu10.data              49144                       # number of overall hits
system.l2.overall_hits::cpu11.inst                451                       # number of overall hits
system.l2.overall_hits::cpu11.data              47567                       # number of overall hits
system.l2.overall_hits::cpu12.inst                459                       # number of overall hits
system.l2.overall_hits::cpu12.data              52413                       # number of overall hits
system.l2.overall_hits::cpu13.inst                389                       # number of overall hits
system.l2.overall_hits::cpu13.data              46403                       # number of overall hits
system.l2.overall_hits::cpu14.inst                447                       # number of overall hits
system.l2.overall_hits::cpu14.data              49193                       # number of overall hits
system.l2.overall_hits::cpu15.inst                442                       # number of overall hits
system.l2.overall_hits::cpu15.data              49191                       # number of overall hits
system.l2.overall_hits::total                  808802                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 28                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           8207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data           3506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data           3735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data           3502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data           3998                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data           3481                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data           3710                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data           3514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data           4254                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data           3496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data           3753                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data           3506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data           4039                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data           3529                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data           3761                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data           3984                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63975                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          194                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2498                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data         1454                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data         1325                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data          524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data          987                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data          631                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data         1872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data          709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data         1324                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data         1178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data         1597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data          824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data          854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data         1201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data         1858                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data         1327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data          849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18514                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2023                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              9661                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               194                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              4831                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              4259                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              4489                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              4629                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              5353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              4419                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              4838                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              5432                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                13                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              5093                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              4577                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              4360                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              5240                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                13                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              5387                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              5088                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              4833                       # number of demand (read+write) misses
system.l2.demand_misses::total                  84987                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2023                       # number of overall misses
system.l2.overall_misses::cpu00.data             9661                       # number of overall misses
system.l2.overall_misses::cpu01.inst              194                       # number of overall misses
system.l2.overall_misses::cpu01.data             4831                       # number of overall misses
system.l2.overall_misses::cpu02.inst               36                       # number of overall misses
system.l2.overall_misses::cpu02.data             4259                       # number of overall misses
system.l2.overall_misses::cpu03.inst               21                       # number of overall misses
system.l2.overall_misses::cpu03.data             4489                       # number of overall misses
system.l2.overall_misses::cpu04.inst               21                       # number of overall misses
system.l2.overall_misses::cpu04.data             4629                       # number of overall misses
system.l2.overall_misses::cpu05.inst               19                       # number of overall misses
system.l2.overall_misses::cpu05.data             5353                       # number of overall misses
system.l2.overall_misses::cpu06.inst               25                       # number of overall misses
system.l2.overall_misses::cpu06.data             4419                       # number of overall misses
system.l2.overall_misses::cpu07.inst               18                       # number of overall misses
system.l2.overall_misses::cpu07.data             4838                       # number of overall misses
system.l2.overall_misses::cpu08.inst               19                       # number of overall misses
system.l2.overall_misses::cpu08.data             5432                       # number of overall misses
system.l2.overall_misses::cpu09.inst               13                       # number of overall misses
system.l2.overall_misses::cpu09.data             5093                       # number of overall misses
system.l2.overall_misses::cpu10.inst               17                       # number of overall misses
system.l2.overall_misses::cpu10.data             4577                       # number of overall misses
system.l2.overall_misses::cpu11.inst                7                       # number of overall misses
system.l2.overall_misses::cpu11.data             4360                       # number of overall misses
system.l2.overall_misses::cpu12.inst               36                       # number of overall misses
system.l2.overall_misses::cpu12.data             5240                       # number of overall misses
system.l2.overall_misses::cpu13.inst               13                       # number of overall misses
system.l2.overall_misses::cpu13.data             5387                       # number of overall misses
system.l2.overall_misses::cpu14.inst               17                       # number of overall misses
system.l2.overall_misses::cpu14.data             5088                       # number of overall misses
system.l2.overall_misses::cpu15.inst               19                       # number of overall misses
system.l2.overall_misses::cpu15.data             4833                       # number of overall misses
system.l2.overall_misses::total                 84987                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        13932                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        27864                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        27864                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        27864                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       379647                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1773963989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data    759585434                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data    808859647                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data    758841429                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data    866242044                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data    754262998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data    803836765                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data    761476700                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data    921290429                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data    757092768                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data    813026530                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data    759518206                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data    874892050                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data    761056793                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data    815124586                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data    863396805                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13852467173                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    436582440                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     41591664                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      6640920                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      3445490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      3493449                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      3056913                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      3995001                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      2878119                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      3023244                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      2039877                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      2303424                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      1102950                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      6862671                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      1930743                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      2709006                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      3391281                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    525047192                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    314717793                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data    286266594                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data    112830155                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data    212940171                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data    136184139                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data    404413648                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data    153216009                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data    285877674                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data    254550411                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data    344909082                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data    177780334                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data    184510502                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data    259468407                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data    401436422                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data    286440759                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data    183353247                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3998895347                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    436582440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   2088681782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     41591664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   1045852028                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      6640920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data    921689802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      3445490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data    971781600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      3493449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   1002426183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      3056913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   1158676646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      3995001                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data    957052774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      2878119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   1047354374                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      3023244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   1175840840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      2039877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   1102001850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      2303424                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data    990806864                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      1102950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data    944028708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      6862671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   1134360457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      1930743                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   1162493215                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      2709006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   1101565345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      3391281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   1046750052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18376409712                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    436582440                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   2088681782                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     41591664                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   1045852028                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      6640920                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data    921689802                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      3445490                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data    971781600                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      3493449                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   1002426183                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      3056913                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   1158676646                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      3995001                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data    957052774                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      2878119                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   1047354374                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      3023244                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   1175840840                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      2039877                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   1102001850                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      2303424                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data    990806864                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      1102950                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data    944028708                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      6862671                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   1134360457                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      1930743                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   1162493215                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      2709006                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   1101565345                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      3391281                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   1046750052                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18376409712                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       851559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       851559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6566                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6566                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               33                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        38995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        31853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        32036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        31815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        32618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        31759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        32067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        31778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        32972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        31849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        32044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        31748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        32736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        31798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        32039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        32195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            520302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data        29922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        19857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        21649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        20081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        24898                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        20071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        22163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        20510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data        28925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        20270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        21677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data        20179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data        24917                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        19992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        22242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data        21829                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        359182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7684                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           68917                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             480                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           51710                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             417                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           53685                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           51896                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           57516                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             459                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           51830                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           54230                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             460                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           52288                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           61897                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           52119                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           53721                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           51927                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             495                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           57653                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           51790                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             464                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           54281                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             461                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           54024                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               893789                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7684                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          68917                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            480                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          51710                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            417                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          53685                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          51896                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          57516                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            459                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          51830                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          54230                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            460                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          52288                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          61897                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          52119                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          53721                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          51927                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            495                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          57653                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          51790                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            464                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          54281                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            461                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          54024                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              893789                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.848485                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.210463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.110068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.116588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.110074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.122570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.109607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.115695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.110580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.129019                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.109768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.117120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.110432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.123381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.110982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.117388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.123746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.122957                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.263274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.404167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.086331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.045852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.052239                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.041394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.062189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.039130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.047264                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.028384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.042184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.015284                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.072727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.032338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.036638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.041215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.174624                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.048593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.066727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.024204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.049151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.025343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.093269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.031990                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.064554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.040726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.078786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.038013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.042321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.048200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.092937                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.059662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.038893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.051545                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.263274                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.140183                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.404167                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.093425                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.086331                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.079333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.045852                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.086500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.052239                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.080482                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.041394                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.103280                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.062189                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.081486                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.039130                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.092526                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.047264                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.087759                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.028384                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.097719                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.042184                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.085199                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.015284                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.083964                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.072727                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.090889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.032338                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.104016                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.036638                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.093734                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.041215                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.089460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095086                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.263274                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.140183                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.404167                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.093425                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.086331                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.079333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.045852                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.086500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.052239                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.080482                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.041394                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.103280                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.062189                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.081486                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.039130                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.092526                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.047264                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.087759                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.028384                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.097719                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.042184                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.085199                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.015284                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.083964                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.072727                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.090889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.032338                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.104016                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.036638                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.093734                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.041215                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.089460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095086                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  7546.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13558.821429                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216152.551359                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 216653.004564                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 216562.154485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 216688.015134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 216668.845423                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 216679.976444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 216667.591644                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 216697.979511                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 216570.387635                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 216559.716247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 216633.767653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 216633.829435                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 216611.054717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 215657.918107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 216730.812550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 216716.065512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216529.381368                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215809.411765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 214390.020619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst       184470                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 164070.952381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 166354.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 160890.157895                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 159800.040000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 159895.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 159118.105263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 156913.615385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 135495.529412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 157564.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 190629.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 148518.692308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 159353.294118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 178488.473684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 210187.026421                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216449.651307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 216050.259623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 215324.723282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 215744.854103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 215822.724247                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 216032.931624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216101.564175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 215919.693353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 216086.936333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 215973.125861                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 215752.832524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 216054.451991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 216043.636137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 216058.354144                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 215855.884702                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 215963.777385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 215993.051042                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215809.411765                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216197.265500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 214390.020619                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 216487.689505                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst       184470                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 216409.908899                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 164070.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 216480.641568                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 166354.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 216553.506805                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 160890.157895                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 216453.698113                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 159800.040000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 216576.776194                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 159895.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 216484.988425                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 159118.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 216465.544919                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 156913.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 216375.780483                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 135495.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 216475.172384                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 157564.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 216520.345872                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 190629.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 216481.003244                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 148518.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 215796.030258                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 159353.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 216502.622838                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 178488.473684                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 216583.913097                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 216226.125313                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215809.411765                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216197.265500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 214390.020619                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 216487.689505                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst       184470                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 216409.908899                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 164070.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 216480.641568                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 166354.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 216553.506805                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 160890.157895                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 216453.698113                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 159800.040000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 216576.776194                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 159895.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 216484.988425                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 159118.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 216465.544919                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 156913.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 216375.780483                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 135495.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 216475.172384                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 157564.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 216520.345872                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 190629.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 216481.003244                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 148518.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 215796.030258                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 159353.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 216502.622838                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 178488.473684                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 216583.913097                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 216226.125313                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              46268                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              951                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5207                       # number of cycles access was blocked
system.l2.blocked::no_targets                      11                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.885731                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    86.454545                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                42030                       # number of writebacks
system.l2.writebacks::total                     42030                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           226                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           52                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 278                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                278                       # number of overall MSHR hits
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            28                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         8207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data         3506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data         3735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data         3502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data         3998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data         3481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data         3710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data         3514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data         4254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data         3496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data         3753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data         3506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data         4039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data         3529                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data         3761                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data         3984                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63975                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2272                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data         1452                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data         1322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data          520                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data          983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data          627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data         1868                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data          707                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data         1321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data         1177                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data         1591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data          820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data          851                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data         1198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data         1854                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data         1324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data          847                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18462                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         9659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         4828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         4255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         4485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         4625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         5349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         4417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         4835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         5431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         5087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         4573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         4357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         5237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         5383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         5085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         4831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             84709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         9659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         4828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         4255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         4485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         4625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         5349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         4417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         4835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         5431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         5087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         4573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         4357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         5237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         5383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         5085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         4831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            84709                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        12746                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        24769                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        11203                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        23748                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        24032                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        23642                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        11775                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        21958                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        23822                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        24024                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        23286                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        23660                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        21692                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        23120                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        23878                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        12183                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       329538                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        12266                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        12160                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        24426                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1749778391                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data    749291339                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data    797862799                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data    748544485                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data    854433327                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data    744029022                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data    792900423                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data    751117784                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data    908749396                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data    746803986                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data    801953739                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data    749205707                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data    862990229                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data    750671639                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data    804066406                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data    851669295                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13664067967                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    429329966                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     39863075                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      2780329                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst       851575                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       639229                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       851932                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1071350                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      1079880                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      1065425                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst       213165                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst       425988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      4268508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst       213049                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       213358                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      1702754                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    484569583                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    310092299                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data    282032325                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data    110917045                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data    209550814                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data    133683791                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data    398388866                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data    150826172                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data    281647647                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data    250960341                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data    339358775                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data    175028992                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data    181437194                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data    255465731                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data    395410820                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data    282243096                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data    180625803                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3937669711                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    429329966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   2059870690                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     39863075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   1031323664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      2780329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data    908779844                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       851575                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data    958095299                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       639229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data    988117118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       851932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   1142417888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1071350                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data    943726595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1079880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   1032765431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      1065425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   1159709737                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       213165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   1086162761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       425988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data    976982731                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data    930642901                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      4268508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   1118455960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       213049                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   1146082459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       213358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   1086309502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      1702754                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   1032295098                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18086307261                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    429329966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   2059870690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     39863075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   1031323664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      2780329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data    908779844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       851575                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data    958095299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       639229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data    988117118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       851932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   1142417888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1071350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data    943726595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1079880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   1032765431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      1065425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   1159709737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       213165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   1086162761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       425988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data    976982731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data    930642901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      4268508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   1118455960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       213049                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   1146082459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       213358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   1086309502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      1702754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   1032295098                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18086307261                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.848485                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.210463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.110068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.116588                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.110074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.122570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.109607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.115695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.110580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.129019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.109768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.117120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.110432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.123381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.110982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.117388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.123746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.122957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.261973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.389583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.031175                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.008734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.007463                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.008715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.012438                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.010870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.012438                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.002183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.004963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.040404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.002488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.002155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.017354                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.158826                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.048526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.066576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.024020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.048952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.025183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.093070                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.031900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.064408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.040691                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.078490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.037828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.042173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.048080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.092737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.059527                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.038802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.051400                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.261973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.140154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.389583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.093367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.031175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.079259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.008734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.086423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.007463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.080412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.008715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.103203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.012438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.081449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.010870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.092469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.012438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.087743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.002183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.097604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.004963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.085125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.083906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.040404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.090837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.002488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.103939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.002155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.093679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.017354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.089423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.094775                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.261973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.140154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.389583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.093367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.031175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.079259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.008734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.086423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.007463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.080412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.008715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.103203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.012438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.081449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.010870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.092469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.012438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.087743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.002183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.097604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.004963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.085125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.083906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.040404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.090837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.002488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.103939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.002155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.093679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.017354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.089423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094775                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        12746                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12384.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        11203                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        11874                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        12016                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        11821                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        11775                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data        10979                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        11911                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        12012                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        11643                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        11830                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        10846                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        11560                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        11939                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        12183                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 11769.214286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        12266                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        12160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        12213                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213205.603875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 213716.867941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 213617.884605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 213747.711308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 213715.189345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 213740.023556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 213719.790566                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 213750.080820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 213622.330983                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 213616.700801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 213683.383693                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 213692.443525                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 213664.330032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 212715.114480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 213790.589205                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 213772.413404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213584.493427                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213278.671634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213171.524064                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 213871.461538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 212893.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 213076.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       212983                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst       214270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       215976                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst       213085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst       213165                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst       212994                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 213425.400000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst       213049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst       213358                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 212844.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213278.865757                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213562.189394                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 213337.613464                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 213302.009615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 213174.785351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213211.787879                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 213270.270878                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 213332.633663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213207.908403                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213220.340697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 213299.041483                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 213449.990244                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 213204.693302                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 213243.515025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 213274.444444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 213174.543807                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213253.604486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213285.110551                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213278.671634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213259.207993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213171.524064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 213613.020713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 213871.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 213579.281786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 212893.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 213622.140245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 213076.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 213646.944432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       212983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 213575.974575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst       214270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 213657.820919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       215976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 213601.950569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst       213085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 213535.212116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst       213165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 213517.350305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst       212994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 213641.533129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 213597.177186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 213425.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 213568.065686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst       213049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 212907.757570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst       213358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 213630.187217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 212844.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 213681.452701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213511.046772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213278.671634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213259.207993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213171.524064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 213613.020713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 213871.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 213579.281786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 212893.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 213622.140245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 213076.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 213646.944432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       212983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 213575.974575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst       214270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 213657.820919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       215976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 213601.950569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst       213085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 213535.212116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst       213165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 213517.350305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst       212994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 213641.533129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 213597.177186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 213425.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 213568.065686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst       213049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 212907.757570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst       213358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 213630.187217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 212844.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 213681.452701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213511.046772                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              20733                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42030                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9149                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              441                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             75                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63914                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20734                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       220984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 220984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8106944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8106944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              425                       # Total snoops (count)
system.membus.snoop_fanout::samples            154724                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  154724    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              154724                       # Request fanout histogram
system.membus.reqLayer0.occupancy           387536395                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          423205000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1796055                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       890785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        17968                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            831                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          401                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          430                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            378032                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       893589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8262                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40988                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             379                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           521997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          521997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14305                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       363728                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       207299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       155306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       161587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       155863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       173458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       155827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       163506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       157320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       186601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       156670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       161939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       156264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       173959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       155927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       164100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       162649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2685146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       950656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8452096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        37248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      6510912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      6820160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      6562240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      7304064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      6492352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      6875456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      6589056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      7817600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      6548224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      6802048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      6576768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        38464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      7273920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      6487808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        35200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      6834240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      6839808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              112230976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58668                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           955090                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.084739                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.881297                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 938514     98.26%     98.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6486      0.68%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1543      0.16%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1125      0.12%     99.22% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    823      0.09%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    805      0.08%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    747      0.08%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    642      0.07%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    574      0.06%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    544      0.06%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   486      0.05%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   492      0.05%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   478      0.05%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   476      0.05%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   474      0.05%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   723      0.08%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   158      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             955090                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4084384740                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             40.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27123233                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         242596777                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1704212                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         181633027                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1488222                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         188979403                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1623008                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         182209182                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1424453                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         203117285                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1628391                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        182521410                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1429386                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        191449056                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1619515                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        184228108                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1421264                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        218549948                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1616983                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        183344851                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1427900                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        189668091                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1607948                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        182779170                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1748398                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        203992566                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1419017                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        182743350                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1638090                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        192519059                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1621872                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        190383797                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
