// Seed: 1338436540
module module_0 (
    input tri  id_0,
    input wand id_1
);
  reg id_3;
  always @(*) id_3 <= 1;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input supply1 id_5,
    output tri0 id_6
);
  assign id_6 = id_2;
  module_0(
      id_3, id_5
  );
endmodule
module module_2 (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    output tri id_3,
    output supply1 id_4,
    input uwire id_5,
    output wand id_6,
    output supply0 id_7,
    output tri0 id_8,
    output supply0 id_9,
    input wire id_10,
    output tri1 id_11,
    input tri1 id_12,
    output tri id_13
    , id_17,
    input wor id_14,
    input tri0 id_15
);
  wire id_18;
  module_0(
      id_15, id_2
  );
endmodule
