<!DOCTYPE html>
<html class="writer-html5" lang="zh" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>9. SPI &mdash; BL616/BL618 参考手册  文档</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="10. UART" href="UART.html" />
    <link rel="prev" title="8. IR" href="IR.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL616/BL618 参考手册
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="在文档中搜索" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. 系统和存储器概述</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. 复位和时钟</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="GPIO.html">4. GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">8. IR</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">9. SPI</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#id1">9.1. 简介</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id2">9.2. 主要特征</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id3">9.3. 功能描述</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id4">9.3.1. 基本架构</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id5">9.3.2. 时序控制</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id6">9.3.3. 主设备连续传输模式</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id7">9.3.4. 主从设备数据收发</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id8">9.3.5. 接收忽略功能</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id9">9.3.6. 滤波功能</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id10">9.3.7. 可调整字节传输顺序</a></li>
<li class="toctree-l3"><a class="reference internal" href="#msb-lsb">9.3.8. 可配置每个字节的 MSB/LSB 优先传输</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id11">9.3.9. 从模式超时机制</a></li>
<li class="toctree-l3"><a class="reference internal" href="#i-o">9.3.10. I/O 传输模式</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dma">9.3.11. DMA 传输模式</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id12">9.3.12. SPI 中断</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id13">9.4. 寄存器描述</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#spi-config">9.4.1. spi_config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-int-sts">9.4.2. spi_int_sts</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-bus-busy">9.4.3. spi_bus_busy</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-prd-0">9.4.4. spi_prd_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-prd-1">9.4.5. spi_prd_1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-rxd-ignr">9.4.6. spi_rxd_ignr</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-sto-value">9.4.7. spi_sto_value</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-fifo-config-0">9.4.8. spi_fifo_config_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-fifo-config-1">9.4.9. spi_fifo_config_1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-fifo-wdata">9.4.10. spi_fifo_wdata</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-fifo-rdata">9.4.11. spi_fifo_rdata</a></li>
<li class="toctree-l3"><a class="reference internal" href="#backup-io-en">9.4.12. backup_io_en</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">10. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">11. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">12. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">13. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2S.html">14. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="AudioDAC.html">15. AudioDAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="AudioADC.html">16. AudioADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="EMAC.html">17. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">18. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="ISO11898.html">19. ISO11898</a></li>
<li class="toctree-l1"><a class="reference internal" href="Cam.html">20. CAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">21. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">22. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDH.html">23. SDH</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDIO.html">24. SDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">25. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">26. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">27. 版本信息</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL616/BL618 参考手册</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><span class="section-number">9. </span>SPI</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="spi">
<h1><span class="section-number">9. </span>SPI<a class="headerlink" href="#spi" title="永久链接至标题"></a></h1>
<section id="id1">
<h2><span class="section-number">9.1. </span>简介<a class="headerlink" href="#id1" title="永久链接至标题"></a></h2>
<p>串行外设接口（Serial Peripheral Interface Bus，SPI）是一种用于短程通信的同步串行通信接口规范，设备之间使用全双工模式通信，是一个主机和一个或多个从机的主从模式。
SPI使用4根线完成全双工的通信，这4根信号线分别是：CS（片选）、SCLK（时钟）、MOSI(主机输出从机输入)、MISO(主机输入从机输出)。</p>
</section>
<section id="id2">
<h2><span class="section-number">9.2. </span>主要特征<a class="headerlink" href="#id2" title="永久链接至标题"></a></h2>
<ul>
<li><p>既可作为SPI主设备，也可作为SPI从设备</p></li>
<li><p>主从设备都支持4种工作模式（CPOL，CPHA）</p></li>
<li><p>主从设备都支持1/2/3/4字节传输模式</p></li>
<li><p>发送和接收通道各有深度为32个字节的FIFO</p></li>
<li><p>自适应的FIFO深度变化特性，适配高性能的应用场景</p>
<blockquote>
<div><ul class="simple">
<li><p>当Frame为32Bits时，FIFO的深度为8</p></li>
<li><p>当Frame为24Bits时，FIFO的深度为8</p></li>
<li><p>当Frame为16Bits时，FIFO的深度为16</p></li>
<li><p>当Frame为8Bits时，FIFO的深度为32</p></li>
</ul>
</div></blockquote>
</li>
<li><p>可调整每个Frame的字节传输顺序</p></li>
<li><p>可配置每个字节内的MSB/LSB优先传输</p></li>
<li><p>灵活的时钟配置，最高可支持80M时钟</p></li>
<li><p>接收忽略功能，可以忽略对每个Frame指定位置数据的接收</p></li>
<li><p>支持从设备模式下的超时机制</p></li>
<li><p>支持DMA传输模式</p></li>
</ul>
</section>
<section id="id3">
<h2><span class="section-number">9.3. </span>功能描述<a class="headerlink" href="#id3" title="永久链接至标题"></a></h2>
<section id="id4">
<h3><span class="section-number">9.3.1. </span>基本架构<a class="headerlink" href="#id4" title="永久链接至标题"></a></h3>
</section>
<section id="id5">
<h3><span class="section-number">9.3.2. </span>时序控制<a class="headerlink" href="#id5" title="永久链接至标题"></a></h3>
<p>依照不同的时钟极性和相位设定，SPI时钟共有四种模式，可以通过寄存器spi_config的cr_spi_sclk_pol（CPOL）和cr_spi_sclk_ph（CPHA）进行设置。
CPOL用来决定SCK时钟信号空闲时的电平，CPOL=0(cr_spi_sclk_pol=0)则空闲电平为低电平，CPOL=1(cr_spi_sclk_pol=1)则空闲电平为高电平。
CPHA用来决定采样时刻，CPHA=0(cr_spi_sclk_ph=1)则在每个周期的第一个时钟沿采样，CPHA=1(cr_spi_sclk_ph=0)则在每个周期的第二个时钟沿采样。
通过设置寄存器spi_prd_0和spi_prd_1，还可以调整时钟的开始和结束电平持续时间、每个周期内相位0/1的时间以及每帧数据之间的间隔。四种模式下的具体设置如下图所示：</p>
<figure class="align-center" id="id14">
<img alt="../_images/SPIClock.svg" src="../_images/SPIClock.svg" /><figcaption>
<p><span class="caption-number">图 9.1 </span><span class="caption-text">SPI时序图</span><a class="headerlink" href="#id14" title="永久链接至图片"></a></p>
</figcaption>
</figure>
<p>其中各数字含义如下：</p>
<blockquote>
<div><ul class="simple">
<li><p>1是起始条件的长度，通过寄存器spi_prd_0中的cr_spi_prd_s进行配置。</p></li>
<li><p>2是停止条件的长度，通过寄存器spi_prd_0中的cr_spi_prd_p进行配置。</p></li>
<li><p>3是相位0的长度，通过寄存器spi_prd_0中的cr_spi_prd_d_ph_0进行配置。</p></li>
<li><p>4是相位1的长度，通过寄存器spi_prd_0中的cr_spi_prd_d_ph_1进行配置。</p></li>
<li><p>5是每帧数据之间的间隔，通过寄存器spi_prd_1中的cr_spi_prd_i进行配置。</p></li>
</ul>
</div></blockquote>
</section>
<section id="id6">
<h3><span class="section-number">9.3.3. </span>主设备连续传输模式<a class="headerlink" href="#id6" title="永久链接至标题"></a></h3>
<p>开启该模式后，在发送完当前数据帧后 TX FIFO 里还存在待发送数据时，CS信号不会被拉高。</p>
</section>
<section id="id7">
<h3><span class="section-number">9.3.4. </span>主从设备数据收发<a class="headerlink" href="#id7" title="永久链接至标题"></a></h3>
<p>通过寄存器 spi_config 中的 cr_spi_frame_size 可以设置数据收发时的 framesize（8/16/24/32-bit），主从设备应保持相同的 framesize。
如果主设备和从设备约定以 32bits 的 framesize 进行通信，在某一帧数据中，主设备的 clk 由于异常不满足 32 个周期时，会出现下列现象：</p>
<ul class="simple">
<li><p>主设备当前发送的这帧数据不会进入从设备的 RX FIFO 中，而是被丢弃，从设备当前发送的数据也不会进入主设备的 RX FIFO 中。</p></li>
<li><p>从设备会认为当前数据帧已经发送结束，等下次主设备 clk 正常，继续发送下一帧数据。</p></li>
</ul>
</section>
<section id="id8">
<h3><span class="section-number">9.3.5. </span>接收忽略功能<a class="headerlink" href="#id8" title="永久链接至标题"></a></h3>
<p>通过设置忽略的开始位和结束位，SPI 会将接收的每帧数据中的对应数据段丢弃。如下图所示：</p>
<figure class="align-center" id="id15">
<img alt="../_images/SPIIgnore.svg" src="../_images/SPIIgnore.svg" /><figcaption>
<p><span class="caption-number">图 9.2 </span><span class="caption-text">SPI Ignore波形图</span><a class="headerlink" href="#id15" title="永久链接至图片"></a></p>
</figcaption>
</figure>
<p>通过配置寄存器 spi_config 中的 cr_spi_rxd_ignr_en 开启忽略功能。通过配置寄存器 spi_rxd_ignr 中的 cr_spi_rxd_ignr_s 设置忽略功能的起始位。通过配置寄存器 spi_rxd_ignr 中的 cr_spi_rxd_ignr_p 设置忽略功能的结束位。</p>
<p>如上图所示，如果忽略的开始位设为 0，结束位设为 7 则 Dummy Byte 会被收到，结束位设为 15 则 Dummy Byte 会被丢弃。</p>
</section>
<section id="id9">
<h3><span class="section-number">9.3.6. </span>滤波功能<a class="headerlink" href="#id9" title="永久链接至标题"></a></h3>
<p>通过使能该功能和设置门限值，SPI 会将小于或等于门限值宽度的数据过滤。假设SPI top clock 为 160MHz，门限值设为4，则宽度在（4/160MHz = 25ns）以下的数据都会被过滤掉。
该功能由寄存器 spi_config 中的 cr_spi_deg_en 进行使能，通过配置 cr_spi_deg_cnt 可以设置门限值。
滤波过程如下图所示，假设 cr_spi_deg_cnt 的值设置为4，input为初始数据，output为滤波后的数据。</p>
<p>滤波逻辑过程：</p>
<blockquote>
<div><ul class="simple">
<li><p>tgl为input和output的异或结果。</p></li>
<li><p>deg_cnt从0开始计数，计数条件为tgl为高电平，并且reached为低电平。</p></li>
<li><p>若deg_cnt计数值达到cr_urx_deg_cnt设置的值时，reached为高电平。</p></li>
<li><p>当reached为高电平时，将input输出到output。</p></li>
<li><p>注释:deg_cnt自加的条件：tgl为高电平且reached为低电平，其余情况下deg_cnt会被清0。</p></li>
</ul>
</div></blockquote>
<figure class="align-center" id="id16">
<img alt="../_images/SPIDeg.svg" src="../_images/SPIDeg.svg" /><figcaption>
<p><span class="caption-number">图 9.3 </span><span class="caption-text">SPI滤波波形图</span><a class="headerlink" href="#id16" title="永久链接至图片"></a></p>
</figcaption>
</figure>
</section>
<section id="id10">
<h3><span class="section-number">9.3.7. </span>可调整字节传输顺序<a class="headerlink" href="#id10" title="永久链接至标题"></a></h3>
<p>该功能仅限于调整每一帧数据内不同的 byte 间的优先传输顺序。通过配置寄存器 spi_config 中的 cr_spi_byte_inv 位进行设置。0 表示优先发送低字节，1 表示优先发送高字节。
以 frame size 等于 24 bits 传输数据为例，数据格式为：Data[23:0]=0x123456。
当设置优先发送低字节，传输的顺序为：0x56(第1个字节：低字节)；0x34(第2个字节：中间字节)；0x12(第3个字节：高字节)；
当设置优先发送高字节，传输的顺序为：0x12(第3个字节：高字节)；0x34(第2个字节：中间字节)；0x56(第1个字节：低字节)；</p>
<p>字节传输顺序调整功能可以和 MSB/LSB 传输配置功能配合使用。</p>
</section>
<section id="msb-lsb">
<h3><span class="section-number">9.3.8. </span>可配置每个字节的 MSB/LSB 优先传输<a class="headerlink" href="#msb-lsb" title="永久链接至标题"></a></h3>
<p>该功能仅限于设置每个 byte 中的 8 个 bits 间的优先传输顺序，通过配置寄存器 spi_config 中的 cr_spi_bit_inv 位进行设置。0 表示 MSB-First，1 表示 LSB-First。
同样以 frame size 等于 24 bits 传输数据为例，数据格式为：Data[23:0]=0x123456。</p>
<p>当设置为 MSB-First 传输时，传输的顺序为：01010110(二进制，第1个字节：0x56);00110100(二进制，第2个字节：0x34);00010010(二进制，第3个字节：0x12)；</p>
<p>当设置为 LSB-First 传输时，传输的顺序为：01101010(二进制，第1个字节：0x56);00101100(二进制，第2个字节：0x34);01001000(二进制，第3个字节：0x12)。</p>
</section>
<section id="id11">
<h3><span class="section-number">9.3.9. </span>从模式超时机制<a class="headerlink" href="#id11" title="永久链接至标题"></a></h3>
<p>通过寄存器 spi_sto_value 可以设定超时门限值，当 SPI 处于从模式且检测到CS被拉低时，会开始计时，如果超过了该超时门限所对应的时间仍未收到时钟信号时，会触发超时中断。</p>
</section>
<section id="i-o">
<h3><span class="section-number">9.3.10. </span>I/O 传输模式<a class="headerlink" href="#i-o" title="永久链接至标题"></a></h3>
<p>CPU 可以响应来自 FIFO 的中断来执行 FIFO 填充和清空操作。每个 FIFO 都有一个可编程的 FIFO 触发阈值来触发中断。
当寄存器 spi_fifo_config_1 中的 rx_fifo_cnt 大于 rx_fifo_th 触发阈值时，将产生 RX 请求中断，通知 CPU 读取 RX FIFO 中的数据。
当寄存器 spi_fifo_config_1 中的 tx_fifo_cnt 大于 tx_fifo_th 时，将产生 TX 请求中断，通知 CPU 向 TX FIFO 填充数据。
可以通过查询 FIFO 状态寄存器来确定 FIFO 中的采样值以及 FIFO 的状态。
需要确保正确的 RX FIFO 触发阈值和 TX FIFO 触发阈值，以防止 FIFO overflow 或 underflow。</p>
</section>
<section id="dma">
<h3><span class="section-number">9.3.11. </span>DMA 传输模式<a class="headerlink" href="#dma" title="永久链接至标题"></a></h3>
<p>SPI 支持 DMA 传输模式。使用该模式需要分别设置 TX 和 RX FIFO 的阈值，将寄存器 spi_fifo_config_0 中的 spi_dma_tx_en 置 1，则开启 DMA 发送模式。
将寄存器 spi_fifo_config_0 中的 spi_dma_rx_en 置 1，则开启 DMA 接收模式。
当该模式启用后，SPI 会对 TX/RX FIFO 进行检查，一旦寄存器 spi_fifo_config_1 中的 tx_fifo_cnt/rx_fifo_cnt 大于 tx_fifo_th/rx_fifo_th，
将会发起 DMA 请求，DMA 会按照设定将数据搬移至 TX FIFO 中或从 RX FIFO 中移出。</p>
</section>
<section id="id12">
<h3><span class="section-number">9.3.12. </span>SPI 中断<a class="headerlink" href="#id12" title="永久链接至标题"></a></h3>
<p>SPI 有着丰富的中断控制，包括以下几种中断模式：</p>
<ul class="simple">
<li><p>SPI 传输结束中断</p>
<ul>
<li><p>在主模式下，SPI 传输结束中断会在每帧数据传输结束时触发。</p></li>
<li><p>在从模式下，SPI 传输结束中断会在 CS 信号被拉高时触发。</p></li>
</ul>
</li>
<li><p>TX FIFO 请求中断</p>
<ul>
<li><p>TX FIFO 请求中断会在其 FIFO 可用计数值大于设定的阈值时触发，当条件不满足时该中断标志会自动清除。</p></li>
</ul>
</li>
<li><p>RX FIFO 请求中断</p>
<ul>
<li><p>RX FIFO 请求中断会在其 FIFO 可用计数值大于设定的阈值时触发，当条件不满足时该中断标志会自动清除。</p></li>
</ul>
</li>
<li><p>从模式传输超时中断</p>
<ul>
<li><p>从模式传输超时中断会在从模式下检测到CS拉低之后，超过超时门限值对应的时间后仍未收到时钟信号时触发。</p></li>
</ul>
</li>
<li><p>从模式 TX 过载中断</p>
<ul>
<li><p>从模式 TX 过载中断会在从模式下 TX 没有准备好数据传输而时钟信号却已经到来时触发。</p></li>
</ul>
</li>
<li><p>TX/RX FIFO 溢出中断</p>
<ul>
<li><p>如果 TX/RX FIFO 发生了上溢或者下溢，会触发 TX/RX FIFO 溢出中断，当 FIFO 清除寄存器 spi_fifo_config_0 中的 tx_fifo_clr/rx_fifo_clr 被置 1 时，对应的 FIFO 会被清空，同时溢出中断标志会自动清除。</p></li>
</ul>
</li>
</ul>
<p>可通过寄存器 SPI_INT_STS 查询各中断状态和对相应的位写 1 清除中断。</p>
</section>
</section>
<section id="id13">
<h2><span class="section-number">9.4. </span>寄存器描述<a class="headerlink" href="#id13" title="永久链接至标题"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 38%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>名称</p></td>
<td><p>描述</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#spi-config">spi_config</a></p></td>
<td><p>Master and slave configure</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#spi-int-sts">spi_int_sts</a></p></td>
<td><p>Interrupt configure and status</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#spi-bus-busy">spi_bus_busy</a></p></td>
<td><p>Bus busy status</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#spi-prd-0">spi_prd_0</a></p></td>
<td><p>Period configure 0</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#spi-prd-1">spi_prd_1</a></p></td>
<td><p>Period configure 1</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#spi-rxd-ignr">spi_rxd_ignr</a></p></td>
<td><p>RX ignore function</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#spi-sto-value">spi_sto_value</a></p></td>
<td><p>Timer-out value setting</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#spi-fifo-config-0">spi_fifo_config_0</a></p></td>
<td><p>FIFO status and DMA mode</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#spi-fifo-config-1">spi_fifo_config_1</a></p></td>
<td><p>FIFO threshold and available count</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#spi-fifo-wdata">spi_fifo_wdata</a></p></td>
<td><p>TX FIFO</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#spi-fifo-rdata">spi_fifo_rdata</a></p></td>
<td><p>RX FIFO</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#backup-io-en">backup_io_en</a></p></td>
<td><p>IO backup</p></td>
</tr>
</tbody>
</table>
<section id="spi-config">
<h3><span class="section-number">9.4.1. </span>spi_config<a class="headerlink" href="#spi-config" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x40019000</p>
<figure class="align-center">
<img alt="../_images/spi_spi_config.svg" src="../_images/spi_spi_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>15:12</p></td>
<td><p>cr_spi_deg_cnt</p></td>
<td><p>r/w</p></td>
<td><p>4'd0</p></td>
<td><p>De-glitch function cycle count</p></td>
</tr>
<tr class="row-even"><td><p>11</p></td>
<td><p>cr_spi_deg_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of all input de-glitch function</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>10</p></td>
<td rowspan="3"><p>cr_spi_s_3pin_mode</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>SPI slave 3-pin mode</p>
<p>1'b0: 4-pin mode (SS_n is enabled)</p>
<p>1'b1: 3-pin mode (SS_n is disabled / don't care)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>9</p></td>
<td rowspan="3"><p>cr_spi_m_cont_en</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Enable signal of master continuous transfer mode</p>
<p>1'b0: Disabled, SS_n will de-assert between each data frame</p>
<p>1'b1: Enabled, SS_n will stay asserted between each consecutive data frame if the next data is valid in the FIFO</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>cr_spi_rxd_ignr_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of RX data ignore function</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>7</p></td>
<td rowspan="3"><p>cr_spi_byte_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Byte-inverse signal for each FIFO entry data</p>
<p>0: Byte[0] is sent out first</p>
<p>1: Byte[3] is sent out first(32-bit frame size) / byte[2] is send out first(24-bit frame size) / byte[1] is send out first(16-bit frame size)</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>6</p></td>
<td rowspan="3"><p>cr_spi_bit_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Bit-inverse signal for each data byte</p>
<p>0: Each byte is sent out MSB-first</p>
<p>1: Each byte is sent out LSB-first</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>5</p></td>
<td rowspan="3"><p>cr_spi_sclk_ph</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>SCLK clock phase inverse signal</p>
<p>0: Data is sampled on the second edge of SCLK</p>
<p>1: Data is sampled on the first edge of SCLK</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>4</p></td>
<td rowspan="3"><p>cr_spi_sclk_pol</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>SCLK polarity</p>
<p>0: SCLK output LOW at IDLE state</p>
<p>1: SCLK output HIGH at IDLE state</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>3:2</p></td>
<td rowspan="5"><p>cr_spi_frame_size</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2'd0</p></td>
<td rowspan="5"><p>SPI frame size (also the valid width for each FIFO entry)</p>
<p>2'd0: 8-bit, FIFO space is 1*32 = 32 byte</p>
<p>2'd1: 16-bit, FIFO space is 2*16 = 32 byte</p>
<p>2'd2: 24-bit, FIFO space is 3*8 = 24 byte</p>
<p>2'd3: 32-bit, FIFO space is 4*8 = 32 byte</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>1</p></td>
<td rowspan="2"><p>cr_spi_s_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1'b0</p></td>
<td rowspan="2"><p>Enable signal of SPI Slave function, Master and Slave should not be both enabled at the same time</p>
<p>(This bit becomes don't-care if cr_spi_m_en is enabled)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>cr_spi_m_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1'b0</p></td>
<td rowspan="2"><p>Enable signal of SPI Master function</p>
<p>Asserting this bit will trigger the transaction, and should be de-asserted after finish</p>
</td>
</tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="spi-int-sts">
<h3><span class="section-number">9.4.2. </span>spi_int_sts<a class="headerlink" href="#spi-int-sts" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x40019004</p>
<figure class="align-center">
<img alt="../_images/spi_spi_int_sts.svg" src="../_images/spi_spi_int_sts.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:30</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>cr_spi_fer_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of spi_fer_int</p></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>cr_spi_txu_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of spi_txu_int</p></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>cr_spi_sto_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of spi_sto_int</p></td>
</tr>
<tr class="row-even"><td><p>26</p></td>
<td><p>cr_spi_rxf_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of spi_rxv_int</p></td>
</tr>
<tr class="row-odd"><td><p>25</p></td>
<td><p>cr_spi_txf_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of spi_txe_int</p></td>
</tr>
<tr class="row-even"><td><p>24</p></td>
<td><p>cr_spi_end_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of spi_end_int</p></td>
</tr>
<tr class="row-odd"><td><p>23:22</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>21</p></td>
<td><p>rsvd</p></td>
<td><p>rsvd</p></td>
<td><p>1'b0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>20</p></td>
<td><p>cr_spi_txu_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of spi_txu_int</p></td>
</tr>
<tr class="row-even"><td><p>19</p></td>
<td><p>cr_spi_sto_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of spi_sto_int</p></td>
</tr>
<tr class="row-odd"><td><p>18</p></td>
<td><p>rsvd</p></td>
<td><p>rsvd</p></td>
<td><p>1'b0</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>17</p></td>
<td><p>rsvd</p></td>
<td><p>rsvd</p></td>
<td><p>1'b0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>cr_spi_end_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of spi_end_int</p></td>
</tr>
<tr class="row-even"><td><p>15:14</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>13</p></td>
<td><p>cr_spi_fer_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of spi_fer_int</p></td>
</tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>cr_spi_txu_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of spi_txu_int</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>cr_spi_sto_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of spi_sto_int</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>cr_spi_rxf_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of spi_rxv_int</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>cr_spi_txf_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of spi_txe_int</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>cr_spi_end_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of spi_end_int</p></td>
</tr>
<tr class="row-odd"><td><p>7:6</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>spi_fer_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>SPI TX/RX FIFO error interrupt, auto-cleared when FIFO overflow/underflow error flag is cleared</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>spi_txu_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>SPI slave mode TX underrun error flag, triggered when TXD is not ready during transfer in slave mode</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>spi_sto_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>SPI slave mode transfer time-out interrupt, triggered when SPI bus is idle for a given value</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>spi_rxf_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>SPI RX FIFO ready (rx_fifo_cnt &gt; rx_fifo_th) interrupt, auto-cleared when data is popped</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>spi_txf_int</p></td>
<td><p>r</p></td>
<td><p>1'b1</p></td>
<td><p>SPI TX FIFO ready (tx_fifo_cnt &gt; tx_fifo_th) interrupt, auto-cleared when data is pushed</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>spi_end_int</p></td>
<td rowspan="3"><p>r</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>SPI transfer end interrupt, shared by both master and slave mode</p>
<p>Master mode: Triggered when the final frame is transferred</p>
<p>Slave mode: Triggered when CS_n is de-asserted</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="spi-bus-busy">
<h3><span class="section-number">9.4.3. </span>spi_bus_busy<a class="headerlink" href="#spi-bus-busy" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x40019008</p>
<figure class="align-center">
<img alt="../_images/spi_spi_bus_busy.svg" src="../_images/spi_spi_bus_busy.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>sts_spi_bus_busy</p></td>
<td rowspan="3"><p>r</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Indicator of SPI bus busy</p>
<p>0: Idle</p>
<p>1: Busy</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="spi-prd-0">
<h3><span class="section-number">9.4.4. </span>spi_prd_0<a class="headerlink" href="#spi-prd-0" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x40019010</p>
<figure class="align-center">
<img alt="../_images/spi_spi_prd_0.svg" src="../_images/spi_spi_prd_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>cr_spi_prd_d_ph_1</p></td>
<td><p>r/w</p></td>
<td><p>8'd15</p></td>
<td><p>Length of DATA phase 1 (unit: SPI source clock period)</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>cr_spi_prd_d_ph_0</p></td>
<td><p>r/w</p></td>
<td><p>8'd15</p></td>
<td><p>Length of DATA phase 0 (unit: SPI source clock period)</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>cr_spi_prd_p</p></td>
<td><p>r/w</p></td>
<td><p>8'd15</p></td>
<td><p>Length of STOP condition (unit: SPI source clock period)</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>cr_spi_prd_s</p></td>
<td><p>r/w</p></td>
<td><p>8'd15</p></td>
<td><p>Length of START condition (unit: SPI source clock period)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-prd-1">
<h3><span class="section-number">9.4.5. </span>spi_prd_1<a class="headerlink" href="#spi-prd-1" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x40019014</p>
<figure class="align-center">
<img alt="../_images/spi_spi_prd_1.svg" src="../_images/spi_spi_prd_1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>cr_spi_prd_i</p></td>
<td><p>r/w</p></td>
<td><p>8'd15</p></td>
<td><p>Length of INTERVAL between frame (unit: SPI source clock period)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-rxd-ignr">
<h3><span class="section-number">9.4.6. </span>spi_rxd_ignr<a class="headerlink" href="#spi-rxd-ignr" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x40019018</p>
<figure class="align-center">
<img alt="../_images/spi_spi_rxd_ignr.svg" src="../_images/spi_spi_rxd_ignr.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:21</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>20:16</p></td>
<td><p>cr_spi_rxd_ignr_s</p></td>
<td><p>r/w</p></td>
<td><p>5'd0</p></td>
<td><p>Starting point of RX data ignore function (unit: bit)</p></td>
</tr>
<tr class="row-even"><td><p>15:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4:0</p></td>
<td><p>cr_spi_rxd_ignr_p</p></td>
<td><p>r/w</p></td>
<td><p>5'd0</p></td>
<td><p>Stopping point of RX data ignore function (unit: bit)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-sto-value">
<h3><span class="section-number">9.4.7. </span>spi_sto_value<a class="headerlink" href="#spi-sto-value" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4001901c</p>
<figure class="align-center">
<img alt="../_images/spi_spi_sto_value.svg" src="../_images/spi_spi_sto_value.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>cr_spi_sto_value</p></td>
<td><p>r/w</p></td>
<td><p>12'hFFF</p></td>
<td><p>Time-out value for spi_sto_int triggering</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-fifo-config-0">
<h3><span class="section-number">9.4.8. </span>spi_fifo_config_0<a class="headerlink" href="#spi-fifo-config-0" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x40019080</p>
<figure class="align-center">
<img alt="../_images/spi_spi_fifo_config_0.svg" src="../_images/spi_spi_fifo_config_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>rx_fifo_underflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Underflow flag of RX FIFO, can be cleared by rx_fifo_clr</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>rx_fifo_overflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Overflow flag of RX FIFO, can be cleared by rx_fifo_clr</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>tx_fifo_underflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Underflow flag of TX FIFO, can be cleared by tx_fifo_clr</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>tx_fifo_overflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Overflow flag of TX FIFO, can be cleared by tx_fifo_clr</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>rx_fifo_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Clear signal of RX FIFO, RX FIFO will be empty when write 1 to this bit</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>tx_fifo_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Clear signal of TX FIFO, TX FIFO will be empty when write 1 to this bit</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>spi_dma_rx_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of dma_rx_req/ack interface</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>spi_dma_tx_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of dma_tx_req/ack interface</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-fifo-config-1">
<h3><span class="section-number">9.4.9. </span>spi_fifo_config_1<a class="headerlink" href="#spi-fifo-config-1" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x40019084</p>
<figure class="align-center">
<img alt="../_images/spi_spi_fifo_config_1.svg" src="../_images/spi_spi_fifo_config_1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:29</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>28:24</p></td>
<td><p>rx_fifo_th</p></td>
<td><p>r/w</p></td>
<td><p>5'd0</p></td>
<td><p>RX FIFO threshold, dma_rx_req will not be asserted if rx_fifo_cnt is less than this value</p></td>
</tr>
<tr class="row-even"><td><p>23:21</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>20:16</p></td>
<td><p>tx_fifo_th</p></td>
<td><p>r/w</p></td>
<td><p>5'd0</p></td>
<td><p>TX FIFO threshold, dma_tx_req will not be asserted if tx_fifo_cnt is less than this value</p></td>
</tr>
<tr class="row-even"><td><p>15:14</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>13:8</p></td>
<td><p>rx_fifo_cnt</p></td>
<td><p>r</p></td>
<td><p>6'd0</p></td>
<td><p>RX FIFO available count, means byte count of data received in RX FIFO (unit: byte)</p></td>
</tr>
<tr class="row-even"><td><p>7:6</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>5:0</p></td>
<td><p>tx_fifo_cnt</p></td>
<td><p>r</p></td>
<td><p>6'd32</p></td>
<td><p>TX FIFO available count, means empty space remained in TX FIFO (unit: byte)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-fifo-wdata">
<h3><span class="section-number">9.4.10. </span>spi_fifo_wdata<a class="headerlink" href="#spi-fifo-wdata" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x40019088</p>
<figure class="align-center">
<img alt="../_images/spi_spi_fifo_wdata.svg" src="../_images/spi_spi_fifo_wdata.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="6"><p>31:0</p></td>
<td rowspan="6"><p>spi_fifo_wdata</p></td>
<td rowspan="6"><p>w</p></td>
<td rowspan="6"><p>x</p></td>
<td rowspan="6"><p>TX FIFO write data port</p>
<p>Note: Partial valid if cr_spi_frame_size is set to different value:</p>
<p>2'd0 (8-bit frame): Only [7:0] are valid and [31:8] are don't-care</p>
<p>2'd1 (16-bit frame): Only [15:0] are valid and [31:16] are don't-care</p>
<p>2'd2 (24-bit frame): Only [23:0] are valid and [31:24] are don't-care</p>
<p>2'd3 (32-bit frame): Entire [31:0] are valid</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="spi-fifo-rdata">
<h3><span class="section-number">9.4.11. </span>spi_fifo_rdata<a class="headerlink" href="#spi-fifo-rdata" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4001908c</p>
<figure class="align-center">
<img alt="../_images/spi_spi_fifo_rdata.svg" src="../_images/spi_spi_fifo_rdata.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="6"><p>31:0</p></td>
<td rowspan="6"><p>spi_fifo_rdata</p></td>
<td rowspan="6"><p>r</p></td>
<td rowspan="6"><p>32'h0</p></td>
<td rowspan="6"><p>RX FIFO read data port</p>
<p>Note: Partial valid if cr_spi_frame_size is set to different value:</p>
<p>2'd0 (8-bit frame): Only [7:0] are valid and [31:8] are all 0s</p>
<p>2'd1 (16-bit frame): Only [15:0] are valid and [31:16] are all 0s</p>
<p>2'd2 (24-bit frame): Only [23:0] are valid and [31:24] are all 0s</p>
<p>2'd3 (32-bit frame): Entire [31:0] is valid</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="backup-io-en">
<h3><span class="section-number">9.4.12. </span>backup_io_en<a class="headerlink" href="#backup-io-en" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x400190fc</p>
<figure class="align-center">
<img alt="../_images/spi_backup_io_en.svg" src="../_images/spi_backup_io_en.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>backup_io_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable IO backup function</p></td>
</tr>
</tbody>
</table>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="IR.html" class="btn btn-neutral float-left" title="8. IR" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="UART.html" class="btn btn-neutral float-right" title="10. UART" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2022.</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用了 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a>开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>