#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000219b01d6fb0 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale 0 0;
v00000219b02328f0_0 .var "CLK", 0 0;
v00000219b0231ef0_0 .net "INSTRUCTION", 31 0, L_00000219b0299090;  1 drivers
v00000219b0232170_0 .net "PC", 31 0, v00000219b02327b0_0;  1 drivers
v00000219b0231310_0 .var "RESET", 0 0;
v00000219b0231f90_0 .net *"_ivl_0", 7 0, L_00000219b0231810;  1 drivers
v00000219b02313b0_0 .net *"_ivl_10", 7 0, L_00000219b0231130;  1 drivers
v00000219b0231630_0 .net *"_ivl_12", 32 0, L_00000219b0231a90;  1 drivers
L_00000219b0240118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000219b0232990_0 .net *"_ivl_15", 0 0, L_00000219b0240118;  1 drivers
L_00000219b0240160 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000219b0232a30_0 .net/2u *"_ivl_16", 32 0, L_00000219b0240160;  1 drivers
v00000219b0232ad0_0 .net *"_ivl_18", 32 0, L_00000219b02311d0;  1 drivers
v00000219b0232030_0 .net *"_ivl_2", 32 0, L_00000219b0231950;  1 drivers
v00000219b0232cb0_0 .net *"_ivl_20", 7 0, L_00000219b02982d0;  1 drivers
v00000219b0232210_0 .net *"_ivl_22", 32 0, L_00000219b0298af0;  1 drivers
L_00000219b02401a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000219b0231770_0 .net *"_ivl_25", 0 0, L_00000219b02401a8;  1 drivers
L_00000219b02401f0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000219b0231450_0 .net/2u *"_ivl_26", 32 0, L_00000219b02401f0;  1 drivers
v00000219b02323f0_0 .net *"_ivl_28", 32 0, L_00000219b0298f50;  1 drivers
v00000219b02322b0_0 .net *"_ivl_30", 7 0, L_00000219b0298ff0;  1 drivers
L_00000219b0240088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000219b0232350_0 .net *"_ivl_5", 0 0, L_00000219b0240088;  1 drivers
L_00000219b02400d0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000219b0232e90_0 .net/2u *"_ivl_6", 32 0, L_00000219b02400d0;  1 drivers
v00000219b0232f30_0 .net *"_ivl_8", 32 0, L_00000219b02319f0;  1 drivers
v00000219b0231090 .array "instr_mem", 1023 0, 7 0;
L_00000219b0231810 .array/port v00000219b0231090, L_00000219b02319f0;
L_00000219b0231950 .concat [ 32 1 0 0], v00000219b02327b0_0, L_00000219b0240088;
L_00000219b02319f0 .arith/sum 33, L_00000219b0231950, L_00000219b02400d0;
L_00000219b0231130 .array/port v00000219b0231090, L_00000219b02311d0;
L_00000219b0231a90 .concat [ 32 1 0 0], v00000219b02327b0_0, L_00000219b0240118;
L_00000219b02311d0 .arith/sum 33, L_00000219b0231a90, L_00000219b0240160;
L_00000219b02982d0 .array/port v00000219b0231090, L_00000219b0298f50;
L_00000219b0298af0 .concat [ 32 1 0 0], v00000219b02327b0_0, L_00000219b02401a8;
L_00000219b0298f50 .arith/sum 33, L_00000219b0298af0, L_00000219b02401f0;
L_00000219b0298ff0 .array/port v00000219b0231090, v00000219b02327b0_0;
L_00000219b0299090 .delay 32 (2,2,2) L_00000219b0299090/d;
L_00000219b0299090/d .concat [ 8 8 8 8], L_00000219b0298ff0, L_00000219b02982d0, L_00000219b0231130, L_00000219b0231810;
S_00000219b01d7390 .scope module, "mycpu" "cpu" 2 48, 3 7 0, S_00000219b01d6fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000219b022e0b0_0 .net "ALUOP", 2 0, v00000219b022e650_0;  1 drivers
v00000219b022e290_0 .net "ALURESULT", 7 0, v00000219b01ce5c0_0;  1 drivers
v00000219b022e330_0 .net "CLK", 0 0, v00000219b02328f0_0;  1 drivers
v00000219b0231b30_0 .net "IMMEDIATE", 7 0, L_00000219b0298550;  1 drivers
v00000219b0232b70_0 .net "INSTRUCTION", 31 0, L_00000219b0299090;  alias, 1 drivers
v00000219b02320d0_0 .net "MUXBEQ", 0 0, v00000219b022db10_0;  1 drivers
v00000219b0231c70_0 .net "MUXIMMEDIATE", 0 0, v00000219b022e510_0;  1 drivers
v00000219b0232df0_0 .net "MUXJUMP", 0 0, v00000219b022dbb0_0;  1 drivers
v00000219b0232530_0 .net "MUXREGOUT2", 0 0, v00000219b022d070_0;  1 drivers
v00000219b0231bd0_0 .net "OFFSET", 7 0, L_00000219b02991d0;  1 drivers
v00000219b02325d0_0 .net "OPCODE", 7 0, L_00000219b0298d70;  1 drivers
v00000219b0231d10_0 .net "OPERAND2", 7 0, v00000219b01ccb80_0;  1 drivers
v00000219b02327b0_0 .var "PC", 31 0;
v00000219b0232490_0 .net "PCBRANCH", 31 0, v00000219b022d4d0_0;  1 drivers
v00000219b0231270_0 .net "PCNEXT", 31 0, v00000219b022d1b0_0;  1 drivers
v00000219b0232d50_0 .net "PCOUT", 31 0, L_00000219b0299310;  1 drivers
v00000219b02318b0_0 .net "READREG1", 2 0, L_00000219b0298190;  1 drivers
v00000219b02314f0_0 .net "READREG2", 2 0, L_00000219b02989b0;  1 drivers
v00000219b02316d0_0 .net "REGOUT1", 7 0, v00000219b022e1f0_0;  1 drivers
v00000219b0231db0_0 .net "REGOUT2", 7 0, v00000219b022d6b0_0;  1 drivers
v00000219b0231e50_0 .net "REGOUT2COMPLIMENT", 7 0, v00000219b022d930_0;  1 drivers
v00000219b0232c10_0 .net "RESET", 0 0, v00000219b0231310_0;  1 drivers
v00000219b0231590_0 .net "VALUE2", 7 0, v00000219b022d750_0;  1 drivers
v00000219b0232670_0 .net "WRITEENABLE", 0 0, v00000219b022d890_0;  1 drivers
v00000219b0232710_0 .net "WRITEREG", 2 0, L_00000219b0299130;  1 drivers
v00000219b0232850_0 .net "ZERO", 0 0, v00000219b01ce660_0;  1 drivers
L_00000219b0298d70 .part L_00000219b0299090, 24, 8;
L_00000219b0298190 .part L_00000219b0299090, 8, 3;
L_00000219b02989b0 .part L_00000219b0299090, 0, 3;
L_00000219b0298550 .part L_00000219b0299090, 0, 8;
L_00000219b0299130 .part L_00000219b0299090, 16, 3;
L_00000219b02991d0 .part L_00000219b0299090, 16, 8;
S_00000219b0190680 .scope module, "ValueOPERAND2" "immediate_mux" 3 29, 3 201 0, S_00000219b01d7390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OPERAND2";
    .port_info 1 /INPUT 8 "VALUE2";
    .port_info 2 /INPUT 8 "IMMEDIATE";
    .port_info 3 /INPUT 1 "MUXIMMEDIATE";
v00000219b01cd8a0_0 .net "IMMEDIATE", 7 0, L_00000219b0298550;  alias, 1 drivers
v00000219b01cdd00_0 .net "MUXIMMEDIATE", 0 0, v00000219b022e510_0;  alias, 1 drivers
v00000219b01ccb80_0 .var "OPERAND2", 7 0;
v00000219b01cdda0_0 .net "VALUE2", 7 0, v00000219b022d750_0;  alias, 1 drivers
E_00000219b01c6c80 .event anyedge, v00000219b01cdd00_0, v00000219b01cd8a0_0, v00000219b01cdda0_0;
S_00000219b0190810 .scope module, "alu_result" "alu" 3 30, 4 46 0, S_00000219b01d7390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v00000219b01ce3e0_0 .net "ADD_OUT", 7 0, L_00000219b0299270;  1 drivers
v00000219b01ce480_0 .net "AND_OUT", 7 0, L_00000219b01d3710;  1 drivers
v00000219b01cd440_0 .net "DATA1", 7 0, v00000219b022e1f0_0;  alias, 1 drivers
v00000219b01ce8e0_0 .net "DATA2", 7 0, v00000219b01ccb80_0;  alias, 1 drivers
v00000219b01ccc20_0 .net "FORWARD_OUT", 7 0, L_00000219b01d3b70;  1 drivers
v00000219b01c0540_0 .net "OR_OUT", 7 0, L_00000219b01d3c50;  1 drivers
v00000219b022ded0_0 .net "RESULT", 7 0, v00000219b01ce5c0_0;  alias, 1 drivers
v00000219b022d250_0 .net "SELECT", 2 0, v00000219b022e650_0;  alias, 1 drivers
v00000219b022df70_0 .net "ZERO", 0 0, v00000219b01ce660_0;  alias, 1 drivers
S_00000219b01909a0 .scope module, "ZERO_MUX_result" "ZERO_MUX" 4 58, 4 137 0, S_00000219b0190810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ADD_OUT";
    .port_info 1 /OUTPUT 1 "ZERO";
v00000219b01cd940_0 .net "ADD_OUT", 7 0, L_00000219b0299270;  alias, 1 drivers
v00000219b01ce660_0 .var "ZERO", 0 0;
E_00000219b01c78c0 .event anyedge, v00000219b01cd940_0;
S_00000219b01b6e00 .scope module, "add_result" "ADD" 4 54, 4 74 0, S_00000219b0190810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "ADD_OUT";
v00000219b01cd9e0_0 .net "ADD_OUT", 7 0, L_00000219b0299270;  alias, 1 drivers
v00000219b01cd580_0 .net "DATA1", 7 0, v00000219b022e1f0_0;  alias, 1 drivers
v00000219b01ce700_0 .net "DATA2", 7 0, v00000219b01ccb80_0;  alias, 1 drivers
L_00000219b0299270 .delay 8 (2,2,2) L_00000219b0299270/d;
L_00000219b0299270/d .arith/sum 8, v00000219b022e1f0_0, v00000219b01ccb80_0;
S_00000219b01b6f90 .scope module, "and_result" "AND" 4 55, 4 82 0, S_00000219b0190810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "AND_OUT";
L_00000219b01d3710/d .functor AND 8, v00000219b022e1f0_0, v00000219b01ccb80_0, C4<11111111>, C4<11111111>;
L_00000219b01d3710 .delay 8 (1,1,1) L_00000219b01d3710/d;
v00000219b01cda80_0 .net "AND_OUT", 7 0, L_00000219b01d3710;  alias, 1 drivers
v00000219b01ccfe0_0 .net "DATA1", 7 0, v00000219b022e1f0_0;  alias, 1 drivers
v00000219b01cdf80_0 .net "DATA2", 7 0, v00000219b01ccb80_0;  alias, 1 drivers
S_00000219b01b7120 .scope module, "forward_result" "FORWARD" 4 53, 4 65 0, S_00000219b0190810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "FORWARD_OUT";
L_00000219b01d3b70/d .functor BUFZ 8, v00000219b01ccb80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000219b01d3b70 .delay 8 (1,1,1) L_00000219b01d3b70/d;
v00000219b01cd080_0 .net "DATA2", 7 0, v00000219b01ccb80_0;  alias, 1 drivers
v00000219b01cca40_0 .net "FORWARD_OUT", 7 0, L_00000219b01d3b70;  alias, 1 drivers
S_00000219b01b4b20 .scope module, "mux_result" "MUX" 4 57, 4 99 0, S_00000219b0190810;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "SELECT";
    .port_info 1 /INPUT 8 "FORWARD_OUT";
    .port_info 2 /INPUT 8 "ADD_OUT";
    .port_info 3 /INPUT 8 "AND_OUT";
    .port_info 4 /INPUT 8 "OR_OUT";
    .port_info 5 /OUTPUT 8 "RESULT";
v00000219b01ce0c0_0 .net "ADD_OUT", 7 0, L_00000219b0299270;  alias, 1 drivers
v00000219b01ce340_0 .net "AND_OUT", 7 0, L_00000219b01d3710;  alias, 1 drivers
v00000219b01ce7a0_0 .net "FORWARD_OUT", 7 0, L_00000219b01d3b70;  alias, 1 drivers
v00000219b01cd1c0_0 .net "OR_OUT", 7 0, L_00000219b01d3c50;  alias, 1 drivers
v00000219b01ce5c0_0 .var "RESULT", 7 0;
v00000219b01ccae0_0 .net "SELECT", 2 0, v00000219b022e650_0;  alias, 1 drivers
E_00000219b01c7200/0 .event anyedge, v00000219b01cd1c0_0, v00000219b01cda80_0, v00000219b01cd940_0, v00000219b01cca40_0;
E_00000219b01c7200/1 .event anyedge, v00000219b01ccae0_0;
E_00000219b01c7200 .event/or E_00000219b01c7200/0, E_00000219b01c7200/1;
S_00000219b01b4cb0 .scope module, "or_result" "OR" 4 56, 4 90 0, S_00000219b0190810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "OR_OUT";
L_00000219b01d3c50/d .functor OR 8, v00000219b022e1f0_0, v00000219b01ccb80_0, C4<00000000>, C4<00000000>;
L_00000219b01d3c50 .delay 8 (1,1,1) L_00000219b01d3c50/d;
v00000219b01cd3a0_0 .net "DATA1", 7 0, v00000219b022e1f0_0;  alias, 1 drivers
v00000219b01ce840_0 .net "DATA2", 7 0, v00000219b01ccb80_0;  alias, 1 drivers
v00000219b01cd300_0 .net "OR_OUT", 7 0, L_00000219b01d3c50;  alias, 1 drivers
S_00000219b01b4e40 .scope module, "compliment_operation" "compliment" 3 27, 3 164 0, S_00000219b01d7390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REGOUT2";
    .port_info 1 /OUTPUT 8 "REGOUT2COMPLIMENT";
v00000219b022d110_0 .net "REGOUT2", 7 0, v00000219b022d6b0_0;  alias, 1 drivers
v00000219b022d930_0 .var "REGOUT2COMPLIMENT", 7 0;
E_00000219b01c80c0 .event anyedge, v00000219b022d110_0;
S_00000219b01bb4e0 .scope module, "control_signals" "control_unit" 3 25, 3 55 0, S_00000219b01d7390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "MUXREGOUT2";
    .port_info 2 /OUTPUT 1 "MUXIMMEDIATE";
    .port_info 3 /OUTPUT 1 "MUXJUMP";
    .port_info 4 /OUTPUT 1 "MUXBEQ";
    .port_info 5 /OUTPUT 1 "WRITEENABLE";
    .port_info 6 /OUTPUT 3 "ALUOP";
v00000219b022e650_0 .var "ALUOP", 2 0;
v00000219b022db10_0 .var "MUXBEQ", 0 0;
v00000219b022e510_0 .var "MUXIMMEDIATE", 0 0;
v00000219b022dbb0_0 .var "MUXJUMP", 0 0;
v00000219b022d070_0 .var "MUXREGOUT2", 0 0;
v00000219b022e6f0_0 .net "OPCODE", 7 0, L_00000219b0298d70;  alias, 1 drivers
v00000219b022d890_0 .var "WRITEENABLE", 0 0;
E_00000219b01c7c40 .event anyedge, v00000219b022e6f0_0;
S_00000219b01bb670 .scope module, "pc_adder" "adder" 3 31, 3 226 0, S_00000219b01d7390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCOUT";
v00000219b022e970_0 .net "PC", 31 0, v00000219b02327b0_0;  alias, 1 drivers
v00000219b022eab0_0 .net "PCOUT", 31 0, L_00000219b0299310;  alias, 1 drivers
L_00000219b02402c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000219b022e790_0 .net/2u *"_ivl_0", 31 0, L_00000219b02402c8;  1 drivers
L_00000219b0299310 .delay 32 (1,1,1) L_00000219b0299310/d;
L_00000219b0299310/d .arith/sum 32, v00000219b02327b0_0, L_00000219b02402c8;
S_00000219b01bb800 .scope module, "pc_final" "pc_mux" 3 33, 3 254 0, S_00000219b01d7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MUXJUMP";
    .port_info 1 /INPUT 1 "MUXBEQ";
    .port_info 2 /INPUT 32 "PCOUT";
    .port_info 3 /INPUT 32 "PCBRANCH";
    .port_info 4 /INPUT 1 "ZERO";
    .port_info 5 /OUTPUT 32 "PCNEXT";
v00000219b022e3d0_0 .net "MUXBEQ", 0 0, v00000219b022db10_0;  alias, 1 drivers
v00000219b022da70_0 .net "MUXJUMP", 0 0, v00000219b022dbb0_0;  alias, 1 drivers
v00000219b022d7f0_0 .net "PCBRANCH", 31 0, v00000219b022d4d0_0;  alias, 1 drivers
v00000219b022d1b0_0 .var "PCNEXT", 31 0;
v00000219b022d9d0_0 .net "PCOUT", 31 0, L_00000219b0299310;  alias, 1 drivers
v00000219b022ea10_0 .net "ZERO", 0 0, v00000219b01ce660_0;  alias, 1 drivers
E_00000219b01c8400/0 .event anyedge, v00000219b01ce660_0, v00000219b022d7f0_0, v00000219b022eab0_0, v00000219b022db10_0;
E_00000219b01c8400/1 .event anyedge, v00000219b022dbb0_0;
E_00000219b01c8400 .event/or E_00000219b01c8400/0, E_00000219b01c8400/1;
S_00000219b0199c80 .scope module, "pc_jump_branch" "jump_branch" 3 32, 3 235 0, S_00000219b01d7390;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUOP";
    .port_info 1 /INPUT 32 "PCOUT";
    .port_info 2 /INPUT 8 "OFFSET";
    .port_info 3 /OUTPUT 32 "PCBRANCH";
v00000219b022dcf0_0 .net "ALUOP", 2 0, v00000219b022e650_0;  alias, 1 drivers
v00000219b022e5b0_0 .net "OFFSET", 7 0, L_00000219b02991d0;  alias, 1 drivers
v00000219b022e830_0 .var "OFFSET_EXTENDED", 31 0;
v00000219b022d4d0_0 .var "PCBRANCH", 31 0;
v00000219b022e150_0 .net "PCOUT", 31 0, L_00000219b0299310;  alias, 1 drivers
E_00000219b01c8780 .event anyedge, v00000219b01ccae0_0, v00000219b022e5b0_0;
S_00000219b0199e10 .scope module, "register_operation" "reg_file" 3 26, 5 89 0, S_00000219b01d7390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v00000219b022e010_0 .net "CLK", 0 0, v00000219b02328f0_0;  alias, 1 drivers
v00000219b022e8d0_0 .net "IN", 7 0, v00000219b01ce5c0_0;  alias, 1 drivers
v00000219b022dc50_0 .net "INADDRESS", 2 0, L_00000219b0299130;  alias, 1 drivers
v00000219b022e1f0_0 .var "OUT1", 7 0;
v00000219b022ed30_0 .net "OUT1ADDRESS", 2 0, L_00000219b0298190;  alias, 1 drivers
v00000219b022d6b0_0 .var "OUT2", 7 0;
v00000219b022eb50_0 .net "OUT2ADDRESS", 2 0, L_00000219b02989b0;  alias, 1 drivers
v00000219b022ebf0_0 .net "RESET", 0 0, v00000219b0231310_0;  alias, 1 drivers
v00000219b022ec90_0 .net "WRITE", 0 0, v00000219b022d890_0;  alias, 1 drivers
v00000219b022edd0_0 .net *"_ivl_10", 7 0, L_00000219b02994f0;  1 drivers
v00000219b022ee70_0 .net *"_ivl_12", 4 0, L_00000219b0299db0;  1 drivers
L_00000219b0240280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000219b022e470_0 .net *"_ivl_15", 1 0, L_00000219b0240280;  1 drivers
v00000219b022ef10_0 .net *"_ivl_3", 7 0, L_00000219b0299b30;  1 drivers
v00000219b022dd90_0 .net *"_ivl_5", 4 0, L_00000219b02984b0;  1 drivers
L_00000219b0240238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000219b022de30_0 .net *"_ivl_8", 1 0, L_00000219b0240238;  1 drivers
v00000219b022d610 .array "register", 7 0, 7 0;
E_00000219b01c7b40 .event posedge, v00000219b022e010_0;
E_00000219b01c8380 .event anyedge, L_00000219b02994f0, L_00000219b0299b30, v00000219b022eb50_0, v00000219b022ed30_0;
L_00000219b0299b30 .array/port v00000219b022d610, L_00000219b02984b0;
L_00000219b02984b0 .concat [ 3 2 0 0], L_00000219b0298190, L_00000219b0240238;
L_00000219b02994f0 .array/port v00000219b022d610, L_00000219b0299db0;
L_00000219b0299db0 .concat [ 3 2 0 0], L_00000219b02989b0, L_00000219b0240280;
S_00000219b0199fa0 .scope module, "sub_or_not" "compliment_mux" 3 28, 3 176 0, S_00000219b01d7390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "VALUE2";
    .port_info 1 /INPUT 8 "REGOUT2";
    .port_info 2 /INPUT 8 "REGOUT2COMPLIMENT";
    .port_info 3 /INPUT 1 "MUXREGOUT2";
v00000219b022d2f0_0 .net "MUXREGOUT2", 0 0, v00000219b022d070_0;  alias, 1 drivers
v00000219b022d390_0 .net "REGOUT2", 7 0, v00000219b022d6b0_0;  alias, 1 drivers
v00000219b022d430_0 .net "REGOUT2COMPLIMENT", 7 0, v00000219b022d930_0;  alias, 1 drivers
v00000219b022d750_0 .var "VALUE2", 7 0;
E_00000219b01c8100 .event anyedge, v00000219b022d070_0, v00000219b022d930_0, v00000219b022d110_0;
    .scope S_00000219b01bb4e0;
T_0 ;
    %wait E_00000219b01c7c40;
    %delay 1, 0;
    %load/vec4 v00000219b022e6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000219b022e650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022e510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022db10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022dbb0_0, 0, 1;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000219b022e650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022e510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022db10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022dbb0_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000219b022e650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022e510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022db10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022dbb0_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000219b022e650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022e510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022db10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022dbb0_0, 0, 1;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000219b022e650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022e510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022d070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022db10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022dbb0_0, 0, 1;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000219b022e650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022e510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022db10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022dbb0_0, 0, 1;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000219b022e650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022e510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022db10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022dbb0_0, 0, 1;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000219b022e650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022e510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022d070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022db10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022dbb0_0, 0, 1;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000219b022e650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022e510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022d070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022d890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b022db10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b022dbb0_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000219b0199e10;
T_1 ;
    %wait E_00000219b01c8380;
    %delay 2, 0;
    %load/vec4 v00000219b022ed30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000219b022d610, 4;
    %store/vec4 v00000219b022e1f0_0, 0, 8;
    %load/vec4 v00000219b022eb50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000219b022d610, 4;
    %store/vec4 v00000219b022d6b0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000219b0199e10;
T_2 ;
    %wait E_00000219b01c7b40;
    %load/vec4 v00000219b022ec90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000219b022ebf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v00000219b022e8d0_0;
    %load/vec4 v00000219b022dc50_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000219b022d610, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000219b0199e10;
T_3 ;
    %wait E_00000219b01c7b40;
    %load/vec4 v00000219b022ebf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000219b022d610, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000219b022d610, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000219b022d610, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000219b022d610, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000219b022d610, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000219b022d610, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000219b022d610, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000219b022d610, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000219b01b4e40;
T_4 ;
    %wait E_00000219b01c80c0;
    %delay 1, 0;
    %load/vec4 v00000219b022d110_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v00000219b022d930_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000219b0199fa0;
T_5 ;
    %wait E_00000219b01c8100;
    %load/vec4 v00000219b022d2f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000219b022d430_0;
    %store/vec4 v00000219b022d750_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000219b022d390_0;
    %store/vec4 v00000219b022d750_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000219b0190680;
T_6 ;
    %wait E_00000219b01c6c80;
    %load/vec4 v00000219b01cdd00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000219b01cdda0_0;
    %store/vec4 v00000219b01ccb80_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000219b01cd8a0_0;
    %store/vec4 v00000219b01ccb80_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000219b01b4b20;
T_7 ;
    %wait E_00000219b01c7200;
    %load/vec4 v00000219b01ccae0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000219b01ce7a0_0;
    %store/vec4 v00000219b01ce5c0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000219b01ccae0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v00000219b01ce0c0_0;
    %store/vec4 v00000219b01ce5c0_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000219b01ccae0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v00000219b01ce340_0;
    %store/vec4 v00000219b01ce5c0_0, 0, 8;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000219b01ccae0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v00000219b01cd1c0_0;
    %store/vec4 v00000219b01ce5c0_0, 0, 8;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v00000219b01cd1c0_0;
    %store/vec4 v00000219b01ce5c0_0, 0, 8;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000219b01909a0;
T_8 ;
    %wait E_00000219b01c78c0;
    %load/vec4 v00000219b01cd940_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219b01ce660_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b01ce660_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000219b0199c80;
T_9 ;
    %wait E_00000219b01c8780;
    %load/vec4 v00000219b022e5b0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000219b022e5b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000219b022e830_0, 0, 32;
    %load/vec4 v00000219b022e830_0;
    %muli 4, 0, 32;
    %store/vec4 v00000219b022e830_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v00000219b022e150_0;
    %load/vec4 v00000219b022e830_0;
    %add;
    %store/vec4 v00000219b022d4d0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000219b01bb800;
T_10 ;
    %wait E_00000219b01c8400;
    %load/vec4 v00000219b022da70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000219b022d7f0_0;
    %store/vec4 v00000219b022d1b0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000219b022e3d0_0;
    %load/vec4 v00000219b022ea10_0;
    %and;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v00000219b022d7f0_0;
    %store/vec4 v00000219b022d1b0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000219b022d9d0_0;
    %store/vec4 v00000219b022d1b0_0, 0, 32;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000219b01d7390;
T_11 ;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v00000219b02327b0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_00000219b01d7390;
T_12 ;
    %wait E_00000219b01c7b40;
    %load/vec4 v00000219b0232c10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %delay 1, 0;
    %load/vec4 v00000219b0231270_0;
    %store/vec4 v00000219b02327b0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000219b02327b0_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000219b01d6fb0;
T_13 ;
    %vpi_call 2 40 "$readmemb", "instr_mem00.mem", v00000219b0231090 {0 0 0};
    %end;
    .thread T_13;
    .scope S_00000219b01d6fb0;
T_14 ;
    %vpi_call 2 54 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000219b01d6fb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b02328f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219b0231310_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000219b01d6fb0;
T_15 ;
    %delay 4, 0;
    %load/vec4 v00000219b02328f0_0;
    %inv;
    %store/vec4 v00000219b02328f0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
