$date
	Thu Jun 19 21:52:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module softmax8_tb $end
$var wire 64 ! outputs [63:0] $end
$var wire 1 " done $end
$var parameter 32 # DATA_WIDTH $end
$var parameter 32 $ NODES $end
$var reg 1 % clk $end
$var reg 64 & inputs [63:0] $end
$var reg 1 ' reset $end
$var integer 32 ( i [31:0] $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 64 ) inputs [63:0] $end
$var wire 1 ' reset $end
$var parameter 32 * DATA_WIDTH $end
$var parameter 32 + NODES $end
$var parameter 32 , S_DIV $end
$var parameter 32 - S_DONE $end
$var parameter 32 . S_EXP $end
$var parameter 32 / S_IDLE $end
$var parameter 32 0 S_SUM $end
$var reg 1 " done $end
$var reg 24 1 exp_sum [23:0] $end
$var reg 9 2 idx [8:0] $end
$var reg 64 3 outputs [63:0] $end
$var reg 3 4 state [2:0] $end
$var integer 32 5 i [31:0] $end
$scope function exp_lut $end
$var reg 8 6 abs_x [7:0] $end
$var reg 8 7 x [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 0
b0 /
b1 .
b100 -
b11 ,
b1000 +
b1000 *
b1000 $
b1000 #
$end
#0
$dumpvars
bx 7
bx 6
bx 5
b0 4
bx 3
b0 2
b0 1
b0 )
bx (
1'
b0 &
0%
0"
bx !
$end
#5000
1%
#10000
0%
#15000
1%
#20000
0%
b100000000111000001100000010100000100000000110000001000000001 &
b100000000111000001100000010100000100000000110000001000000001 )
b1000 (
0'
#25000
b1 4
b1000 5
1%
#30000
0%
#35000
b1 2
b1 6
b1 7
1%
#40000
0%
#45000
b10 2
b10 6
b10 7
1%
#50000
0%
#55000
b11 2
b11 6
b11 7
1%
#60000
0%
#65000
b100 2
b100 6
b100 7
1%
#70000
0%
#75000
b101 2
b101 6
b101 7
1%
#80000
0%
#85000
b110 2
b110 6
b110 7
1%
#90000
0%
#95000
b111 2
b111 6
b111 7
1%
#100000
0%
#105000
b10 4
b0 2
b1000 6
b1000 7
1%
#110000
0%
#115000
b11 4
b100011001011001 1
b1000 5
1%
#120000
0%
#125000
b100 4
b10001001111010010000110011000001010001110001101000001001 !
b10001001111010010000110011000001010001110001101000001001 3
b1000 5
1%
#130000
0%
#135000
b1000 (
1"
1%
#140000
0%
#145000
1%
#150000
0%
#155000
1%
