;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	MOV -1, <-26
	SUB 421, 1
	ADD <10, 890
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <-742
	SUB 2, 20
	ADD 20, 0
	ADD <300, 90
	SPL 0, <-742
	SPL 0, <-742
	MOV -1, <-26
	SUB 0, <2
	SUB 0, <2
	SLT 480, 0
	SPL 40, 571
	SUB 0, 1
	MOV 1, <20
	ADD #129, 109
	MOV @121, 106
	ADD 20, 0
	SUB @21, 6
	SUB @21, 6
	SUB @21, 6
	SUB @21, 6
	MOV @121, 106
	SUB 421, 1
	DJN -1, @-20
	MOV -1, <-26
	ADD -130, 9
	SLT 0, 0
	DJN -1, @-20
	DJN -1, @-20
	ADD <10, 890
	JMZ <121, 106
	JMZ <121, 106
	SUB 2, 20
	SUB 2, 20
	MOV -1, <-26
	MOV -1, <-26
	SUB 2, 20
	MOV -1, <-26
	SUB 421, 1
	ADD <10, 890
	SPL 0, <-54
