<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='151' u='c' c='_ZN4llvm16RegisterBankInfo12ValueMappingC1Ev'/>
<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='156' ll='157' type='void llvm::RegisterBankInfo::ValueMapping::ValueMapping(const llvm::RegisterBankInfo::PartialMapping * BreakDown, unsigned int NumBreakDowns)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='153'>/// Initialize a ValueMapping with the given parameter.
    /// \p BreakDown needs to have a life time at least as long
    /// as this instance.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='38' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='42' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='43' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='44' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='46' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='47' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='48' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='50' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='51' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='52' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='54' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='55' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='56' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='58' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='59' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='60' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='62' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='63' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='64' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='66' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='67' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='68' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='70' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='71' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='72' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='77' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='78' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='80' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='81' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='83' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='84' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='86' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='87' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='89' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='90' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='92' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='93' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='95' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='96' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='99' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='100' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='102' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='103' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='105' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='106' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='108' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='109' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='111' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='112' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='62' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='65' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='68' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='69' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='70' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='71' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='72' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='73' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='74' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='75' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='76' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='77' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='80' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='81' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='82' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='83' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='84' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='85' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='86' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='87' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='88' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='89' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='90' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='91' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='108' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='109' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='110' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='112' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='113' u='c'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='77' u='c'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='79' u='c'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='80' u='c'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='81' u='c'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='83' u='c'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='84' u='c'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='85' u='c'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='87' u='c'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='88' u='c'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='89' u='c'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='47' u='c'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='49' u='c'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='50' u='c'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='51' u='c'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='53' u='c'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='54' u='c'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='55' u='c'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='57' u='c'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='58' u='c'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='59' u='c'/>
