{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737062962178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737062962178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 18:29:22 2025 " "Processing started: Thu Jan 16 18:29:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737062962178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737062962178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737062962178 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737062962620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737062962682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737062962682 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1737062962682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737062962682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737062962682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1737062962714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "signextend.v 1 1 " "Using design file signextend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "signextend.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/signextend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737062962761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1737062962761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:sign_ext " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:sign_ext\"" {  } { { "cpu.v" "sign_ext" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737062962761 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somadorcompleto.v 2 2 " "Using design file somadorcompleto.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "somadorcompleto.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/somadorcompleto.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737062962776 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder1Bit " "Found entity 2: FullAdder1Bit" {  } { { "somadorcompleto.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/somadorcompleto.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737062962776 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1737062962776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto SomadorCompleto:adder_inst " "Elaborating entity \"SomadorCompleto\" for hierarchy \"SomadorCompleto:adder_inst\"" {  } { { "cpu.v" "adder_inst" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737062962776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder1Bit SomadorCompleto:adder_inst\|FullAdder1Bit:adder_bits\[0\].adder " "Elaborating entity \"FullAdder1Bit\" for hierarchy \"SomadorCompleto:adder_inst\|FullAdder1Bit:adder_bits\[0\].adder\"" {  } { { "somadorcompleto.v" "adder_bits\[0\].adder" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/somadorcompleto.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737062962776 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737062962839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1737062962839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"PC:pc_inst\"" {  } { { "cpu.v" "pc_inst" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737062962839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pc.v(18) " "Verilog HDL assignment warning at pc.v(18): truncated value with size 32 to match size of target (4)" {  } { { "pc.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/pc.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1737062962839 "|cpu|PC:pc_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "meminstrucao.v 1 1 " "Using design file meminstrucao.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MemInstrucao " "Found entity 1: MemInstrucao" {  } { { "meminstrucao.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/meminstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737062962854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1737062962854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInstrucao MemInstrucao:im_inst " "Elaborating entity \"MemInstrucao\" for hierarchy \"MemInstrucao:im_inst\"" {  } { { "cpu.v" "im_inst" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737062962854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 meminstrucao.v(15) " "Verilog HDL assignment warning at meminstrucao.v(15): truncated value with size 32 to match size of target (8)" {  } { { "meminstrucao.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/meminstrucao.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1737062962870 "|cpu|MemInstrucao:im_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 meminstrucao.v(16) " "Verilog HDL assignment warning at meminstrucao.v(16): truncated value with size 32 to match size of target (8)" {  } { { "meminstrucao.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/meminstrucao.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1737062962870 "|cpu|MemInstrucao:im_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 meminstrucao.v(18) " "Verilog HDL assignment warning at meminstrucao.v(18): truncated value with size 32 to match size of target (8)" {  } { { "meminstrucao.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/meminstrucao.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1737062962870 "|cpu|MemInstrucao:im_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 meminstrucao.v(19) " "Verilog HDL assignment warning at meminstrucao.v(19): truncated value with size 32 to match size of target (8)" {  } { { "meminstrucao.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/meminstrucao.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1737062962870 "|cpu|MemInstrucao:im_inst"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory meminstrucao.v(14) " "Verilog HDL warning at meminstrucao.v(14): initial value for variable memory should be constant" {  } { { "meminstrucao.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/meminstrucao.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1737062962870 "|cpu|MemInstrucao:im_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.v 1 1 " "Using design file registrador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737062962886 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1737062962886 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "registrador registrador.v(13) " "Verilog HDL Parameter Declaration warning at registrador.v(13): Parameter Declaration in module \"registrador\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "registrador.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/registrador.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1737062962886 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "registrador registrador.v(14) " "Verilog HDL Parameter Declaration warning at registrador.v(14): Parameter Declaration in module \"registrador\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "registrador.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/registrador.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1737062962886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:reg_bank " "Elaborating entity \"registrador\" for hierarchy \"registrador:reg_bank\"" {  } { { "cpu.v" "reg_bank" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737062962886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:mux\"" {  } { { "cpu.v" "mux" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737062962886 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.v 1 1 " "Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/ula.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737062962901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1737062962901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:alu " "Elaborating entity \"ULA\" for hierarchy \"ULA:alu\"" {  } { { "cpu.v" "alu" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737062962901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto ULA:alu\|SomadorCompleto:arith_unit " "Elaborating entity \"SomadorCompleto\" for hierarchy \"ULA:alu\|SomadorCompleto:arith_unit\"" {  } { { "ula.v" "arith_unit" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/ula.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737062962901 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[31\] " "Net \"ALUResult\[31\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[31\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[30\] " "Net \"ALUResult\[30\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[30\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[29\] " "Net \"ALUResult\[29\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[29\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[28\] " "Net \"ALUResult\[28\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[28\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[27\] " "Net \"ALUResult\[27\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[27\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[26\] " "Net \"ALUResult\[26\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[26\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[25\] " "Net \"ALUResult\[25\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[25\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[24\] " "Net \"ALUResult\[24\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[24\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[23\] " "Net \"ALUResult\[23\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[23\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[22\] " "Net \"ALUResult\[22\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[22\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[21\] " "Net \"ALUResult\[21\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[21\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[20\] " "Net \"ALUResult\[20\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[20\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[19\] " "Net \"ALUResult\[19\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[19\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[18\] " "Net \"ALUResult\[18\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[18\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[17\] " "Net \"ALUResult\[17\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[17\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[16\] " "Net \"ALUResult\[16\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[16\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[31\] " "Net \"ALUResult\[31\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[31\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[30\] " "Net \"ALUResult\[30\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[30\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[29\] " "Net \"ALUResult\[29\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[29\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[28\] " "Net \"ALUResult\[28\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[28\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[27\] " "Net \"ALUResult\[27\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[27\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[26\] " "Net \"ALUResult\[26\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[26\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[25\] " "Net \"ALUResult\[25\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[25\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[24\] " "Net \"ALUResult\[24\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[24\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[23\] " "Net \"ALUResult\[23\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[23\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[22\] " "Net \"ALUResult\[22\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[22\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[21\] " "Net \"ALUResult\[21\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[21\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[20\] " "Net \"ALUResult\[20\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[20\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[19\] " "Net \"ALUResult\[19\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[19\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[18\] " "Net \"ALUResult\[18\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[18\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[17\] " "Net \"ALUResult\[17\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[17\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[16\] " "Net \"ALUResult\[16\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[16\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[31\] " "Net \"ALUResult\[31\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[31\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[30\] " "Net \"ALUResult\[30\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[30\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[29\] " "Net \"ALUResult\[29\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[29\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[28\] " "Net \"ALUResult\[28\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[28\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[27\] " "Net \"ALUResult\[27\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[27\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[26\] " "Net \"ALUResult\[26\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[26\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[25\] " "Net \"ALUResult\[25\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[25\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[24\] " "Net \"ALUResult\[24\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[24\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[23\] " "Net \"ALUResult\[23\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[23\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[22\] " "Net \"ALUResult\[22\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[22\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[21\] " "Net \"ALUResult\[21\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[21\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[20\] " "Net \"ALUResult\[20\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[20\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[19\] " "Net \"ALUResult\[19\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[19\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[18\] " "Net \"ALUResult\[18\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[18\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[17\] " "Net \"ALUResult\[17\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[17\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[16\] " "Net \"ALUResult\[16\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[16\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962979 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[31\] " "Net \"PCValue\[31\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[31\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[30\] " "Net \"PCValue\[30\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[30\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[29\] " "Net \"PCValue\[29\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[29\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[28\] " "Net \"PCValue\[28\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[28\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[27\] " "Net \"PCValue\[27\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[27\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[26\] " "Net \"PCValue\[26\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[26\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[25\] " "Net \"PCValue\[25\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[25\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[24\] " "Net \"PCValue\[24\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[24\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[23\] " "Net \"PCValue\[23\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[23\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[22\] " "Net \"PCValue\[22\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[22\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[21\] " "Net \"PCValue\[21\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[21\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[20\] " "Net \"PCValue\[20\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[20\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[19\] " "Net \"PCValue\[19\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[19\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[18\] " "Net \"PCValue\[18\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[18\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[17\] " "Net \"PCValue\[17\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[17\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[16\] " "Net \"PCValue\[16\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[16\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[15\] " "Net \"PCValue\[15\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[15\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[14\] " "Net \"PCValue\[14\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[14\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[13\] " "Net \"PCValue\[13\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[13\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[12\] " "Net \"PCValue\[12\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[12\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[11\] " "Net \"PCValue\[11\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[11\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[10\] " "Net \"PCValue\[10\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[10\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[9\] " "Net \"PCValue\[9\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[9\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[8\] " "Net \"PCValue\[8\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[8\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[7\] " "Net \"PCValue\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[7\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[6\] " "Net \"PCValue\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[6\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[5\] " "Net \"PCValue\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[5\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[4\] " "Net \"PCValue\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[4\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[31\] " "Net \"ALUResult\[31\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[31\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[30\] " "Net \"ALUResult\[30\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[30\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[29\] " "Net \"ALUResult\[29\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[29\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[28\] " "Net \"ALUResult\[28\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[28\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[27\] " "Net \"ALUResult\[27\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[27\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[26\] " "Net \"ALUResult\[26\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[26\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[25\] " "Net \"ALUResult\[25\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[25\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[24\] " "Net \"ALUResult\[24\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[24\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[23\] " "Net \"ALUResult\[23\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[23\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[22\] " "Net \"ALUResult\[22\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[22\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[21\] " "Net \"ALUResult\[21\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[21\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[20\] " "Net \"ALUResult\[20\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[20\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[19\] " "Net \"ALUResult\[19\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[19\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[18\] " "Net \"ALUResult\[18\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[18\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[17\] " "Net \"ALUResult\[17\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[17\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[16\] " "Net \"ALUResult\[16\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[16\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[31\] " "Net \"PCValue\[31\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[31\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[30\] " "Net \"PCValue\[30\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[30\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[29\] " "Net \"PCValue\[29\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[29\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[28\] " "Net \"PCValue\[28\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[28\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[27\] " "Net \"PCValue\[27\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[27\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[26\] " "Net \"PCValue\[26\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[26\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[25\] " "Net \"PCValue\[25\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[25\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[24\] " "Net \"PCValue\[24\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[24\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[23\] " "Net \"PCValue\[23\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[23\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[22\] " "Net \"PCValue\[22\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[22\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[21\] " "Net \"PCValue\[21\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[21\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[20\] " "Net \"PCValue\[20\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[20\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[19\] " "Net \"PCValue\[19\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[19\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[18\] " "Net \"PCValue\[18\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[18\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[17\] " "Net \"PCValue\[17\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[17\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[16\] " "Net \"PCValue\[16\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[16\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[15\] " "Net \"PCValue\[15\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[15\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[14\] " "Net \"PCValue\[14\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[14\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[13\] " "Net \"PCValue\[13\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[13\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[12\] " "Net \"PCValue\[12\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[12\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[11\] " "Net \"PCValue\[11\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[11\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[10\] " "Net \"PCValue\[10\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[10\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[9\] " "Net \"PCValue\[9\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[9\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[8\] " "Net \"PCValue\[8\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[8\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[7\] " "Net \"PCValue\[7\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[7\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[6\] " "Net \"PCValue\[6\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[6\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[5\] " "Net \"PCValue\[5\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[5\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCValue\[4\] " "Net \"PCValue\[4\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "PCValue\[4\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[31\] " "Net \"ALUResult\[31\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[31\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[30\] " "Net \"ALUResult\[30\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[30\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[29\] " "Net \"ALUResult\[29\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[29\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[28\] " "Net \"ALUResult\[28\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[28\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[27\] " "Net \"ALUResult\[27\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[27\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[26\] " "Net \"ALUResult\[26\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[26\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[25\] " "Net \"ALUResult\[25\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[25\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[24\] " "Net \"ALUResult\[24\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[24\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[23\] " "Net \"ALUResult\[23\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[23\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[22\] " "Net \"ALUResult\[22\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[22\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[21\] " "Net \"ALUResult\[21\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[21\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[20\] " "Net \"ALUResult\[20\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[20\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[19\] " "Net \"ALUResult\[19\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[19\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[18\] " "Net \"ALUResult\[18\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[18\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[17\] " "Net \"ALUResult\[17\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[17\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUResult\[16\] " "Net \"ALUResult\[16\]\" is missing source, defaulting to GND" {  } { { "cpu.v" "ALUResult\[16\]" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1737062962995 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1737062963323 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1737062963340 "|cpu|HEX1[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1737062963340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1737062963580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963580 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737062963611 "|cpu|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1737062963611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1737062963611 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1737062963611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1737062963611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1737062963611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737062963658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 18:29:23 2025 " "Processing ended: Thu Jan 16 18:29:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737062963658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737062963658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737062963658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737062963658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737062964777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737062964777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 18:29:24 2025 " "Processing started: Thu Jan 16 18:29:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737062964777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737062964777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737062964777 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737062964886 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1737062964886 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1737062964886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1737062964964 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737062964964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737062965002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737062965002 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737062965049 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737062965065 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737062965681 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737062965681 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737062965681 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737062965681 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737062965681 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737062965681 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737062965681 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "No exact pin location assignment(s) for 46 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Pin SW\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Pin SW\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Pin SW\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Pin SW\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Pin SW\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[6\] " "Pin HEX7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[6] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[5\] " "Pin HEX7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[5] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[4\] " "Pin HEX7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[4] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[3\] " "Pin HEX7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[3] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[2\] " "Pin HEX7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[2] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[1\] " "Pin HEX7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[1] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[0\] " "Pin HEX7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[0] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[6\] " "Pin HEX6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[6] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[5\] " "Pin HEX6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[5] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[4\] " "Pin HEX6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[4] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[3\] " "Pin HEX6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[3] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[2\] " "Pin HEX6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[2] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[1\] " "Pin HEX6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[1] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[0\] " "Pin HEX6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[0] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Pin SW\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[17\] " "Pin SW\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[16\] " "Pin SW\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737062965806 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1737062965806 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1737062965916 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1737062965916 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1737062965916 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[17\] (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node SW\[17\] (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737062965934 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737062965934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[16\] (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node SW\[16\] (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737062965934 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "cpu.v" "" { Text "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/cpu.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737062965934 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737062965981 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737062965981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737062965981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737062965981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737062965981 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737062965981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737062965981 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737062965981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737062965981 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1737062965981 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737062965981 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 3.3V 16 28 0 " "Number of I/O pins in group: 44 (unused VREF, 3.3V VCCIO, 16 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1737062965996 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1737062965996 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1737062965996 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737062965996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737062965996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737062965996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737062965996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737062965996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737062965996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737062965996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737062965996 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1737062965996 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1737062965996 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737062966012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737062967586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737062967648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737062967664 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737062968039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737062968039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737062968086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1737062968920 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737062968920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737062969170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1737062969170 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737062969170 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1737062969170 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737062969170 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737062969186 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1737062969186 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737062969264 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737062969264 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737062969342 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737062969660 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1737062969769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/output_files/cpu.fit.smsg " "Generated suppressed messages file E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737062969863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737062969973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 18:29:29 2025 " "Processing ended: Thu Jan 16 18:29:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737062969973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737062969973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737062969973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737062969973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737062970869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737062970869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 18:29:30 2025 " "Processing started: Thu Jan 16 18:29:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737062970869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737062970869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737062970869 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1737062972191 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737062972253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737062972809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 18:29:32 2025 " "Processing ended: Thu Jan 16 18:29:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737062972809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737062972809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737062972809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737062972809 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737062973403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737062973940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737062973940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 18:29:33 2025 " "Processing started: Thu Jan 16 18:29:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737062973940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737062973940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737062973940 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1737062974065 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737062974268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1737062974315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1737062974315 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1737062974393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1737062974393 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[17\] SW\[17\] " "create_clock -period 1.000 -name SW\[17\] SW\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974393 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974393 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1737062974393 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1737062974393 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1737062974409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.417 " "Worst-case setup slack is -0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.417        -0.683 SW\[17\]  " "   -0.417        -0.683 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737062974409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 SW\[17\]  " "    0.391         0.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737062974409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1737062974409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1737062974409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 SW\[17\]  " "   -1.380        -5.380 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737062974424 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1737062974440 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1737062974440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.359 " "Worst-case setup slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 SW\[17\]  " "    0.359         0.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737062974456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 SW\[17\]  " "    0.215         0.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737062974456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1737062974456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1737062974456 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1737062974456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 SW\[17\]  " "   -1.380        -5.380 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737062974471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737062974471 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1737062974487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1737062974502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1737062974502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737062974555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 18:29:34 2025 " "Processing ended: Thu Jan 16 18:29:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737062974555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737062974555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737062974555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737062974555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737062975497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737062975497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 18:29:35 2025 " "Processing started: Thu Jan 16 18:29:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737062975497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737062975497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737062975497 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "cpu.svo\", \"cpu_fast.svo cpu_v.sdo cpu_v_fast.sdo E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/simulation/modelsim/ simulation " "Generated files \"cpu.svo\", \"cpu_fast.svo\", \"cpu_v.sdo\" and \"cpu_v_fast.sdo\" in directory \"E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1737062975868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737062975915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 18:29:35 2025 " "Processing ended: Thu Jan 16 18:29:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737062975915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737062975915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737062975915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737062975915 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 199 s " "Quartus II Full Compilation was successful. 0 errors, 199 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737062976511 ""}
