Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Wed Dec 15 12:20:30 2021
| Host         : DESKTOP-UO8LOIU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Bresenham_control_sets_placed.rpt
| Design       : Bresenham
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              38 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------+------------------------+------------------+----------------+--------------+
|  Clk_IBUF_BUFG | Plotting_i_1_n_0       | DifferenceY[8]_i_1_n_0 |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG |                        |                        |                3 |              3 |         1.00 |
|  Clk_IBUF_BUFG | NextY[8]_i_1_n_0       |                        |                4 |              9 |         2.25 |
|  Clk_IBUF_BUFG | NextX[9]_i_1_n_0       |                        |                3 |             10 |         3.33 |
|  Clk_IBUF_BUFG | DifferenceY[8]_i_1_n_0 |                        |                7 |             19 |         2.71 |
|  Clk_IBUF_BUFG | State_reg_n_0          | Error[31]_i_1_n_0      |                6 |             19 |         3.17 |
|  Clk_IBUF_BUFG | Error[31]_i_2_n_0      | Error[31]_i_1_n_0      |               12 |             32 |         2.67 |
+----------------+------------------------+------------------------+------------------+----------------+--------------+


