
library	IEEE;
use IEEE.std_logic_1164.all;

-- Entity (Interface)
entity mux_gate is
	port(
		a	:	in 	std_logic;
		b	:	in		std_logic;
		sel:	in 	std_logic;
		x	:	out	std_logic
	);
end entity;

-- Architecture (Implementation)
architecture arch of mux_gate is
signal x1, x2 : std_logic;

begin
	x1 <= ( not sel ) and a;
	x2 <= sel and b;
	x <= x1 or x2;
end architecture;	
