# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../decoder_2-4.srcs/sources_1/new/and3.vhd" \
"../../../../decoder_2-4.srcs/sources_1/new/decoder_2to4.vhd" \
"../../../../decoder_2-4.srcs/sources_1/new/inv.vhd" \
"../../../../decoder_2-4.srcs/sim_1/new/tb_decoder_2to4.vhd" \

# Do not sort compile order
nosort
