
*** Running vivado
    with args -log zcu106_int_meas_plat_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu106_int_meas_plat_wrapper.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source zcu106_int_meas_plat_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top zcu106_int_meas_plat_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29540
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2989.453 ; gain = 149.797 ; free physical = 13961 ; free virtual = 24235
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zcu106_int_meas_plat_wrapper' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/hdl/zcu106_int_meas_plat_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'zcu106_int_meas_plat' declared at '/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:1973' bound to instance 'yZynq' of component 'zcu106_int_meas_plat' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/hdl/zcu106_int_meas_plat_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'zcu106_int_meas_plat' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:1987]
INFO: [Synth 8-3491] module 'zcu106_int_meas_plat_axi_gpio_0_1' declared at '/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_axi_gpio_0_1_stub.vhdl:5' bound to instance 'interr_source_gpio' of component 'zcu106_int_meas_plat_axi_gpio_0_1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:2277]
INFO: [Synth 8-638] synthesizing module 'zcu106_int_meas_plat_axi_gpio_0_1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_axi_gpio_0_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'zcu106_int_meas_plat_axi_gpio_0_0' declared at '/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_axi_gpio_0_0_stub.vhdl:5' bound to instance 'output_external_gpio' of component 'zcu106_int_meas_plat_axi_gpio_0_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:2300]
INFO: [Synth 8-638] synthesizing module 'zcu106_int_meas_plat_axi_gpio_0_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'zcu106_int_meas_plat_ps8_0_axi_periph_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:1341]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_23Y9HV' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_23Y9HV' (1#1) [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_GN3T0B' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_GN3T0B' (2#1) [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CZZ40H' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:281]
INFO: [Synth 8-3491] module 'zcu106_int_meas_plat_auto_ds_0' declared at '/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu106_int_meas_plat_auto_ds_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:574]
INFO: [Synth 8-638] synthesizing module 'zcu106_int_meas_plat_auto_ds_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'zcu106_int_meas_plat_auto_pc_0' declared at '/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'zcu106_int_meas_plat_auto_pc_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:653]
INFO: [Synth 8-638] synthesizing module 'zcu106_int_meas_plat_auto_pc_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CZZ40H' (3#1) [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:281]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1343OYH' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:782]
INFO: [Synth 8-3491] module 'zcu106_int_meas_plat_auto_ds_1' declared at '/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu106_int_meas_plat_auto_ds_1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:1075]
INFO: [Synth 8-638] synthesizing module 'zcu106_int_meas_plat_auto_ds_1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'zcu106_int_meas_plat_auto_pc_1' declared at '/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'zcu106_int_meas_plat_auto_pc_1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:1154]
INFO: [Synth 8-638] synthesizing module 'zcu106_int_meas_plat_auto_pc_1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1343OYH' (4#1) [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:782]
INFO: [Synth 8-3491] module 'zcu106_int_meas_plat_xbar_0' declared at '/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu106_int_meas_plat_xbar_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:1889]
INFO: [Synth 8-638] synthesizing module 'zcu106_int_meas_plat_xbar_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'zcu106_int_meas_plat_ps8_0_axi_periph_0' (5#1) [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:1341]
INFO: [Synth 8-3491] module 'zcu106_int_meas_plat_rst_ps8_0_99M_0' declared at '/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_rst_ps8_0_99M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_99M' of component 'zcu106_int_meas_plat_rst_ps8_0_99M_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:2444]
INFO: [Synth 8-638] synthesizing module 'zcu106_int_meas_plat_rst_ps8_0_99M_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_rst_ps8_0_99M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu106_int_meas_plat_zynq_ultra_ps_e_0_0' declared at '/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu106_int_meas_plat_zynq_ultra_ps_e_0_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:2457]
INFO: [Synth 8-638] synthesizing module 'zcu106_int_meas_plat_zynq_ultra_ps_e_0_0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/.Xil/Vivado-29387-oppy/realtime/zcu106_int_meas_plat_zynq_ultra_ps_e_0_0_stub.vhdl:99]
INFO: [Synth 8-256] done synthesizing module 'zcu106_int_meas_plat' (6#1) [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/synth/zcu106_int_meas_plat.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'parallel_trace_adapter' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:145]
	Parameter gPlatform bound to: ULTRASCALE - type: string 
	Parameter gBitsIn bound to: 16 - type: integer 
	Parameter gBitsOut bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr_buffer' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:54]
	Parameter gPlatform bound to: ULTRASCALE - type: string 
	Parameter gBits bound to: 16 - type: integer 
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
INFO: [Synth 8-6157] synthesizing module 'ODDRE1' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ODDRE1' (7#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'ddr_buffer' (8#1) [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:54]
INFO: [Synth 8-638] synthesizing module 'ddr_buffer__parameterized0' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:54]
	Parameter gPlatform bound to: ULTRASCALE - type: string 
	Parameter gBits bound to: 1 - type: integer 
	Parameter SRVAL bound to: 1'b1 
INFO: [Synth 8-3491] module 'ODDRE1' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74800' bound to instance 'yOddre1' of component 'ODDRE1' [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'ddr_buffer__parameterized0' (8#1) [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element eDirect.rData1_reg was removed.  [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'parallel_trace_adapter' (9#1) [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/sources_1/new/parallel_trace_adapter.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'zcu106_int_meas_plat_wrapper' (10#1) [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/hdl/zcu106_int_meas_plat_wrapper.vhd:24]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_1343OYH is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_1343OYH is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1CZZ40H is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1CZZ40H is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_GN3T0B is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_GN3T0B is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_GN3T0B is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_GN3T0B is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_23Y9HV is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_23Y9HV is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_23Y9HV is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_23Y9HV is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.391 ; gain = 203.734 ; free physical = 13675 ; free virtual = 23957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.203 ; gain = 221.547 ; free physical = 14535 ; free virtual = 24818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.203 ; gain = 221.547 ; free physical = 14535 ; free virtual = 24818
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3071.109 ; gain = 0.000 ; free physical = 14539 ; free virtual = 24822
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_rst_ps8_0_99M_0/zcu106_int_meas_plat_rst_ps8_0_99M_0/zcu106_int_meas_plat_rst_ps8_0_99M_0_in_context.xdc] for cell 'yZynq/rst_ps8_0_99M'
Finished Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_rst_ps8_0_99M_0/zcu106_int_meas_plat_rst_ps8_0_99M_0/zcu106_int_meas_plat_rst_ps8_0_99M_0_in_context.xdc] for cell 'yZynq/rst_ps8_0_99M'
Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_axi_gpio_0_0/zcu106_int_meas_plat_axi_gpio_0_0/zcu106_int_meas_plat_axi_gpio_0_0_in_context.xdc] for cell 'yZynq/output_external_gpio'
Finished Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_axi_gpio_0_0/zcu106_int_meas_plat_axi_gpio_0_0/zcu106_int_meas_plat_axi_gpio_0_0_in_context.xdc] for cell 'yZynq/output_external_gpio'
Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_axi_gpio_0_1/zcu106_int_meas_plat_axi_gpio_0_1/zcu106_int_meas_plat_axi_gpio_0_1_in_context.xdc] for cell 'yZynq/interr_source_gpio'
Finished Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_axi_gpio_0_1/zcu106_int_meas_plat_axi_gpio_0_1/zcu106_int_meas_plat_axi_gpio_0_1_in_context.xdc] for cell 'yZynq/interr_source_gpio'
Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_xbar_0/zcu106_int_meas_plat_xbar_0/zcu106_int_meas_plat_xbar_0_in_context.xdc] for cell 'yZynq/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_xbar_0/zcu106_int_meas_plat_xbar_0/zcu106_int_meas_plat_xbar_0_in_context.xdc] for cell 'yZynq/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_auto_ds_0/zcu106_int_meas_plat_auto_ds_0/zcu106_int_meas_plat_auto_ds_0_in_context.xdc] for cell 'yZynq/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_auto_ds_0/zcu106_int_meas_plat_auto_ds_0/zcu106_int_meas_plat_auto_ds_0_in_context.xdc] for cell 'yZynq/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_auto_pc_0/zcu106_int_meas_plat_auto_pc_0/zcu106_int_meas_plat_auto_pc_1_in_context.xdc] for cell 'yZynq/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_auto_pc_0/zcu106_int_meas_plat_auto_pc_0/zcu106_int_meas_plat_auto_pc_1_in_context.xdc] for cell 'yZynq/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_auto_ds_1/zcu106_int_meas_plat_auto_ds_1/zcu106_int_meas_plat_auto_ds_0_in_context.xdc] for cell 'yZynq/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_auto_ds_1/zcu106_int_meas_plat_auto_ds_1/zcu106_int_meas_plat_auto_ds_0_in_context.xdc] for cell 'yZynq/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_auto_pc_1/zcu106_int_meas_plat_auto_pc_1/zcu106_int_meas_plat_auto_pc_1_in_context.xdc] for cell 'yZynq/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_auto_pc_1/zcu106_int_meas_plat_auto_pc_1/zcu106_int_meas_plat_auto_pc_1_in_context.xdc] for cell 'yZynq/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_zynq_ultra_ps_e_0_0/zcu106_int_meas_plat_zynq_ultra_ps_e_0_0/zcu106_int_meas_plat_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'yZynq/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.gen/sources_1/bd/zcu106_int_meas_plat/ip/zcu106_int_meas_plat_zynq_ultra_ps_e_0_0/zcu106_int_meas_plat_zynq_ultra_ps_e_0_0/zcu106_int_meas_plat_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'yZynq/zynq_ultra_ps_e_0'
Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[31]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[30]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[29]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[28]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[27]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[26]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[25]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[24]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[23]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[22]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[21]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[20]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[19]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[18]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[17]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'TRACE_DATA[16]'. [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc:59]
Finished Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/zcu106_int_meas_plat_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zcu106_int_meas_plat_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zcu106_int_meas_plat_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.859 ; gain = 0.000 ; free physical = 14484 ; free virtual = 24782
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  ODDRE1 => OSERDESE3: 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.859 ; gain = 0.000 ; free physical = 14483 ; free virtual = 24781
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3218.859 ; gain = 379.203 ; free physical = 14565 ; free virtual = 24858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3218.859 ; gain = 379.203 ; free physical = 14569 ; free virtual = 24862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for yZynq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for yZynq/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for yZynq/output_external_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for yZynq/interr_source_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for yZynq/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for yZynq/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for yZynq/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for yZynq/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for yZynq/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for yZynq/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for yZynq/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3218.859 ; gain = 379.203 ; free physical = 14569 ; free virtual = 24862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3218.859 ; gain = 379.203 ; free physical = 14568 ; free virtual = 24863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module zcu106_int_meas_plat_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3218.859 ; gain = 379.203 ; free physical = 14550 ; free virtual = 24854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3596.602 ; gain = 756.945 ; free physical = 13908 ; free virtual = 24238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3597.602 ; gain = 757.945 ; free physical = 13907 ; free virtual = 24238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3617.641 ; gain = 777.984 ; free physical = 13905 ; free virtual = 24235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3623.578 ; gain = 783.922 ; free physical = 13915 ; free virtual = 24247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3623.578 ; gain = 783.922 ; free physical = 13915 ; free virtual = 24247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3623.578 ; gain = 783.922 ; free physical = 13915 ; free virtual = 24247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3623.578 ; gain = 783.922 ; free physical = 13915 ; free virtual = 24247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3623.578 ; gain = 783.922 ; free physical = 13915 ; free virtual = 24247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3623.578 ; gain = 783.922 ; free physical = 13915 ; free virtual = 24247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|zcu106_int_meas_plat_wrapper | yAdapter/eDirect.rData0_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+-----------------------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |zcu106_int_meas_plat_xbar_0              |         1|
|2     |zcu106_int_meas_plat_auto_ds_0           |         1|
|3     |zcu106_int_meas_plat_auto_pc_0           |         1|
|4     |zcu106_int_meas_plat_auto_ds_1           |         1|
|5     |zcu106_int_meas_plat_auto_pc_1           |         1|
|6     |zcu106_int_meas_plat_axi_gpio_0_1        |         1|
|7     |zcu106_int_meas_plat_axi_gpio_0_0        |         1|
|8     |zcu106_int_meas_plat_rst_ps8_0_99M_0     |         1|
|9     |zcu106_int_meas_plat_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |zcu106_int_meas_plat_auto_ds_0_bbox           |     1|
|2     |zcu106_int_meas_plat_auto_ds_1_bbox           |     1|
|3     |zcu106_int_meas_plat_auto_pc_0_bbox           |     1|
|4     |zcu106_int_meas_plat_auto_pc_1_bbox           |     1|
|5     |zcu106_int_meas_plat_axi_gpio_0_0_bbox        |     1|
|6     |zcu106_int_meas_plat_axi_gpio_0_1_bbox        |     1|
|7     |zcu106_int_meas_plat_rst_ps8_0_99M_0_bbox     |     1|
|8     |zcu106_int_meas_plat_xbar_0_bbox              |     1|
|9     |zcu106_int_meas_plat_zynq_ultra_ps_e_0_0_bbox |     1|
|10    |LUT1                                          |     1|
|11    |ODDRE1                                        |    17|
|12    |SRL16E                                        |    16|
|13    |FDRE                                          |    17|
|14    |OBUF                                          |    21|
+------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3623.578 ; gain = 783.922 ; free physical = 13915 ; free virtual = 24247
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3623.578 ; gain = 626.266 ; free physical = 13956 ; free virtual = 24288
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3623.586 ; gain = 783.922 ; free physical = 13956 ; free virtual = 24288
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3623.586 ; gain = 0.000 ; free physical = 14044 ; free virtual = 24377
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3663.234 ; gain = 0.000 ; free physical = 13967 ; free virtual = 24302
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  ODDRE1 => OSERDESE3: 17 instances

Synth Design complete, checksum: 8ccf659a
INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3663.234 ; gain = 1056.578 ; free physical = 14160 ; free virtual = 24492
INFO: [Common 17-1381] The checkpoint '/home/oppy/vivado_workspace/zcu106_plat_int_measurement/zcu106_plat_int_measurement.runs/synth_1/zcu106_int_meas_plat_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zcu106_int_meas_plat_wrapper_utilization_synth.rpt -pb zcu106_int_meas_plat_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 12 15:05:27 2022...
