### Hi there ğŸ‘‹, Yagiz K. Sert
#### Hardware Design Engineer
![Hardware Design Engineer](https://arturssmirnovs.github.io/github-profile-readme-generator/images/banner.png)

Hello, I would like to showcase my work and progress in the field of hardware design using VHDL here.

Skills: VHDL/ Vivado/ Altium Designer/ Python

- ğŸ”­ Iâ€™m currently working on this page. 
- ğŸŒ± Iâ€™m currently learning VHDL, Altium Designer 
- ğŸ‘¯ Iâ€™m looking to collaborate on Hardware designer, Embedded Engineer, etc. 
- ğŸ“« How to reach me: yagiz.kasim.sert@gmail.com 


[<img src='https://cdn.jsdelivr.net/npm/simple-icons@3.0.1/icons/github.svg' alt='github' height='40'>](https://github.com/YagizKS)  [<img src='https://cdn.jsdelivr.net/npm/simple-icons@3.0.1/icons/linkedin.svg' alt='linkedin' height='40'>](https://www.linkedin.com/in/yaÄŸÄ±zkasÄ±msert//)  [<img src='https://cdn.jsdelivr.net/npm/simple-icons@3.0.1/icons/instagram.svg' alt='instagram' height='40'>](https://www.instagram.com/yagiz.k.s/)  

![GitHub stats](https://github-readme-stats.vercel.app/api?username=YagizKS&show_icons=true)  

![GitHub streak stats](https://streak-stats.demolab.com/?user=YagizKS)  

