{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658685617966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658685617971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 24 23:30:17 2022 " "Processing started: Sun Jul 24 23:30:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658685617971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658685617971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FP_Adder_32 -c FP_Adder_32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FP_Adder_32 -c FP_Adder_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658685617971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658685618301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658685618301 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FP_Adder_32.v(24) " "Verilog HDL information at FP_Adder_32.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "FP_Adder_32.v" "" { Text "D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/FP_Adder_32.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1658685626836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_adder_32.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Adder_32 " "Found entity 1: FP_Adder_32" {  } { { "FP_Adder_32.v" "" { Text "D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/FP_Adder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658685626837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658685626837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fp_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fp_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tb_FP_adder " "Found entity 1: Tb_FP_adder" {  } { { "Tb_FP_adder.v" "" { Text "D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/Tb_FP_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658685626838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658685626838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FP_Adder_32 " "Elaborating entity \"FP_Adder_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658685626863 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FP_Adder_32.v(89) " "Verilog HDL warning at FP_Adder_32.v(89): converting signed shift amount to unsigned" {  } { { "FP_Adder_32.v" "" { Text "D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/FP_Adder_32.v" 89 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1658685626866 "|FP_Adder_32"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FP_Adder_32.v(90) " "Verilog HDL warning at FP_Adder_32.v(90): converting signed shift amount to unsigned" {  } { { "FP_Adder_32.v" "" { Text "D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/FP_Adder_32.v" 90 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1658685626867 "|FP_Adder_32"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FP_Adder_32.v(92) " "Verilog HDL warning at FP_Adder_32.v(92): converting signed shift amount to unsigned" {  } { { "FP_Adder_32.v" "" { Text "D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/FP_Adder_32.v" 92 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1658685626868 "|FP_Adder_32"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FP_Adder_32.v(93) " "Verilog HDL warning at FP_Adder_32.v(93): converting signed shift amount to unsigned" {  } { { "FP_Adder_32.v" "" { Text "D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/FP_Adder_32.v" 93 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1658685626868 "|FP_Adder_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FP_Adder_32.v(109) " "Verilog HDL assignment warning at FP_Adder_32.v(109): truncated value with size 32 to match size of target (9)" {  } { { "FP_Adder_32.v" "" { Text "D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/FP_Adder_32.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658685626869 "|FP_Adder_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FP_Adder_32.v(122) " "Verilog HDL assignment warning at FP_Adder_32.v(122): truncated value with size 32 to match size of target (8)" {  } { { "FP_Adder_32.v" "" { Text "D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/FP_Adder_32.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658685626946 "|FP_Adder_32"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658685641311 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658685644845 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/output_files/FP_Adder_32.map.smsg " "Generated suppressed messages file D:/IIT BOMBAY/M.Tech Projects/Floating Point Arithmetic/Floating Point Adder/output_files/FP_Adder_32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658685644954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658685645183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658685645183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5605 " "Implemented 5605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658685645448 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658685645448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5506 " "Implemented 5506 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658685645448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658685645448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658685645470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 24 23:30:45 2022 " "Processing ended: Sun Jul 24 23:30:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658685645470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658685645470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658685645470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658685645470 ""}
