#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon May  9 23:26:41 2022
# Process ID: 27604
# Current directory: D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15136 D:\OneDrive - USTC\WorkPlace\2022spring\COD_Lab\Lab5\pipeline_cpu\pipeline_cpu.xpr
# Log file: D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/vivado.log
# Journal file: D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/WorkPlace/vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1120.004 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_CPU'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/WorkPlace/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/WorkPlace/vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CPU' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim/dist_data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim/hazards_test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim/dist_inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.gen/sources_1/ip/dist_data_ram/sim/dist_data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.gen/sources_1/ip/dist_inst_rom/sim/dist_inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/new/multi_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/new/pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sim_1/imports/new/tb_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 2013f0a798f44d1fb10f5738f67bb300 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CPU_behav xil_defaultlib.tb_CPU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/WorkPlace/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2013f0a798f44d1fb10f5738f67bb300 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CPU_behav xil_defaultlib.tb_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_0' [D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/new/pipeline_CPU.v:351]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_1' [D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/new/pipeline_CPU.v:352]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/new/pipeline_CPU.v:353]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_inst_rom
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.multi_mux
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_data_ram
Compiling module xil_defaultlib.pipeline_cpu
Compiling module xil_defaultlib.tb_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CPU_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1120.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CPU_behav -key {Behavioral:sim_1:Functional:tb_CPU} -tclbatch {tb_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file dist_data_ram.mif
WARNING in tb_CPU.cpu.instruction.inst at time                20000 ns: 
Reading from out-of-range address. Max address in tb_CPU.cpu.instruction.inst is         255
WARNING in tb_CPU.cpu.memory.inst at time                50000 ns: 
Reading from out-of-range address. Max address in tb_CPU.cpu.memory.inst is         255
$finish called at time : 500 ns : File "D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sim_1/imports/new/tb_CPU.v" Line 16
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1120.004 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1120.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  9 23:29:10 2022...
