{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673335369309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673335369310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 15:22:49 2023 " "Processing started: Tue Jan 10 15:22:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673335369310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335369310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335369310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673335369499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673335369499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab9-ar " "Found design unit 1: lab9-ar" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335376825 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335376825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RO-behavior " "Found design unit 1: RO-behavior" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335376826 ""} { "Info" "ISGN_ENTITY_NAME" "1 RO " "Found entity 1: RO" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335376826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_clk-arch " "Found design unit 1: div_clk-arch" {  } { { "div_clk.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/div_clk.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335376827 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "div_clk.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/div_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335376827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab9_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab9_pkg " "Found design unit 1: lab9_pkg" {  } { { "lab9_pkg.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9_pkg.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335376828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cal_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cal_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cal_freq-behavior " "Found design unit 1: cal_freq-behavior" {  } { { "cal_freq.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/cal_freq.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335376829 ""} { "Info" "ISGN_ENTITY_NAME" "1 cal_freq " "Found entity 1: cal_freq" {  } { { "cal_freq.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/cal_freq.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335376829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9 " "Elaborating entity \"lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673335376847 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lab9.vhd(39) " "Verilog HDL or VHDL warning at the lab9.vhd(39): index expression is not wide enough to address all of the elements in the array" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1673335376849 "|lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] lab9.vhd(39) " "Inferred latch for \"led\[0\]\" at lab9.vhd(39)" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376851 "|lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] lab9.vhd(39) " "Inferred latch for \"led\[1\]\" at lab9.vhd(39)" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376851 "|lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] lab9.vhd(39) " "Inferred latch for \"led\[2\]\" at lab9.vhd(39)" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376852 "|lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] lab9.vhd(39) " "Inferred latch for \"led\[3\]\" at lab9.vhd(39)" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376852 "|lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] lab9.vhd(39) " "Inferred latch for \"led\[4\]\" at lab9.vhd(39)" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376852 "|lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] lab9.vhd(39) " "Inferred latch for \"led\[5\]\" at lab9.vhd(39)" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376852 "|lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[6\] lab9.vhd(39) " "Inferred latch for \"led\[6\]\" at lab9.vhd(39)" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376852 "|lab9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[7\] lab9.vhd(39) " "Inferred latch for \"led\[7\]\" at lab9.vhd(39)" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376852 "|lab9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk div_clk:clk_1 " "Elaborating entity \"div_clk\" for hierarchy \"div_clk:clk_1\"" {  } { { "lab9.vhd" "clk_1" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673335376867 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt2 div_clk.vhd(34) " "VHDL Process Statement warning at div_clk.vhd(34): signal \"cnt2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_clk.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/div_clk.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673335376868 "|lab9|div_clk:clk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RO RO:ro_1 " "Elaborating entity \"RO\" for hierarchy \"RO:ro_1\"" {  } { { "lab9.vhd" "ro_1" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673335376873 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chain RO.vhd(24) " "VHDL Process Statement warning at RO.vhd(24): signal \"chain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673335376873 "|lab9|RO:ro_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n RO.vhd(25) " "VHDL Process Statement warning at RO.vhd(25): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673335376873 "|lab9|RO:ro_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chain RO.vhd(21) " "VHDL Process Statement warning at RO.vhd(21): inferring latch(es) for signal or variable \"chain\", which holds its previous value in one or more paths through the process" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673335376878 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[2\] RO.vhd(21) " "Inferred latch for \"chain\[2\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376885 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[3\] RO.vhd(21) " "Inferred latch for \"chain\[3\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376886 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[4\] RO.vhd(21) " "Inferred latch for \"chain\[4\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376886 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[5\] RO.vhd(21) " "Inferred latch for \"chain\[5\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376886 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[6\] RO.vhd(21) " "Inferred latch for \"chain\[6\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376887 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[7\] RO.vhd(21) " "Inferred latch for \"chain\[7\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376887 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[8\] RO.vhd(21) " "Inferred latch for \"chain\[8\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376887 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[9\] RO.vhd(21) " "Inferred latch for \"chain\[9\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376887 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[10\] RO.vhd(21) " "Inferred latch for \"chain\[10\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376887 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[11\] RO.vhd(21) " "Inferred latch for \"chain\[11\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376888 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[12\] RO.vhd(21) " "Inferred latch for \"chain\[12\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376888 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[13\] RO.vhd(21) " "Inferred latch for \"chain\[13\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376888 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[14\] RO.vhd(21) " "Inferred latch for \"chain\[14\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376888 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[15\] RO.vhd(21) " "Inferred latch for \"chain\[15\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376888 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[16\] RO.vhd(21) " "Inferred latch for \"chain\[16\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376889 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[17\] RO.vhd(21) " "Inferred latch for \"chain\[17\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376889 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[18\] RO.vhd(21) " "Inferred latch for \"chain\[18\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376890 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[19\] RO.vhd(21) " "Inferred latch for \"chain\[19\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376890 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[20\] RO.vhd(21) " "Inferred latch for \"chain\[20\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376890 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[21\] RO.vhd(21) " "Inferred latch for \"chain\[21\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376890 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[22\] RO.vhd(21) " "Inferred latch for \"chain\[22\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376890 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[23\] RO.vhd(21) " "Inferred latch for \"chain\[23\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376891 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[24\] RO.vhd(21) " "Inferred latch for \"chain\[24\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376891 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[25\] RO.vhd(21) " "Inferred latch for \"chain\[25\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376891 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[26\] RO.vhd(21) " "Inferred latch for \"chain\[26\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376891 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[27\] RO.vhd(21) " "Inferred latch for \"chain\[27\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376891 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[28\] RO.vhd(21) " "Inferred latch for \"chain\[28\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376891 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[29\] RO.vhd(21) " "Inferred latch for \"chain\[29\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376892 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[30\] RO.vhd(21) " "Inferred latch for \"chain\[30\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376892 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[31\] RO.vhd(21) " "Inferred latch for \"chain\[31\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376892 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[32\] RO.vhd(21) " "Inferred latch for \"chain\[32\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376892 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[33\] RO.vhd(21) " "Inferred latch for \"chain\[33\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376892 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[34\] RO.vhd(21) " "Inferred latch for \"chain\[34\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376892 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[35\] RO.vhd(21) " "Inferred latch for \"chain\[35\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376892 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[36\] RO.vhd(21) " "Inferred latch for \"chain\[36\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376892 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[37\] RO.vhd(21) " "Inferred latch for \"chain\[37\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[38\] RO.vhd(21) " "Inferred latch for \"chain\[38\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[39\] RO.vhd(21) " "Inferred latch for \"chain\[39\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[40\] RO.vhd(21) " "Inferred latch for \"chain\[40\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[41\] RO.vhd(21) " "Inferred latch for \"chain\[41\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[42\] RO.vhd(21) " "Inferred latch for \"chain\[42\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[43\] RO.vhd(21) " "Inferred latch for \"chain\[43\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[44\] RO.vhd(21) " "Inferred latch for \"chain\[44\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[45\] RO.vhd(21) " "Inferred latch for \"chain\[45\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[46\] RO.vhd(21) " "Inferred latch for \"chain\[46\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[47\] RO.vhd(21) " "Inferred latch for \"chain\[47\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[48\] RO.vhd(21) " "Inferred latch for \"chain\[48\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[49\] RO.vhd(21) " "Inferred latch for \"chain\[49\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chain\[50\] RO.vhd(21) " "Inferred latch for \"chain\[50\]\" at RO.vhd(21)" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335376893 "|lab9|RO:ro_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cal_freq cal_freq:cal_freq1 " "Elaborating entity \"cal_freq\" for hierarchy \"cal_freq:cal_freq1\"" {  } { { "lab9.vhd" "cal_freq1" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673335376928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RO:ro_2\|chain\[2\]_1853 " "LATCH primitive \"RO:ro_2\|chain\[2\]_1853\" is permanently enabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673335377004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RO:ro_1\|chain\[2\]_1853 " "LATCH primitive \"RO:ro_1\|chain\[2\]_1853\" is permanently enabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673335377004 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[50\] " "Synthesized away node \"RO:ro_2\|chain\[50\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[50]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[49\] " "Synthesized away node \"RO:ro_2\|chain\[49\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[49]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[48\] " "Synthesized away node \"RO:ro_2\|chain\[48\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[48]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[47\] " "Synthesized away node \"RO:ro_2\|chain\[47\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[47]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[46\] " "Synthesized away node \"RO:ro_2\|chain\[46\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[46]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[45\] " "Synthesized away node \"RO:ro_2\|chain\[45\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[45]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[44\] " "Synthesized away node \"RO:ro_2\|chain\[44\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[44]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[43\] " "Synthesized away node \"RO:ro_2\|chain\[43\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[43]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[42\] " "Synthesized away node \"RO:ro_2\|chain\[42\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[42]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[41\] " "Synthesized away node \"RO:ro_2\|chain\[41\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[41]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[40\] " "Synthesized away node \"RO:ro_2\|chain\[40\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[40]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[39\] " "Synthesized away node \"RO:ro_2\|chain\[39\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[39]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[38\] " "Synthesized away node \"RO:ro_2\|chain\[38\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[38]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[37\] " "Synthesized away node \"RO:ro_2\|chain\[37\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[37]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[36\] " "Synthesized away node \"RO:ro_2\|chain\[36\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[36]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[35\] " "Synthesized away node \"RO:ro_2\|chain\[35\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[35]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[34\] " "Synthesized away node \"RO:ro_2\|chain\[34\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[34]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[33\] " "Synthesized away node \"RO:ro_2\|chain\[33\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[32\] " "Synthesized away node \"RO:ro_2\|chain\[32\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[31\] " "Synthesized away node \"RO:ro_2\|chain\[31\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_2|chain[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[50\] " "Synthesized away node \"RO:ro_1\|chain\[50\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[50]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[49\] " "Synthesized away node \"RO:ro_1\|chain\[49\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[49]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[48\] " "Synthesized away node \"RO:ro_1\|chain\[48\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[48]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[47\] " "Synthesized away node \"RO:ro_1\|chain\[47\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[47]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[46\] " "Synthesized away node \"RO:ro_1\|chain\[46\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[46]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[45\] " "Synthesized away node \"RO:ro_1\|chain\[45\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[45]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[44\] " "Synthesized away node \"RO:ro_1\|chain\[44\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[44]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[43\] " "Synthesized away node \"RO:ro_1\|chain\[43\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[43]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[42\] " "Synthesized away node \"RO:ro_1\|chain\[42\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[42]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[41\] " "Synthesized away node \"RO:ro_1\|chain\[41\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[41]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[40\] " "Synthesized away node \"RO:ro_1\|chain\[40\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[40]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[39\] " "Synthesized away node \"RO:ro_1\|chain\[39\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[39]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[38\] " "Synthesized away node \"RO:ro_1\|chain\[38\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[38]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[37\] " "Synthesized away node \"RO:ro_1\|chain\[37\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[37]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[36\] " "Synthesized away node \"RO:ro_1\|chain\[36\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[36]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[35\] " "Synthesized away node \"RO:ro_1\|chain\[35\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[35]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[34\] " "Synthesized away node \"RO:ro_1\|chain\[34\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[34]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[33\] " "Synthesized away node \"RO:ro_1\|chain\[33\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[33]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[32\] " "Synthesized away node \"RO:ro_1\|chain\[32\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[31\] " "Synthesized away node \"RO:ro_1\|chain\[31\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377005 "|lab9|RO:ro_1|chain[31]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1673335377005 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1673335377005 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RO:ro_2\|Mux0 " "Found clock multiplexer RO:ro_2\|Mux0" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673335377102 "|lab9|RO:ro_2|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux8 " "Found clock multiplexer Mux8" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673335377102 "|lab9|Mux8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux7 " "Found clock multiplexer Mux7" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673335377102 "|lab9|Mux7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux6 " "Found clock multiplexer Mux6" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673335377102 "|lab9|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux5 " "Found clock multiplexer Mux5" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673335377102 "|lab9|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RO:ro_1\|Mux0 " "Found clock multiplexer RO:ro_1\|Mux0" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673335377102 "|lab9|RO:ro_1|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux4 " "Found clock multiplexer Mux4" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673335377102 "|lab9|Mux4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux3 " "Found clock multiplexer Mux3" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673335377102 "|lab9|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux2 " "Found clock multiplexer Mux2" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673335377102 "|lab9|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673335377102 "|lab9|Mux1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1673335377102 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "lab9.vhd" "Mod0" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377493 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "lab9.vhd" "Mod1" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335377493 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1673335377493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673335377857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673335377858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673335377858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673335377858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673335377858 ""}  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673335377858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "D:/quartus/lab9_test/lab9/lab9/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335377912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335377912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/quartus/lab9_test/lab9/lab9/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335377921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335377921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/quartus/lab9_test/lab9/lab9/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335377978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335377978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/quartus/lab9_test/lab9/lab9/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335378112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335378112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/quartus/lab9_test/lab9/lab9/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673335378147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335378147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[0\]\$latch " "Latch led\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673335378443 ""}  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673335378443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[1\]\$latch " "Latch led\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673335378443 ""}  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673335378443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[2\]\$latch " "Latch led\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673335378443 ""}  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673335378443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[3\]\$latch " "Latch led\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673335378443 ""}  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673335378443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[4\]\$latch " "Latch led\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673335378443 ""}  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673335378443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[5\]\$latch " "Latch led\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673335378443 ""}  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673335378443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[6\]\$latch " "Latch led\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673335378443 ""}  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673335378443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[7\]\$latch " "Latch led\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673335378443 ""}  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673335378443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673335378964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_1\|chain\[24\]_4482 " "LATCH primitive \"RO:ro_1\|chain\[24\]_4482\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_1\|chain\[25\]_4567 " "LATCH primitive \"RO:ro_1\|chain\[25\]_4567\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_1\|chain\[27\]_4728 " "LATCH primitive \"RO:ro_1\|chain\[27\]_4728\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_1\|chain\[29\]_4877 " "LATCH primitive \"RO:ro_1\|chain\[29\]_4877\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_1\|chain\[26\]_4649 " "LATCH primitive \"RO:ro_1\|chain\[26\]_4649\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_1\|chain\[28\]_4804 " "LATCH primitive \"RO:ro_1\|chain\[28\]_4804\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_1\|chain\[30\]_4947 " "LATCH primitive \"RO:ro_1\|chain\[30\]_4947\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379504 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[23\] " "Synthesized away node \"RO:ro_1\|chain\[23\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379504 "|lab9|RO:ro_1|chain[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[25\] " "Synthesized away node \"RO:ro_1\|chain\[25\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379504 "|lab9|RO:ro_1|chain[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[27\] " "Synthesized away node \"RO:ro_1\|chain\[27\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379504 "|lab9|RO:ro_1|chain[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[29\] " "Synthesized away node \"RO:ro_1\|chain\[29\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379504 "|lab9|RO:ro_1|chain[29]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1673335379504 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1673335379504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_2\|chain\[24\]_4482 " "LATCH primitive \"RO:ro_2\|chain\[24\]_4482\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379513 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_2\|chain\[25\]_4567 " "LATCH primitive \"RO:ro_2\|chain\[25\]_4567\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379513 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_2\|chain\[27\]_4728 " "LATCH primitive \"RO:ro_2\|chain\[27\]_4728\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379513 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_2\|chain\[29\]_4877 " "LATCH primitive \"RO:ro_2\|chain\[29\]_4877\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379513 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_2\|chain\[26\]_4649 " "LATCH primitive \"RO:ro_2\|chain\[26\]_4649\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_2\|chain\[28\]_4804 " "LATCH primitive \"RO:ro_2\|chain\[28\]_4804\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_2\|chain\[30\]_4947 " "LATCH primitive \"RO:ro_2\|chain\[30\]_4947\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379515 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[23\] " "Synthesized away node \"RO:ro_2\|chain\[23\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379516 "|lab9|RO:ro_2|chain[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[25\] " "Synthesized away node \"RO:ro_2\|chain\[25\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379516 "|lab9|RO:ro_2|chain[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[27\] " "Synthesized away node \"RO:ro_2\|chain\[27\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379516 "|lab9|RO:ro_2|chain[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[29\] " "Synthesized away node \"RO:ro_2\|chain\[29\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379516 "|lab9|RO:ro_2|chain[29]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1673335379516 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1673335379516 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_1\|chain\[22\]_4303 " "LATCH primitive \"RO:ro_1\|chain\[22\]_4303\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379524 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_1\|chain\[21\] " "Synthesized away node \"RO:ro_1\|chain\[21\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379524 "|lab9|RO:ro_1|chain[21]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1673335379524 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1673335379524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "RO:ro_2\|chain\[22\]_4303 " "LATCH primitive \"RO:ro_2\|chain\[22\]_4303\" is permanently disabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379534 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RO:ro_2\|chain\[21\] " "Synthesized away node \"RO:ro_2\|chain\[21\]\"" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379535 "|lab9|RO:ro_2|chain[21]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1673335379535 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1673335379535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RO:ro_1\|chain\[4\]_2152 " "LATCH primitive \"RO:ro_1\|chain\[4\]_2152\" is permanently enabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RO:ro_1\|chain\[3\]_2004 " "LATCH primitive \"RO:ro_1\|chain\[3\]_2004\" is permanently enabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RO:ro_2\|chain\[4\]_2152 " "LATCH primitive \"RO:ro_2\|chain\[4\]_2152\" is permanently enabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379567 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RO:ro_2\|chain\[3\]_2004 " "LATCH primitive \"RO:ro_2\|chain\[3\]_2004\" is permanently enabled" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673335379567 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[2\] " "Logic cell \"RO:ro_1\|chain\[2\]\"" {  } { { "RO.vhd" "chain\[2\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[4\] " "Logic cell \"RO:ro_1\|chain\[4\]\"" {  } { { "RO.vhd" "chain\[4\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[6\] " "Logic cell \"RO:ro_1\|chain\[6\]\"" {  } { { "RO.vhd" "chain\[6\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[8\] " "Logic cell \"RO:ro_1\|chain\[8\]\"" {  } { { "RO.vhd" "chain\[8\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[10\] " "Logic cell \"RO:ro_1\|chain\[10\]\"" {  } { { "RO.vhd" "chain\[10\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[12\] " "Logic cell \"RO:ro_1\|chain\[12\]\"" {  } { { "RO.vhd" "chain\[12\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[14\] " "Logic cell \"RO:ro_1\|chain\[14\]\"" {  } { { "RO.vhd" "chain\[14\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[16\] " "Logic cell \"RO:ro_1\|chain\[16\]\"" {  } { { "RO.vhd" "chain\[16\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[18\] " "Logic cell \"RO:ro_1\|chain\[18\]\"" {  } { { "RO.vhd" "chain\[18\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[20\] " "Logic cell \"RO:ro_1\|chain\[20\]\"" {  } { { "RO.vhd" "chain\[20\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[22\] " "Logic cell \"RO:ro_1\|chain\[22\]\"" {  } { { "RO.vhd" "chain\[22\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[24\] " "Logic cell \"RO:ro_1\|chain\[24\]\"" {  } { { "RO.vhd" "chain\[24\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[26\] " "Logic cell \"RO:ro_1\|chain\[26\]\"" {  } { { "RO.vhd" "chain\[26\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[28\] " "Logic cell \"RO:ro_1\|chain\[28\]\"" {  } { { "RO.vhd" "chain\[28\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[30\] " "Logic cell \"RO:ro_1\|chain\[30\]\"" {  } { { "RO.vhd" "chain\[30\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[2\] " "Logic cell \"RO:ro_2\|chain\[2\]\"" {  } { { "RO.vhd" "chain\[2\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[4\] " "Logic cell \"RO:ro_2\|chain\[4\]\"" {  } { { "RO.vhd" "chain\[4\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[6\] " "Logic cell \"RO:ro_2\|chain\[6\]\"" {  } { { "RO.vhd" "chain\[6\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[8\] " "Logic cell \"RO:ro_2\|chain\[8\]\"" {  } { { "RO.vhd" "chain\[8\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[10\] " "Logic cell \"RO:ro_2\|chain\[10\]\"" {  } { { "RO.vhd" "chain\[10\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[12\] " "Logic cell \"RO:ro_2\|chain\[12\]\"" {  } { { "RO.vhd" "chain\[12\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[14\] " "Logic cell \"RO:ro_2\|chain\[14\]\"" {  } { { "RO.vhd" "chain\[14\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[16\] " "Logic cell \"RO:ro_2\|chain\[16\]\"" {  } { { "RO.vhd" "chain\[16\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[18\] " "Logic cell \"RO:ro_2\|chain\[18\]\"" {  } { { "RO.vhd" "chain\[18\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[20\] " "Logic cell \"RO:ro_2\|chain\[20\]\"" {  } { { "RO.vhd" "chain\[20\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[22\] " "Logic cell \"RO:ro_2\|chain\[22\]\"" {  } { { "RO.vhd" "chain\[22\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[24\] " "Logic cell \"RO:ro_2\|chain\[24\]\"" {  } { { "RO.vhd" "chain\[24\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[26\] " "Logic cell \"RO:ro_2\|chain\[26\]\"" {  } { { "RO.vhd" "chain\[26\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[28\] " "Logic cell \"RO:ro_2\|chain\[28\]\"" {  } { { "RO.vhd" "chain\[28\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[30\] " "Logic cell \"RO:ro_2\|chain\[30\]\"" {  } { { "RO.vhd" "chain\[30\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[1\] " "Logic cell \"RO:ro_1\|chain\[1\]\"" {  } { { "RO.vhd" "chain\[1\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[1\] " "Logic cell \"RO:ro_2\|chain\[1\]\"" {  } { { "RO.vhd" "chain\[1\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[3\] " "Logic cell \"RO:ro_1\|chain\[3\]\"" {  } { { "RO.vhd" "chain\[3\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[5\] " "Logic cell \"RO:ro_1\|chain\[5\]\"" {  } { { "RO.vhd" "chain\[5\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[7\] " "Logic cell \"RO:ro_1\|chain\[7\]\"" {  } { { "RO.vhd" "chain\[7\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[9\] " "Logic cell \"RO:ro_1\|chain\[9\]\"" {  } { { "RO.vhd" "chain\[9\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[11\] " "Logic cell \"RO:ro_1\|chain\[11\]\"" {  } { { "RO.vhd" "chain\[11\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[13\] " "Logic cell \"RO:ro_1\|chain\[13\]\"" {  } { { "RO.vhd" "chain\[13\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[15\] " "Logic cell \"RO:ro_1\|chain\[15\]\"" {  } { { "RO.vhd" "chain\[15\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[17\] " "Logic cell \"RO:ro_1\|chain\[17\]\"" {  } { { "RO.vhd" "chain\[17\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_1\|chain\[19\] " "Logic cell \"RO:ro_1\|chain\[19\]\"" {  } { { "RO.vhd" "chain\[19\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[3\] " "Logic cell \"RO:ro_2\|chain\[3\]\"" {  } { { "RO.vhd" "chain\[3\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[5\] " "Logic cell \"RO:ro_2\|chain\[5\]\"" {  } { { "RO.vhd" "chain\[5\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[7\] " "Logic cell \"RO:ro_2\|chain\[7\]\"" {  } { { "RO.vhd" "chain\[7\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[9\] " "Logic cell \"RO:ro_2\|chain\[9\]\"" {  } { { "RO.vhd" "chain\[9\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[11\] " "Logic cell \"RO:ro_2\|chain\[11\]\"" {  } { { "RO.vhd" "chain\[11\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[13\] " "Logic cell \"RO:ro_2\|chain\[13\]\"" {  } { { "RO.vhd" "chain\[13\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[15\] " "Logic cell \"RO:ro_2\|chain\[15\]\"" {  } { { "RO.vhd" "chain\[15\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[17\] " "Logic cell \"RO:ro_2\|chain\[17\]\"" {  } { { "RO.vhd" "chain\[17\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""} { "Info" "ISCL_SCL_CELL_NAME" "RO:ro_2\|chain\[19\] " "Logic cell \"RO:ro_2\|chain\[19\]\"" {  } { { "RO.vhd" "chain\[19\]" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335379684 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1673335379684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673335379831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673335379831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2002 " "Implemented 2002 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673335379915 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673335379915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1986 " "Implemented 1986 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673335379915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673335379915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673335379932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 15:22:59 2023 " "Processing ended: Tue Jan 10 15:22:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673335379932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673335379932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673335379932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673335379932 ""}
