QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axis_clock_converter_v1_1_28 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_clock_converter_v1_1_28 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:11 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axis_clock_converter_v1_1_28 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axis_clock_converter_v1_1_28/.cxl.verilog.axis_clock_converter_v1_1_28.axis_clock_converter_v1_1_28.lin64.cmf 
-- Compiling module axis_clock_converter_v1_1_28_axisc_sync_clock_converter
-- Compiling module axis_clock_converter_v1_1_28_axisc_async_clock_converter
-- Compiling module axis_clock_converter_v1_1_28_axisc_sample_cycle_ratio
-- Compiling module axis_clock_converter_v1_1_28_axis_clock_converter

Top level modules:
	axis_clock_converter_v1_1_28_axis_clock_converter
End time: 11:32:12 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
