Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec  3 11:14:59 2025
| Host         : 25STC151L17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_1080P_VGA_timing_summary_routed.rpt -pb TOP_1080P_VGA_timing_summary_routed.pb -rpx TOP_1080P_VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_1080P_VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (62)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (62)
-------------------------------
 There are 62 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.435        0.000                      0                  134        0.111        0.000                      0                  134        2.867        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.435        0.000                      0                  134        0.225        0.000                      0                  134        2.867        0.000                       0                    64  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.437        0.000                      0                  134        0.225        0.000                      0                  134        2.867        0.000                       0                    64  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.435        0.000                      0                  134        0.111        0.000                      0                  134  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.435        0.000                      0                  134        0.111        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.114     5.741    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.217    VGA_CONTROLLER/sq_x_reg[0]
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.114     5.741    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.217    VGA_CONTROLLER/sq_x_reg[1]
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[2]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.114     5.741    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.217    VGA_CONTROLLER/sq_x_reg[2]
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[3]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.114     5.741    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.217    VGA_CONTROLLER/sq_x_reg[3]
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.114     5.717    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.193    VGA_CONTROLLER/sq_x_reg[10]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[11]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.114     5.717    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.193    VGA_CONTROLLER/sq_x_reg[11]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[8]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.114     5.717    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.193    VGA_CONTROLLER/sq_x_reg[8]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[9]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.114     5.717    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.193    VGA_CONTROLLER/sq_x_reg[9]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.784ns (35.601%)  route 3.227ns (64.399%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[0]/Q
                         net (fo=5, routed)           1.254     0.893    VGA_CONTROLLER/sq_x_reg[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.017 r  VGA_CONTROLLER/vgaRed4_carry_i_8/O
                         net (fo=1, routed)           0.000     1.017    VGA_CONTROLLER/vgaRed4_carry_i_8_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.549 r  VGA_CONTROLLER/vgaRed4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    VGA_CONTROLLER/vgaRed4_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.706 r  VGA_CONTROLLER/vgaRed4_carry__0/CO[1]
                         net (fo=1, routed)           0.686     2.392    VGA_CONTROLLER/vgaRed4
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.329     2.721 f  VGA_CONTROLLER/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.470     3.191    VGA_CONTROLLER/vgaRed[0]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.315 r  VGA_CONTROLLER/vgaRed[0]_i_1/O
                         net (fo=12, routed)          0.817     4.133    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y37          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X0Y37          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/C
                         clock pessimism              0.564     5.817    
                         clock uncertainty           -0.114     5.703    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.067     5.636    VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.636    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.784ns (35.796%)  route 3.200ns (64.204%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.253 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[0]/Q
                         net (fo=5, routed)           1.254     0.893    VGA_CONTROLLER/sq_x_reg[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.017 r  VGA_CONTROLLER/vgaRed4_carry_i_8/O
                         net (fo=1, routed)           0.000     1.017    VGA_CONTROLLER/vgaRed4_carry_i_8_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.549 r  VGA_CONTROLLER/vgaRed4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    VGA_CONTROLLER/vgaRed4_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.706 r  VGA_CONTROLLER/vgaRed4_carry__0/CO[1]
                         net (fo=1, routed)           0.686     2.392    VGA_CONTROLLER/vgaRed4
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.329     2.721 f  VGA_CONTROLLER/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.470     3.191    VGA_CONTROLLER/vgaRed[0]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.315 r  VGA_CONTROLLER/vgaRed[0]_i_1/O
                         net (fo=12, routed)          0.790     4.105    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514     5.253    VGA_CONTROLLER/clk_out1
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/C
                         clock pessimism              0.564     5.816    
                         clock uncertainty           -0.114     5.702    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.081     5.621    VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.621    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  1.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/Vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.470%)  route 0.175ns (48.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/y_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.271    VGA_CONTROLLER/y_reg_n_0_[6]
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  VGA_CONTROLLER/Vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.226    VGA_CONTROLLER/Vsync_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  VGA_CONTROLLER/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X2Y41          FDRE                                         r  VGA_CONTROLLER/Vsync_reg/C
                         clock pessimism              0.253    -0.571    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.120    -0.451    VGA_CONTROLLER/Vsync_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.392%)  route 0.191ns (50.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/y_reg[4]/Q
                         net (fo=10, routed)          0.191    -0.256    VGA_CONTROLLER/y_reg_n_0_[4]
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.045    -0.211 r  VGA_CONTROLLER/y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    VGA_CONTROLLER/y[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X2Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[0]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120    -0.451    VGA_CONTROLLER/y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.595    -0.586    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  VGA_CONTROLLER/sq_y_reg[10]/Q
                         net (fo=7, routed)           0.138    -0.285    VGA_CONTROLLER/sq_y_reg[10]
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.175 r  VGA_CONTROLLER/sq_y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.175    VGA_CONTROLLER/sq_y_reg[8]_i_1_n_5
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866    -0.824    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.134    -0.452    VGA_CONTROLLER/sq_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X2Y42          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  VGA_CONTROLLER/sq_y_reg[2]/Q
                         net (fo=5, routed)           0.138    -0.286    VGA_CONTROLLER/sq_y_reg[2]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.176 r  VGA_CONTROLLER/sq_y_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.176    VGA_CONTROLLER/sq_y_reg[0]_i_2_n_5
    SLICE_X2Y42          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X2Y42          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.134    -0.453    VGA_CONTROLLER/sq_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.592    -0.589    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  VGA_CONTROLLER/sq_x_reg[10]/Q
                         net (fo=7, routed)           0.139    -0.287    VGA_CONTROLLER/sq_x_reg[10]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.177 r  VGA_CONTROLLER/sq_x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.177    VGA_CONTROLLER/sq_x_reg[8]_i_1_n_5
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.863    -0.827    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.134    -0.455    VGA_CONTROLLER/sq_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.592    -0.589    VGA_CONTROLLER/clk_out1
    SLICE_X6Y40          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  VGA_CONTROLLER/sq_x_reg[6]/Q
                         net (fo=6, routed)           0.139    -0.287    VGA_CONTROLLER/sq_x_reg[6]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.177 r  VGA_CONTROLLER/sq_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.177    VGA_CONTROLLER/sq_x_reg[4]_i_1_n_5
    SLICE_X6Y40          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.863    -0.827    VGA_CONTROLLER/clk_out1
    SLICE_X6Y40          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[6]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.134    -0.455    VGA_CONTROLLER/sq_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.651%)  route 0.150ns (35.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.595    -0.586    VGA_CONTROLLER/clk_out1
    SLICE_X2Y43          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  VGA_CONTROLLER/sq_y_reg[6]/Q
                         net (fo=6, routed)           0.150    -0.273    VGA_CONTROLLER/sq_y_reg[6]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  VGA_CONTROLLER/sq_y_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    VGA_CONTROLLER/sq_y_reg[4]_i_1_n_5
    SLICE_X2Y43          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866    -0.824    VGA_CONTROLLER/clk_out1
    SLICE_X2Y43          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[6]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.134    -0.452    VGA_CONTROLLER/sq_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X4Y38          FDRE                                         r  VGA_CONTROLLER/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/x_reg[10]/Q
                         net (fo=9, routed)           0.146    -0.304    VGA_CONTROLLER/x_reg[10]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  VGA_CONTROLLER/x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.193    VGA_CONTROLLER/x_reg[8]_i_1_n_5
    SLICE_X4Y38          FDRE                                         r  VGA_CONTROLLER/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.862    -0.828    VGA_CONTROLLER/clk_out1
    SLICE_X4Y38          FDRE                                         r  VGA_CONTROLLER/x_reg[10]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.105    -0.485    VGA_CONTROLLER/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.340%)  route 0.146ns (36.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.589    -0.592    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/x_reg[2]/Q
                         net (fo=7, routed)           0.146    -0.306    VGA_CONTROLLER/x_reg[2]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.195 r  VGA_CONTROLLER/x_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.195    VGA_CONTROLLER/x_reg[0]_i_2_n_5
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.859    -0.831    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.105    -0.487    VGA_CONTROLLER/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.310ns (69.255%)  route 0.138ns (30.745%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.595    -0.586    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  VGA_CONTROLLER/sq_y_reg[10]/Q
                         net (fo=7, routed)           0.138    -0.285    VGA_CONTROLLER/sq_y_reg[10]
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.139 r  VGA_CONTROLLER/sq_y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    VGA_CONTROLLER/sq_y_reg[8]_i_1_n_4
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866    -0.824    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[11]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.134    -0.452    VGA_CONTROLLER/sq_y_reg[11]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    CLOCK_GEN/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X4Y39      VGA_CONTROLLER/Hsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X2Y41      VGA_CONTROLLER/Vsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y39      VGA_CONTROLLER/Hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y39      VGA_CONTROLLER/Hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X2Y41      VGA_CONTROLLER/Vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X2Y41      VGA_CONTROLLER/Vsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y39      VGA_CONTROLLER/Hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y39      VGA_CONTROLLER/Hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X2Y41      VGA_CONTROLLER/Vsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X2Y41      VGA_CONTROLLER/Vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    CLOCK_GEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.113     5.743    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.219    VGA_CONTROLLER/sq_x_reg[0]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.113     5.743    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.219    VGA_CONTROLLER/sq_x_reg[1]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[2]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.113     5.743    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.219    VGA_CONTROLLER/sq_x_reg[2]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[3]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.113     5.743    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.219    VGA_CONTROLLER/sq_x_reg[3]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.113     5.719    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.195    VGA_CONTROLLER/sq_x_reg[10]
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[11]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.113     5.719    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.195    VGA_CONTROLLER/sq_x_reg[11]
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[8]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.113     5.719    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.195    VGA_CONTROLLER/sq_x_reg[8]
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[9]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.113     5.719    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.195    VGA_CONTROLLER/sq_x_reg[9]
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.784ns (35.601%)  route 3.227ns (64.399%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[0]/Q
                         net (fo=5, routed)           1.254     0.893    VGA_CONTROLLER/sq_x_reg[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.017 r  VGA_CONTROLLER/vgaRed4_carry_i_8/O
                         net (fo=1, routed)           0.000     1.017    VGA_CONTROLLER/vgaRed4_carry_i_8_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.549 r  VGA_CONTROLLER/vgaRed4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    VGA_CONTROLLER/vgaRed4_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.706 r  VGA_CONTROLLER/vgaRed4_carry__0/CO[1]
                         net (fo=1, routed)           0.686     2.392    VGA_CONTROLLER/vgaRed4
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.329     2.721 f  VGA_CONTROLLER/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.470     3.191    VGA_CONTROLLER/vgaRed[0]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.315 r  VGA_CONTROLLER/vgaRed[0]_i_1/O
                         net (fo=12, routed)          0.817     4.133    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y37          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X0Y37          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/C
                         clock pessimism              0.564     5.817    
                         clock uncertainty           -0.113     5.705    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.067     5.638    VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.784ns (35.796%)  route 3.200ns (64.204%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.253 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[0]/Q
                         net (fo=5, routed)           1.254     0.893    VGA_CONTROLLER/sq_x_reg[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.017 r  VGA_CONTROLLER/vgaRed4_carry_i_8/O
                         net (fo=1, routed)           0.000     1.017    VGA_CONTROLLER/vgaRed4_carry_i_8_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.549 r  VGA_CONTROLLER/vgaRed4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    VGA_CONTROLLER/vgaRed4_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.706 r  VGA_CONTROLLER/vgaRed4_carry__0/CO[1]
                         net (fo=1, routed)           0.686     2.392    VGA_CONTROLLER/vgaRed4
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.329     2.721 f  VGA_CONTROLLER/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.470     3.191    VGA_CONTROLLER/vgaRed[0]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.315 r  VGA_CONTROLLER/vgaRed[0]_i_1/O
                         net (fo=12, routed)          0.790     4.105    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514     5.253    VGA_CONTROLLER/clk_out1
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/C
                         clock pessimism              0.564     5.816    
                         clock uncertainty           -0.113     5.704    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.081     5.623    VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.623    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  1.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/Vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.470%)  route 0.175ns (48.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/y_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.271    VGA_CONTROLLER/y_reg_n_0_[6]
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  VGA_CONTROLLER/Vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.226    VGA_CONTROLLER/Vsync_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  VGA_CONTROLLER/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X2Y41          FDRE                                         r  VGA_CONTROLLER/Vsync_reg/C
                         clock pessimism              0.253    -0.571    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.120    -0.451    VGA_CONTROLLER/Vsync_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.392%)  route 0.191ns (50.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/y_reg[4]/Q
                         net (fo=10, routed)          0.191    -0.256    VGA_CONTROLLER/y_reg_n_0_[4]
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.045    -0.211 r  VGA_CONTROLLER/y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    VGA_CONTROLLER/y[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X2Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[0]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120    -0.451    VGA_CONTROLLER/y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.595    -0.586    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  VGA_CONTROLLER/sq_y_reg[10]/Q
                         net (fo=7, routed)           0.138    -0.285    VGA_CONTROLLER/sq_y_reg[10]
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.175 r  VGA_CONTROLLER/sq_y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.175    VGA_CONTROLLER/sq_y_reg[8]_i_1_n_5
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866    -0.824    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.134    -0.452    VGA_CONTROLLER/sq_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X2Y42          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  VGA_CONTROLLER/sq_y_reg[2]/Q
                         net (fo=5, routed)           0.138    -0.286    VGA_CONTROLLER/sq_y_reg[2]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.176 r  VGA_CONTROLLER/sq_y_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.176    VGA_CONTROLLER/sq_y_reg[0]_i_2_n_5
    SLICE_X2Y42          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X2Y42          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.134    -0.453    VGA_CONTROLLER/sq_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.592    -0.589    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  VGA_CONTROLLER/sq_x_reg[10]/Q
                         net (fo=7, routed)           0.139    -0.287    VGA_CONTROLLER/sq_x_reg[10]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.177 r  VGA_CONTROLLER/sq_x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.177    VGA_CONTROLLER/sq_x_reg[8]_i_1_n_5
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.863    -0.827    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.134    -0.455    VGA_CONTROLLER/sq_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.592    -0.589    VGA_CONTROLLER/clk_out1
    SLICE_X6Y40          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  VGA_CONTROLLER/sq_x_reg[6]/Q
                         net (fo=6, routed)           0.139    -0.287    VGA_CONTROLLER/sq_x_reg[6]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.177 r  VGA_CONTROLLER/sq_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.177    VGA_CONTROLLER/sq_x_reg[4]_i_1_n_5
    SLICE_X6Y40          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.863    -0.827    VGA_CONTROLLER/clk_out1
    SLICE_X6Y40          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[6]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.134    -0.455    VGA_CONTROLLER/sq_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.651%)  route 0.150ns (35.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.595    -0.586    VGA_CONTROLLER/clk_out1
    SLICE_X2Y43          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  VGA_CONTROLLER/sq_y_reg[6]/Q
                         net (fo=6, routed)           0.150    -0.273    VGA_CONTROLLER/sq_y_reg[6]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  VGA_CONTROLLER/sq_y_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    VGA_CONTROLLER/sq_y_reg[4]_i_1_n_5
    SLICE_X2Y43          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866    -0.824    VGA_CONTROLLER/clk_out1
    SLICE_X2Y43          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[6]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.134    -0.452    VGA_CONTROLLER/sq_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X4Y38          FDRE                                         r  VGA_CONTROLLER/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/x_reg[10]/Q
                         net (fo=9, routed)           0.146    -0.304    VGA_CONTROLLER/x_reg[10]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  VGA_CONTROLLER/x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.193    VGA_CONTROLLER/x_reg[8]_i_1_n_5
    SLICE_X4Y38          FDRE                                         r  VGA_CONTROLLER/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.862    -0.828    VGA_CONTROLLER/clk_out1
    SLICE_X4Y38          FDRE                                         r  VGA_CONTROLLER/x_reg[10]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.105    -0.485    VGA_CONTROLLER/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.340%)  route 0.146ns (36.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.589    -0.592    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/x_reg[2]/Q
                         net (fo=7, routed)           0.146    -0.306    VGA_CONTROLLER/x_reg[2]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.195 r  VGA_CONTROLLER/x_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.195    VGA_CONTROLLER/x_reg[0]_i_2_n_5
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.859    -0.831    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.105    -0.487    VGA_CONTROLLER/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.310ns (69.255%)  route 0.138ns (30.745%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.595    -0.586    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  VGA_CONTROLLER/sq_y_reg[10]/Q
                         net (fo=7, routed)           0.138    -0.285    VGA_CONTROLLER/sq_y_reg[10]
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.139 r  VGA_CONTROLLER/sq_y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    VGA_CONTROLLER/sq_y_reg[8]_i_1_n_4
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866    -0.824    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[11]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.134    -0.452    VGA_CONTROLLER/sq_y_reg[11]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    CLOCK_GEN/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X4Y39      VGA_CONTROLLER/Hsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X2Y41      VGA_CONTROLLER/Vsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y39      VGA_CONTROLLER/Hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y39      VGA_CONTROLLER/Hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X2Y41      VGA_CONTROLLER/Vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X2Y41      VGA_CONTROLLER/Vsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y39      VGA_CONTROLLER/Hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y39      VGA_CONTROLLER/Hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X2Y41      VGA_CONTROLLER/Vsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X2Y41      VGA_CONTROLLER/Vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y39      VGA_CONTROLLER/sq_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y41      VGA_CONTROLLER/sq_x_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    CLOCK_GEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.114     5.741    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.217    VGA_CONTROLLER/sq_x_reg[0]
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.114     5.741    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.217    VGA_CONTROLLER/sq_x_reg[1]
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[2]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.114     5.741    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.217    VGA_CONTROLLER/sq_x_reg[2]
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[3]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.114     5.741    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.217    VGA_CONTROLLER/sq_x_reg[3]
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.114     5.717    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.193    VGA_CONTROLLER/sq_x_reg[10]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[11]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.114     5.717    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.193    VGA_CONTROLLER/sq_x_reg[11]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[8]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.114     5.717    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.193    VGA_CONTROLLER/sq_x_reg[8]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[9]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.114     5.717    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.193    VGA_CONTROLLER/sq_x_reg[9]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.784ns (35.601%)  route 3.227ns (64.399%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[0]/Q
                         net (fo=5, routed)           1.254     0.893    VGA_CONTROLLER/sq_x_reg[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.017 r  VGA_CONTROLLER/vgaRed4_carry_i_8/O
                         net (fo=1, routed)           0.000     1.017    VGA_CONTROLLER/vgaRed4_carry_i_8_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.549 r  VGA_CONTROLLER/vgaRed4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    VGA_CONTROLLER/vgaRed4_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.706 r  VGA_CONTROLLER/vgaRed4_carry__0/CO[1]
                         net (fo=1, routed)           0.686     2.392    VGA_CONTROLLER/vgaRed4
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.329     2.721 f  VGA_CONTROLLER/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.470     3.191    VGA_CONTROLLER/vgaRed[0]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.315 r  VGA_CONTROLLER/vgaRed[0]_i_1/O
                         net (fo=12, routed)          0.817     4.133    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y37          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X0Y37          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/C
                         clock pessimism              0.564     5.817    
                         clock uncertainty           -0.114     5.703    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.067     5.636    VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.636    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.784ns (35.796%)  route 3.200ns (64.204%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.253 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[0]/Q
                         net (fo=5, routed)           1.254     0.893    VGA_CONTROLLER/sq_x_reg[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.017 r  VGA_CONTROLLER/vgaRed4_carry_i_8/O
                         net (fo=1, routed)           0.000     1.017    VGA_CONTROLLER/vgaRed4_carry_i_8_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.549 r  VGA_CONTROLLER/vgaRed4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    VGA_CONTROLLER/vgaRed4_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.706 r  VGA_CONTROLLER/vgaRed4_carry__0/CO[1]
                         net (fo=1, routed)           0.686     2.392    VGA_CONTROLLER/vgaRed4
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.329     2.721 f  VGA_CONTROLLER/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.470     3.191    VGA_CONTROLLER/vgaRed[0]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.315 r  VGA_CONTROLLER/vgaRed[0]_i_1/O
                         net (fo=12, routed)          0.790     4.105    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514     5.253    VGA_CONTROLLER/clk_out1
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/C
                         clock pessimism              0.564     5.816    
                         clock uncertainty           -0.114     5.702    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.081     5.621    VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.621    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  1.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/Vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.470%)  route 0.175ns (48.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/y_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.271    VGA_CONTROLLER/y_reg_n_0_[6]
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  VGA_CONTROLLER/Vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.226    VGA_CONTROLLER/Vsync_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  VGA_CONTROLLER/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X2Y41          FDRE                                         r  VGA_CONTROLLER/Vsync_reg/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.114    -0.457    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.120    -0.337    VGA_CONTROLLER/Vsync_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.392%)  route 0.191ns (50.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/y_reg[4]/Q
                         net (fo=10, routed)          0.191    -0.256    VGA_CONTROLLER/y_reg_n_0_[4]
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.045    -0.211 r  VGA_CONTROLLER/y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    VGA_CONTROLLER/y[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X2Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[0]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.114    -0.457    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120    -0.337    VGA_CONTROLLER/y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.595    -0.586    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  VGA_CONTROLLER/sq_y_reg[10]/Q
                         net (fo=7, routed)           0.138    -0.285    VGA_CONTROLLER/sq_y_reg[10]
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.175 r  VGA_CONTROLLER/sq_y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.175    VGA_CONTROLLER/sq_y_reg[8]_i_1_n_5
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866    -0.824    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.114    -0.472    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.134    -0.338    VGA_CONTROLLER/sq_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X2Y42          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  VGA_CONTROLLER/sq_y_reg[2]/Q
                         net (fo=5, routed)           0.138    -0.286    VGA_CONTROLLER/sq_y_reg[2]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.176 r  VGA_CONTROLLER/sq_y_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.176    VGA_CONTROLLER/sq_y_reg[0]_i_2_n_5
    SLICE_X2Y42          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X2Y42          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.114    -0.473    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.134    -0.339    VGA_CONTROLLER/sq_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.592    -0.589    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  VGA_CONTROLLER/sq_x_reg[10]/Q
                         net (fo=7, routed)           0.139    -0.287    VGA_CONTROLLER/sq_x_reg[10]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.177 r  VGA_CONTROLLER/sq_x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.177    VGA_CONTROLLER/sq_x_reg[8]_i_1_n_5
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.863    -0.827    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.114    -0.475    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.134    -0.341    VGA_CONTROLLER/sq_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.592    -0.589    VGA_CONTROLLER/clk_out1
    SLICE_X6Y40          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  VGA_CONTROLLER/sq_x_reg[6]/Q
                         net (fo=6, routed)           0.139    -0.287    VGA_CONTROLLER/sq_x_reg[6]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.177 r  VGA_CONTROLLER/sq_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.177    VGA_CONTROLLER/sq_x_reg[4]_i_1_n_5
    SLICE_X6Y40          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.863    -0.827    VGA_CONTROLLER/clk_out1
    SLICE_X6Y40          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[6]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.114    -0.475    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.134    -0.341    VGA_CONTROLLER/sq_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.651%)  route 0.150ns (35.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.595    -0.586    VGA_CONTROLLER/clk_out1
    SLICE_X2Y43          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  VGA_CONTROLLER/sq_y_reg[6]/Q
                         net (fo=6, routed)           0.150    -0.273    VGA_CONTROLLER/sq_y_reg[6]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  VGA_CONTROLLER/sq_y_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    VGA_CONTROLLER/sq_y_reg[4]_i_1_n_5
    SLICE_X2Y43          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866    -0.824    VGA_CONTROLLER/clk_out1
    SLICE_X2Y43          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[6]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.114    -0.472    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.134    -0.338    VGA_CONTROLLER/sq_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X4Y38          FDRE                                         r  VGA_CONTROLLER/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/x_reg[10]/Q
                         net (fo=9, routed)           0.146    -0.304    VGA_CONTROLLER/x_reg[10]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  VGA_CONTROLLER/x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.193    VGA_CONTROLLER/x_reg[8]_i_1_n_5
    SLICE_X4Y38          FDRE                                         r  VGA_CONTROLLER/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.862    -0.828    VGA_CONTROLLER/clk_out1
    SLICE_X4Y38          FDRE                                         r  VGA_CONTROLLER/x_reg[10]/C
                         clock pessimism              0.237    -0.590    
                         clock uncertainty            0.114    -0.476    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.105    -0.371    VGA_CONTROLLER/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.340%)  route 0.146ns (36.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.589    -0.592    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/x_reg[2]/Q
                         net (fo=7, routed)           0.146    -0.306    VGA_CONTROLLER/x_reg[2]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.195 r  VGA_CONTROLLER/x_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.195    VGA_CONTROLLER/x_reg[0]_i_2_n_5
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.859    -0.831    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.114    -0.478    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.105    -0.373    VGA_CONTROLLER/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.310ns (69.255%)  route 0.138ns (30.745%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.595    -0.586    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  VGA_CONTROLLER/sq_y_reg[10]/Q
                         net (fo=7, routed)           0.138    -0.285    VGA_CONTROLLER/sq_y_reg[10]
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.139 r  VGA_CONTROLLER/sq_y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    VGA_CONTROLLER/sq_y_reg[8]_i_1_n_4
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866    -0.824    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[11]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.114    -0.472    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.134    -0.338    VGA_CONTROLLER/sq_y_reg[11]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.114     5.741    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.217    VGA_CONTROLLER/sq_x_reg[0]
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.114     5.741    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.217    VGA_CONTROLLER/sq_x_reg[1]
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[2]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.114     5.741    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.217    VGA_CONTROLLER/sq_x_reg[2]
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.819ns (39.028%)  route 2.842ns (60.972%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.654     3.782    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[3]/C
                         clock pessimism              0.602     5.855    
                         clock uncertainty           -0.114     5.741    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524     5.217    VGA_CONTROLLER/sq_x_reg[3]
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.114     5.717    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.193    VGA_CONTROLLER/sq_x_reg[10]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[11]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.114     5.717    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.193    VGA_CONTROLLER/sq_x_reg[11]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[8]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.114     5.717    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.193    VGA_CONTROLLER/sq_x_reg[8]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.819ns (39.322%)  route 2.807ns (60.678%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 5.255 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[1]/Q
                         net (fo=5, routed)           0.565     0.205    VGA_CONTROLLER/sq_x_reg[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.861 r  VGA_CONTROLLER/sq_x_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     0.861    VGA_CONTROLLER/sq_x_reg[0]_i_11_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.083 r  VGA_CONTROLLER/sq_x_reg[0]_i_6/O[0]
                         net (fo=1, routed)           0.816     1.899    VGA_CONTROLLER/sq_x_reg[0]_i_6_n_7
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.299     2.198 f  VGA_CONTROLLER/sq_x[0]_i_5/O
                         net (fo=1, routed)           0.806     3.004    VGA_CONTROLLER/sq_x[0]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     3.128 r  VGA_CONTROLLER/sq_x[0]_i_1/O
                         net (fo=12, routed)          0.619     3.747    VGA_CONTROLLER/sq_x[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.516     5.255    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[9]/C
                         clock pessimism              0.577     5.831    
                         clock uncertainty           -0.114     5.717    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524     5.193    VGA_CONTROLLER/sq_x_reg[9]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.784ns (35.601%)  route 3.227ns (64.399%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 5.254 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[0]/Q
                         net (fo=5, routed)           1.254     0.893    VGA_CONTROLLER/sq_x_reg[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.017 r  VGA_CONTROLLER/vgaRed4_carry_i_8/O
                         net (fo=1, routed)           0.000     1.017    VGA_CONTROLLER/vgaRed4_carry_i_8_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.549 r  VGA_CONTROLLER/vgaRed4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    VGA_CONTROLLER/vgaRed4_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.706 r  VGA_CONTROLLER/vgaRed4_carry__0/CO[1]
                         net (fo=1, routed)           0.686     2.392    VGA_CONTROLLER/vgaRed4
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.329     2.721 f  VGA_CONTROLLER/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.470     3.191    VGA_CONTROLLER/vgaRed[0]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.315 r  VGA_CONTROLLER/vgaRed[0]_i_1/O
                         net (fo=12, routed)          0.817     4.133    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y37          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.515     5.254    VGA_CONTROLLER/clk_out1
    SLICE_X0Y37          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/C
                         clock pessimism              0.564     5.817    
                         clock uncertainty           -0.114     5.703    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.067     5.636    VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.636    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 VGA_CONTROLLER/sq_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.784ns (35.796%)  route 3.200ns (64.204%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 5.253 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X6Y39          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  VGA_CONTROLLER/sq_x_reg[0]/Q
                         net (fo=5, routed)           1.254     0.893    VGA_CONTROLLER/sq_x_reg[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.017 r  VGA_CONTROLLER/vgaRed4_carry_i_8/O
                         net (fo=1, routed)           0.000     1.017    VGA_CONTROLLER/vgaRed4_carry_i_8_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.549 r  VGA_CONTROLLER/vgaRed4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    VGA_CONTROLLER/vgaRed4_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.706 r  VGA_CONTROLLER/vgaRed4_carry__0/CO[1]
                         net (fo=1, routed)           0.686     2.392    VGA_CONTROLLER/vgaRed4
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.329     2.721 f  VGA_CONTROLLER/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.470     3.191    VGA_CONTROLLER/vgaRed[0]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.315 r  VGA_CONTROLLER/vgaRed[0]_i_1/O
                         net (fo=12, routed)          0.790     4.105    VGA_CONTROLLER/vgaRed0
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.066 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.648    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.739 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.514     5.253    VGA_CONTROLLER/clk_out1
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/C
                         clock pessimism              0.564     5.816    
                         clock uncertainty           -0.114     5.702    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.081     5.621    VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.621    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  1.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/Vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.470%)  route 0.175ns (48.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/y_reg[6]/Q
                         net (fo=8, routed)           0.175    -0.271    VGA_CONTROLLER/y_reg_n_0_[6]
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  VGA_CONTROLLER/Vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.226    VGA_CONTROLLER/Vsync_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  VGA_CONTROLLER/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X2Y41          FDRE                                         r  VGA_CONTROLLER/Vsync_reg/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.114    -0.457    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.120    -0.337    VGA_CONTROLLER/Vsync_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.392%)  route 0.191ns (50.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/y_reg[4]/Q
                         net (fo=10, routed)          0.191    -0.256    VGA_CONTROLLER/y_reg_n_0_[4]
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.045    -0.211 r  VGA_CONTROLLER/y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    VGA_CONTROLLER/y[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X2Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[0]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.114    -0.457    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120    -0.337    VGA_CONTROLLER/y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.595    -0.586    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  VGA_CONTROLLER/sq_y_reg[10]/Q
                         net (fo=7, routed)           0.138    -0.285    VGA_CONTROLLER/sq_y_reg[10]
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.175 r  VGA_CONTROLLER/sq_y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.175    VGA_CONTROLLER/sq_y_reg[8]_i_1_n_5
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866    -0.824    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.114    -0.472    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.134    -0.338    VGA_CONTROLLER/sq_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X2Y42          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  VGA_CONTROLLER/sq_y_reg[2]/Q
                         net (fo=5, routed)           0.138    -0.286    VGA_CONTROLLER/sq_y_reg[2]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.176 r  VGA_CONTROLLER/sq_y_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.176    VGA_CONTROLLER/sq_y_reg[0]_i_2_n_5
    SLICE_X2Y42          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X2Y42          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.114    -0.473    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.134    -0.339    VGA_CONTROLLER/sq_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.592    -0.589    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  VGA_CONTROLLER/sq_x_reg[10]/Q
                         net (fo=7, routed)           0.139    -0.287    VGA_CONTROLLER/sq_x_reg[10]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.177 r  VGA_CONTROLLER/sq_x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.177    VGA_CONTROLLER/sq_x_reg[8]_i_1_n_5
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.863    -0.827    VGA_CONTROLLER/clk_out1
    SLICE_X6Y41          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[10]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.114    -0.475    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.134    -0.341    VGA_CONTROLLER/sq_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.592    -0.589    VGA_CONTROLLER/clk_out1
    SLICE_X6Y40          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  VGA_CONTROLLER/sq_x_reg[6]/Q
                         net (fo=6, routed)           0.139    -0.287    VGA_CONTROLLER/sq_x_reg[6]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.177 r  VGA_CONTROLLER/sq_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.177    VGA_CONTROLLER/sq_x_reg[4]_i_1_n_5
    SLICE_X6Y40          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.863    -0.827    VGA_CONTROLLER/clk_out1
    SLICE_X6Y40          FDRE                                         r  VGA_CONTROLLER/sq_x_reg[6]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.114    -0.475    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.134    -0.341    VGA_CONTROLLER/sq_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.651%)  route 0.150ns (35.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.595    -0.586    VGA_CONTROLLER/clk_out1
    SLICE_X2Y43          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  VGA_CONTROLLER/sq_y_reg[6]/Q
                         net (fo=6, routed)           0.150    -0.273    VGA_CONTROLLER/sq_y_reg[6]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  VGA_CONTROLLER/sq_y_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    VGA_CONTROLLER/sq_y_reg[4]_i_1_n_5
    SLICE_X2Y43          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866    -0.824    VGA_CONTROLLER/clk_out1
    SLICE_X2Y43          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[6]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.114    -0.472    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.134    -0.338    VGA_CONTROLLER/sq_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X4Y38          FDRE                                         r  VGA_CONTROLLER/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/x_reg[10]/Q
                         net (fo=9, routed)           0.146    -0.304    VGA_CONTROLLER/x_reg[10]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  VGA_CONTROLLER/x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.193    VGA_CONTROLLER/x_reg[8]_i_1_n_5
    SLICE_X4Y38          FDRE                                         r  VGA_CONTROLLER/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.862    -0.828    VGA_CONTROLLER/clk_out1
    SLICE_X4Y38          FDRE                                         r  VGA_CONTROLLER/x_reg[10]/C
                         clock pessimism              0.237    -0.590    
                         clock uncertainty            0.114    -0.476    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.105    -0.371    VGA_CONTROLLER/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.340%)  route 0.146ns (36.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.589    -0.592    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA_CONTROLLER/x_reg[2]/Q
                         net (fo=7, routed)           0.146    -0.306    VGA_CONTROLLER/x_reg[2]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.195 r  VGA_CONTROLLER/x_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.195    VGA_CONTROLLER/x_reg[0]_i_2_n_5
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.859    -0.831    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.114    -0.478    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.105    -0.373    VGA_CONTROLLER/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VGA_CONTROLLER/sq_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_CONTROLLER/sq_y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.310ns (69.255%)  route 0.138ns (30.745%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.595    -0.586    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  VGA_CONTROLLER/sq_y_reg[10]/Q
                         net (fo=7, routed)           0.138    -0.285    VGA_CONTROLLER/sq_y_reg[10]
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.139 r  VGA_CONTROLLER/sq_y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    VGA_CONTROLLER/sq_y_reg[8]_i_1_n_4
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866    -0.824    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[11]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.114    -0.472    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.134    -0.338    VGA_CONTROLLER/sq_y_reg[11]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.199    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_CONTROLLER/Vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.083ns  (logic 4.021ns (66.108%)  route 2.062ns (33.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.637    -0.875    VGA_CONTROLLER/clk_out1
    SLICE_X2Y41          FDRE                                         r  VGA_CONTROLLER/Vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  VGA_CONTROLLER/Vsync_reg/Q
                         net (fo=1, routed)           2.062     1.705    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.208 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.208    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/Hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.036ns  (logic 3.953ns (65.478%)  route 2.084ns (34.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X4Y39          FDRE                                         r  VGA_CONTROLLER/Hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  VGA_CONTROLLER/Hsync_reg/Q
                         net (fo=1, routed)           2.084     1.661    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.158 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.158    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.854ns  (logic 3.986ns (68.096%)  route 1.868ns (31.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.637    -0.875    VGA_CONTROLLER/clk_out1
    SLICE_X1Y41          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_8/Q
                         net (fo=1, routed)           1.868     1.449    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530     4.980 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.980    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.975ns (68.658%)  route 1.814ns (31.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.631    -0.881    VGA_CONTROLLER/clk_out1
    SLICE_X0Y34          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           1.814     1.390    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519     4.909 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.909    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.958ns (69.599%)  route 1.729ns (30.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.631    -0.881    VGA_CONTROLLER/clk_out1
    SLICE_X0Y34          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  VGA_CONTROLLER/vgaRed_reg[0]/Q
                         net (fo=1, routed)           1.729     1.305    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     4.807 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.807    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.985ns (70.240%)  route 1.688ns (29.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.636    -0.876    VGA_CONTROLLER/clk_out1
    SLICE_X0Y39          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           1.688     1.269    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529     4.798 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.798    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.977ns (70.354%)  route 1.676ns (29.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           1.676     1.253    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521     4.774 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.774    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 3.980ns (70.475%)  route 1.667ns (29.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.637    -0.875    VGA_CONTROLLER/clk_out1
    SLICE_X1Y41          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_9/Q
                         net (fo=1, routed)           1.667     1.249    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524     4.772 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.772    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.644ns  (logic 3.975ns (70.438%)  route 1.668ns (29.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.637    -0.875    VGA_CONTROLLER/clk_out1
    SLICE_X1Y41          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_10/Q
                         net (fo=1, routed)           1.668     1.250    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519     4.769 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.769    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.961ns (70.320%)  route 1.672ns (29.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.636    -0.876    VGA_CONTROLLER/clk_out1
    SLICE_X0Y39          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           1.672     1.252    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.758 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.758    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.367ns (82.689%)  route 0.286ns (17.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           0.286    -0.163    lopt_3
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.062 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.062    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.366ns (82.680%)  route 0.286ns (17.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.592    -0.589    VGA_CONTROLLER/clk_out1
    SLICE_X0Y37          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/Q
                         net (fo=1, routed)           0.286    -0.162    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.063 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.063    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.657ns  (logic 1.338ns (80.720%)  route 0.319ns (19.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X0Y34          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.319    -0.130    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.067 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.067    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.348ns (80.666%)  route 0.323ns (19.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.593    -0.588    VGA_CONTROLLER/clk_out1
    SLICE_X0Y39          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           0.323    -0.124    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.082 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.082    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.346ns (80.059%)  route 0.335ns (19.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X0Y34          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.335    -0.114    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.090 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.090    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.361ns (80.995%)  route 0.319ns (19.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X1Y41          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_10/Q
                         net (fo=1, routed)           0.319    -0.127    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.093 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.093    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.363ns (80.658%)  route 0.327ns (19.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           0.327    -0.123    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.099 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.099    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.345ns (79.062%)  route 0.356ns (20.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X0Y34          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/vgaRed_reg[0]/Q
                         net (fo=1, routed)           0.356    -0.093    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.110 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.110    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.366ns (80.430%)  route 0.332ns (19.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X1Y41          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_9/Q
                         net (fo=1, routed)           0.332    -0.114    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.111 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.111    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.371ns (79.503%)  route 0.353ns (20.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.593    -0.588    VGA_CONTROLLER/clk_out1
    SLICE_X0Y39          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           0.353    -0.094    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.136 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.136    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_CONTROLLER/Vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.083ns  (logic 4.021ns (66.108%)  route 2.062ns (33.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.637    -0.875    VGA_CONTROLLER/clk_out1
    SLICE_X2Y41          FDRE                                         r  VGA_CONTROLLER/Vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  VGA_CONTROLLER/Vsync_reg/Q
                         net (fo=1, routed)           2.062     1.705    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.208 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.208    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/Hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.036ns  (logic 3.953ns (65.478%)  route 2.084ns (34.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X4Y39          FDRE                                         r  VGA_CONTROLLER/Hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  VGA_CONTROLLER/Hsync_reg/Q
                         net (fo=1, routed)           2.084     1.661    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.158 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.158    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.854ns  (logic 3.986ns (68.096%)  route 1.868ns (31.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.637    -0.875    VGA_CONTROLLER/clk_out1
    SLICE_X1Y41          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_8/Q
                         net (fo=1, routed)           1.868     1.449    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530     4.980 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.980    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.975ns (68.658%)  route 1.814ns (31.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.631    -0.881    VGA_CONTROLLER/clk_out1
    SLICE_X0Y34          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           1.814     1.390    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519     4.909 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.909    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.958ns (69.599%)  route 1.729ns (30.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.631    -0.881    VGA_CONTROLLER/clk_out1
    SLICE_X0Y34          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  VGA_CONTROLLER/vgaRed_reg[0]/Q
                         net (fo=1, routed)           1.729     1.305    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     4.807 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.807    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.985ns (70.240%)  route 1.688ns (29.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.636    -0.876    VGA_CONTROLLER/clk_out1
    SLICE_X0Y39          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           1.688     1.269    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529     4.798 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.798    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.977ns (70.354%)  route 1.676ns (29.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.633    -0.879    VGA_CONTROLLER/clk_out1
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           1.676     1.253    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521     4.774 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.774    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 3.980ns (70.475%)  route 1.667ns (29.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.637    -0.875    VGA_CONTROLLER/clk_out1
    SLICE_X1Y41          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_9/Q
                         net (fo=1, routed)           1.667     1.249    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524     4.772 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.772    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.644ns  (logic 3.975ns (70.438%)  route 1.668ns (29.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.637    -0.875    VGA_CONTROLLER/clk_out1
    SLICE_X1Y41          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_10/Q
                         net (fo=1, routed)           1.668     1.250    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519     4.769 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.769    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.961ns (70.320%)  route 1.672ns (29.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.636    -0.876    VGA_CONTROLLER/clk_out1
    SLICE_X0Y39          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           1.672     1.252    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.758 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.758    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.367ns (82.689%)  route 0.286ns (17.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           0.286    -0.163    lopt_3
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.062 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.062    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.366ns (82.680%)  route 0.286ns (17.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.592    -0.589    VGA_CONTROLLER/clk_out1
    SLICE_X0Y37          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_11/Q
                         net (fo=1, routed)           0.286    -0.162    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.063 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.063    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.657ns  (logic 1.338ns (80.720%)  route 0.319ns (19.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X0Y34          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.319    -0.130    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.067 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.067    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.348ns (80.666%)  route 0.323ns (19.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.593    -0.588    VGA_CONTROLLER/clk_out1
    SLICE_X0Y39          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           0.323    -0.124    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.082 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.082    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.346ns (80.059%)  route 0.335ns (19.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X0Y34          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.335    -0.114    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.090 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.090    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.361ns (80.995%)  route 0.319ns (19.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X1Y41          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_10/Q
                         net (fo=1, routed)           0.319    -0.127    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.093 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.093    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.363ns (80.658%)  route 0.327ns (19.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X0Y35          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           0.327    -0.123    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.099 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.099    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.345ns (79.062%)  route 0.356ns (20.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.591    -0.590    VGA_CONTROLLER/clk_out1
    SLICE_X0Y34          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  VGA_CONTROLLER/vgaRed_reg[0]/Q
                         net (fo=1, routed)           0.356    -0.093    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.110 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.110    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.366ns (80.430%)  route 0.332ns (19.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.594    -0.587    VGA_CONTROLLER/clk_out1
    SLICE_X1Y41          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_9/Q
                         net (fo=1, routed)           0.332    -0.114    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.111 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.111    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.371ns (79.503%)  route 0.353ns (20.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.593    -0.588    VGA_CONTROLLER/clk_out1
    SLICE_X0Y39          FDRE                                         r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  VGA_CONTROLLER/vgaRed_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           0.353    -0.094    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.136 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.136    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    17.752 f  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.282    CLOCK_GEN/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.311 f  CLOCK_GEN/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    19.127    CLOCK_GEN/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    CLOCK_GEN/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    17.752 f  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.282    CLOCK_GEN/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.311 f  CLOCK_GEN/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    19.127    CLOCK_GEN/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    CLOCK_GEN/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/sq_y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.565ns (31.405%)  route 3.419ns (68.595%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.719     4.161    VGA_CONTROLLER/btnC_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.285 r  VGA_CONTROLLER/sq_y[0]_i_1/O
                         net (fo=12, routed)          0.699     4.984    VGA_CONTROLLER/sq_y[0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.519    -1.476    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/sq_y_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.565ns (31.405%)  route 3.419ns (68.595%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.719     4.161    VGA_CONTROLLER/btnC_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.285 r  VGA_CONTROLLER/sq_y[0]_i_1/O
                         net (fo=12, routed)          0.699     4.984    VGA_CONTROLLER/sq_y[0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.519    -1.476    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/sq_y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.565ns (31.405%)  route 3.419ns (68.595%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.719     4.161    VGA_CONTROLLER/btnC_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.285 r  VGA_CONTROLLER/sq_y[0]_i_1/O
                         net (fo=12, routed)          0.699     4.984    VGA_CONTROLLER/sq_y[0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.519    -1.476    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/sq_y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.565ns (31.405%)  route 3.419ns (68.595%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.719     4.161    VGA_CONTROLLER/btnC_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.285 r  VGA_CONTROLLER/sq_y[0]_i_1/O
                         net (fo=12, routed)          0.699     4.984    VGA_CONTROLLER/sq_y[0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.519    -1.476    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.974ns  (logic 1.590ns (31.973%)  route 3.384ns (68.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.852     4.293    VGA_CONTROLLER/btnC_IBUF
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.149     4.442 r  VGA_CONTROLLER/x[0]_i_1/O
                         net (fo=12, routed)          0.531     4.974    VGA_CONTROLLER/x[0]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    -1.483    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.974ns  (logic 1.590ns (31.973%)  route 3.384ns (68.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.852     4.293    VGA_CONTROLLER/btnC_IBUF
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.149     4.442 r  VGA_CONTROLLER/x[0]_i_1/O
                         net (fo=12, routed)          0.531     4.974    VGA_CONTROLLER/x[0]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    -1.483    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.974ns  (logic 1.590ns (31.973%)  route 3.384ns (68.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.852     4.293    VGA_CONTROLLER/btnC_IBUF
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.149     4.442 r  VGA_CONTROLLER/x[0]_i_1/O
                         net (fo=12, routed)          0.531     4.974    VGA_CONTROLLER/x[0]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    -1.483    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.974ns  (logic 1.590ns (31.973%)  route 3.384ns (68.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.852     4.293    VGA_CONTROLLER/btnC_IBUF
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.149     4.442 r  VGA_CONTROLLER/x[0]_i_1/O
                         net (fo=12, routed)          0.531     4.974    VGA_CONTROLLER/x[0]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    -1.483    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.971ns  (logic 1.590ns (31.993%)  route 3.380ns (68.007%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.852     4.293    VGA_CONTROLLER/btnC_IBUF
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.149     4.442 r  VGA_CONTROLLER/x[0]_i_1/O
                         net (fo=12, routed)          0.528     4.971    VGA_CONTROLLER/x[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  VGA_CONTROLLER/x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.513    -1.482    VGA_CONTROLLER/clk_out1
    SLICE_X4Y37          FDRE                                         r  VGA_CONTROLLER/x_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.971ns  (logic 1.590ns (31.993%)  route 3.380ns (68.007%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.852     4.293    VGA_CONTROLLER/btnC_IBUF
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.149     4.442 r  VGA_CONTROLLER/x[0]_i_1/O
                         net (fo=12, routed)          0.528     4.971    VGA_CONTROLLER/x[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  VGA_CONTROLLER/x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.513    -1.482    VGA_CONTROLLER/clk_out1
    SLICE_X4Y37          FDRE                                         r  VGA_CONTROLLER/x_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.210ns (16.575%)  route 1.055ns (83.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          1.055     1.264    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.210ns (16.575%)  route 1.055ns (83.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          1.055     1.264    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.210ns (16.575%)  route 1.055ns (83.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          1.055     1.264    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/sq_y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.565ns (31.405%)  route 3.419ns (68.595%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.719     4.161    VGA_CONTROLLER/btnC_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.285 r  VGA_CONTROLLER/sq_y[0]_i_1/O
                         net (fo=12, routed)          0.699     4.984    VGA_CONTROLLER/sq_y[0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.519    -1.476    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/sq_y_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.565ns (31.405%)  route 3.419ns (68.595%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.719     4.161    VGA_CONTROLLER/btnC_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.285 r  VGA_CONTROLLER/sq_y[0]_i_1/O
                         net (fo=12, routed)          0.699     4.984    VGA_CONTROLLER/sq_y[0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.519    -1.476    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/sq_y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.565ns (31.405%)  route 3.419ns (68.595%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.719     4.161    VGA_CONTROLLER/btnC_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.285 r  VGA_CONTROLLER/sq_y[0]_i_1/O
                         net (fo=12, routed)          0.699     4.984    VGA_CONTROLLER/sq_y[0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.519    -1.476    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/sq_y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.565ns (31.405%)  route 3.419ns (68.595%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.719     4.161    VGA_CONTROLLER/btnC_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.285 r  VGA_CONTROLLER/sq_y[0]_i_1/O
                         net (fo=12, routed)          0.699     4.984    VGA_CONTROLLER/sq_y[0]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.519    -1.476    VGA_CONTROLLER/clk_out1
    SLICE_X2Y44          FDRE                                         r  VGA_CONTROLLER/sq_y_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.974ns  (logic 1.590ns (31.973%)  route 3.384ns (68.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.852     4.293    VGA_CONTROLLER/btnC_IBUF
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.149     4.442 r  VGA_CONTROLLER/x[0]_i_1/O
                         net (fo=12, routed)          0.531     4.974    VGA_CONTROLLER/x[0]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    -1.483    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.974ns  (logic 1.590ns (31.973%)  route 3.384ns (68.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.852     4.293    VGA_CONTROLLER/btnC_IBUF
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.149     4.442 r  VGA_CONTROLLER/x[0]_i_1/O
                         net (fo=12, routed)          0.531     4.974    VGA_CONTROLLER/x[0]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    -1.483    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.974ns  (logic 1.590ns (31.973%)  route 3.384ns (68.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.852     4.293    VGA_CONTROLLER/btnC_IBUF
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.149     4.442 r  VGA_CONTROLLER/x[0]_i_1/O
                         net (fo=12, routed)          0.531     4.974    VGA_CONTROLLER/x[0]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    -1.483    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.974ns  (logic 1.590ns (31.973%)  route 3.384ns (68.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.852     4.293    VGA_CONTROLLER/btnC_IBUF
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.149     4.442 r  VGA_CONTROLLER/x[0]_i_1/O
                         net (fo=12, routed)          0.531     4.974    VGA_CONTROLLER/x[0]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.512    -1.483    VGA_CONTROLLER/clk_out1
    SLICE_X4Y36          FDRE                                         r  VGA_CONTROLLER/x_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.971ns  (logic 1.590ns (31.993%)  route 3.380ns (68.007%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.852     4.293    VGA_CONTROLLER/btnC_IBUF
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.149     4.442 r  VGA_CONTROLLER/x[0]_i_1/O
                         net (fo=12, routed)          0.528     4.971    VGA_CONTROLLER/x[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  VGA_CONTROLLER/x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.513    -1.482    VGA_CONTROLLER/clk_out1
    SLICE_X4Y37          FDRE                                         r  VGA_CONTROLLER/x_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.971ns  (logic 1.590ns (31.993%)  route 3.380ns (68.007%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          2.852     4.293    VGA_CONTROLLER/btnC_IBUF
    SLICE_X5Y39          LUT2 (Prop_lut2_I0_O)        0.149     4.442 r  VGA_CONTROLLER/x[0]_i_1/O
                         net (fo=12, routed)          0.528     4.971    VGA_CONTROLLER/x[0]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  VGA_CONTROLLER/x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          1.513    -1.482    VGA_CONTROLLER/clk_out1
    SLICE_X4Y37          FDRE                                         r  VGA_CONTROLLER/x_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.210ns (19.934%)  route 0.842ns (80.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.842     1.051    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y41          FDRE                                         r  VGA_CONTROLLER/y_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.210ns (16.575%)  route 1.055ns (83.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          1.055     1.264    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.210ns (16.575%)  route 1.055ns (83.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          1.055     1.264    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            VGA_CONTROLLER/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.210ns (16.575%)  route 1.055ns (83.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          1.055     1.264    VGA_CONTROLLER/btnC_IBUF
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_GEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_GEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLOCK_GEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=62, routed)          0.865    -0.825    VGA_CONTROLLER/clk_out1
    SLICE_X0Y40          FDRE                                         r  VGA_CONTROLLER/y_reg[4]/C





