# do {decode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:15:18 on Apr 11,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../test_ldpc.srcs/sources_1/ip/ten_bit" "+incdir+../../../../test_ldpc.srcs/sources_1/ip/ber_pll" ../../../../test_ldpc.srcs/sources_1/ip/ila_1/sim/ila_1.v ../../../../test_ldpc.srcs/sources_1/ip/ber_ila/sim/ber_ila.v ../../../../test_ldpc.srcs/sources_1/ip/data_pri/sim/data_pri.v ../../../../test_ldpc.srcs/sources_1/ip/fifo_ila_1/sim/fifo_ila.v ../../../../test_ldpc.srcs/sources_1/ip/ber_fifo/sim/ber_fifo.v ../../../../test_ldpc.srcs/sources_1/ip/ber_pll/ber_pll_clk_wiz.v ../../../../test_ldpc.srcs/sources_1/ip/ber_pll/ber_pll.v ../../../../test_ldpc.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../test_ldpc.srcs/sources_1/ip/H3_4/sim/H3_4.v ../../../../test_ldpc.srcs/sources_1/ip/H3_3/sim/H3_3.v ../../../../test_ldpc.srcs/sources_1/ip/H3_2/sim/H3_2.v ../../../../test_ldpc.srcs/sources_1/ip/H3_1/sim/H3_1.v ../../../../test_ldpc.srcs/sources_1/ip/H2_4/sim/H2_4.v ../../../../test_ldpc.srcs/sources_1/ip/H2_3/sim/H2_3.v ../../../../test_ldpc.srcs/sources_1/ip/H2_2/sim/H2_2.v ../../../../test_ldpc.srcs/sources_1/ip/H2_1/sim/H2_1.v ../../../../test_ldpc.srcs/sources_1/ip/H1_4/sim/H1_4.v ../../../../test_ldpc.srcs/sources_1/ip/H1_3/sim/H1_3.v ../../../../test_ldpc.srcs/sources_1/ip/H1_2/sim/H1_2.v ../../../../test_ldpc.srcs/sources_1/ip/H1_1/sim/H1_1.v ../../../../test_ldpc.srcs/sources_1/ip/coe4_4/sim/coe4_4.v ../../../../test_ldpc.srcs/sources_1/ip/coe4_3/sim/coe4_3.v ../../../../test_ldpc.srcs/sources_1/ip/coe4_2/sim/coe4_2.v ../../../../test_ldpc.srcs/sources_1/ip/coe4_1/sim/coe4_1.v ../../../../test_ldpc.srcs/sources_1/ip/fifo_in/sim/fifo_in.v ../../../../test_ldpc.srcs/sources_1/ip/ten_bit/ten_bit_clk_wiz.v ../../../../test_ldpc.srcs/sources_1/ip/ten_bit/ten_bit.v ../../../../test_ldpc.srcs/sources_1/ip/decode/decode/example_design/decode_tx_startup_fsm.v ../../../../test_ldpc.srcs/sources_1/ip/decode/decode/example_design/decode_rx_startup_fsm.v ../../../../test_ldpc.srcs/sources_1/ip/decode/decode_init.v ../../../../test_ldpc.srcs/sources_1/ip/decode/decode_cpll_railing.v ../../../../test_ldpc.srcs/sources_1/ip/decode/decode_gt.v ../../../../test_ldpc.srcs/sources_1/ip/decode/decode_multi_gt.v ../../../../test_ldpc.srcs/sources_1/ip/decode/decode/example_design/decode_sync_block.v ../../../../test_ldpc.srcs/sources_1/ip/decode/decode.v ../../../../test_ldpc.srcs/sources_1/imports/decode_code/all_control.v ../../../../test_ldpc.srcs/sources_1/new/ber_com.v ../../../../test_ldpc.srcs/sources_1/imports/decode_code/buff.v ../../../../test_ldpc.srcs/sources_1/imports/example_design/decode_exdes.v ../../../../test_ldpc.srcs/sources_1/imports/example_design/decode_gt_frame_gen.v ../../../../test_ldpc.srcs/sources_1/imports/decode_code/decode_out.v ../../../../test_ldpc.srcs/sources_1/imports/example_design/support/decode_support.v ../../../../test_ldpc.srcs/sources_1/imports/decode_code/error_comp.v ../../../../test_ldpc.srcs/sources_1/imports/decode_code/error_control.v ../../../../test_ldpc.srcs/sources_1/imports/decode_code/f_control.v ../../../../test_ldpc.srcs/sources_1/new/fifo_ber.v ../../../../test_ldpc.srcs/sources_1/imports/decode_code/find_max.v ../../../../test_ldpc.srcs/sources_1/new/fn_1.v ../../../../test_ldpc.srcs/sources_1/new/fn_2.v ../../../../test_ldpc.srcs/sources_1/new/fn_3.v ../../../../test_ldpc.srcs/sources_1/new/fn_4.v ../../../../test_ldpc.srcs/sources_1/imports/decode_code/invert.v ../../../../test_ldpc.srcs/sources_1/imports/Desktop/rx_clk_common.v ../../../../test_ldpc.srcs/sources_1/imports/Desktop/rx_clk_common_reset.v ../../../../test_ldpc.srcs/sources_1/imports/Desktop/rx_clk_gt_usrclk_source.v ../../../../test_ldpc.srcs/sim_1/new/decode.v 
# -- Skipping module ila_1
# -- Skipping module ber_ila
# -- Skipping module data_pri
# -- Skipping module fifo_ila
# -- Skipping module ber_fifo
# -- Skipping module ber_pll_clk_wiz
# -- Skipping module ber_pll
# -- Skipping module fifo_generator_0
# -- Skipping module H3_4
# -- Skipping module H3_3
# -- Skipping module H3_2
# -- Skipping module H3_1
# -- Skipping module H2_4
# -- Skipping module H2_3
# -- Skipping module H2_2
# -- Skipping module H2_1
# -- Skipping module H1_4
# -- Skipping module H1_3
# -- Skipping module H1_2
# -- Skipping module H1_1
# -- Skipping module coe4_4
# -- Skipping module coe4_3
# -- Skipping module coe4_2
# -- Skipping module coe4_1
# -- Skipping module fifo_in
# -- Skipping module ten_bit_clk_wiz
# -- Skipping module ten_bit
# -- Skipping module decode_TX_STARTUP_FSM
# -- Skipping module decode_RX_STARTUP_FSM
# -- Skipping module decode_init
# -- Skipping module decode_cpll_railing
# -- Skipping module decode_GT
# -- Skipping module decode_multi_gt
# -- Skipping module decode_sync_block
# -- Skipping module decode
# -- Skipping module all_control
# -- Skipping module ber_com
# -- Skipping module buff
# -- Skipping module decode_exdes
# -- Skipping module decode_GT_FRAME_GEN
# -- Skipping module decode_out
# -- Skipping module decode_support
# -- Skipping module error_comp
# -- Skipping module error_control
# -- Skipping module f_control
# -- Skipping module ber_fifo_test
# -- Skipping module find_max
# -- Skipping module meg
# -- Skipping module fn_1
# -- Skipping module fn_2
# -- Skipping module fn_3
# -- Skipping module fn_4
# -- Skipping module invert
# -- Skipping module rx_clk_common
# -- Skipping module rx_clk_common_reset
# -- Skipping module rx_clk_GT_USRCLK_SOURCE
# -- Skipping module decode_TB
# 
# Top level modules:
# 	decode_TB
# End time: 15:15:18 on Apr 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 15:15:19 on Apr 11,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:15:20 on Apr 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
