// Seed: 2775683740
module module_0 (
    input uwire id_0,
    input wand  id_1,
    input tri1  id_2,
    input wor   id_3
);
  assign id_5 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    input tri id_3,
    output wor id_4,
    input tri1 id_5,
    output tri id_6,
    input wand id_7,
    input supply1 id_8,
    output supply0 id_9,
    output wor id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wor id_16,
    inout wor id_17,
    output supply0 id_18,
    output supply1 id_19,
    output wand id_20,
    output wire id_21
);
  integer id_23;
  module_0(
      id_5, id_11, id_13, id_3
  );
  wire id_24;
  wire id_25;
  wire id_26;
endmodule
