http://scholar.google.com/scholar?q=Proceedings+of+the+25th+Annual+International+Symposium+on+Microarchitecture%2C+Portland%2C+Oregon%2C+November+1992
http://scholar.google.com/scholar?q=An+investigation+of+the+performance+of+various+dynamic+scheduling+techniques.
http://scholar.google.com/scholar?q=On+the+limits+of+program+parallelism+and+its+smoothability.
http://scholar.google.com/scholar?q=On+the+instruction-level+characteristics+of+scalar+code+in+highly-vectorized+scientific+applications.
http://scholar.google.com/scholar?q=Exploiting+instruction-level+parallelism+with+the+conjugate+register+file+scheme.
http://scholar.google.com/scholar?q=Limitation+of+superscalar+microprocessor+performance.
http://scholar.google.com/scholar?q=Branch+merging+for+effective+exploitation+of+instruction-level+parallelism.
http://scholar.google.com/scholar?q=A+non-deterministic+scheduler+for+a+software+pipelining+compiler.
http://scholar.google.com/scholar?q=Effective+compiler+support+for+predicated+execution+using+the+hyperblock.
http://scholar.google.com/scholar?q=An+efficient+resource-constrained+global+scheduling+technique+for+superscalar+and+VLIW+processors.
http://scholar.google.com/scholar?q=Enhanced+region+scheduling+on+a+program+dependence+graph.
http://scholar.google.com/scholar?q=Executing+compressed+programs+on+an+embedded+RISC+architecture.
http://scholar.google.com/scholar?q=An+efficient+architecture+for+loop+based+data+preloading.
http://scholar.google.com/scholar?q=Stride+directed+prefetching+in+scalar+processors.
http://scholar.google.com/scholar?q=Controlling+and+sequencing+a+heavily+pipelined+floating-point+operator.
http://scholar.google.com/scholar?q=Data+path+issues+in+a+highly+concurrent+machine.
http://scholar.google.com/scholar?q=A+VLIW+architecture+for+optimal+execution+of+branch-intensive+loops.
http://scholar.google.com/scholar?q=Y-Pipe%3A+a+conditional+branching+scheme+without+pipeline+delays.
http://scholar.google.com/scholar?q=A+comprehensive+instruction+fetch+mechanism+for+a+processor+supporting+speculative+execution.
http://scholar.google.com/scholar?q=Microarchitecture+support+for+dynamic+scheduling+of+acyclic+task+graphs.
http://scholar.google.com/scholar?q=Interlock+collapsing+ALU+for+increased+instruction-level+parallelism.
http://scholar.google.com/scholar?q=Code+generation+schema+for+modulo+scheduled+loops.
http://scholar.google.com/scholar?q=Enhanced+modulo+scheduling+for+loops+with+conditional+branches.
http://scholar.google.com/scholar?q=A+dynamic-programming+technique+for+compacting+loops.
http://scholar.google.com/scholar?q=Exploiting+instruction-level+parallelism%3A+the+multithreaded+approach.
http://scholar.google.com/scholar?q=MISC%3A+a+Multiple+Instruction+Stream+Computer.
http://scholar.google.com/scholar?q=Code+scheduling+for+VLIW%2Fsuperscalar+processors+with+limited+register+files.
http://scholar.google.com/scholar?q=Tradeoffs+in+processor%2Fmemory+interfaces+for+superscalar+processors.
http://scholar.google.com/scholar?q=Translation+hint+buffers+to+reduce+access+time+of+physically-addressed+instruction+caches.
http://scholar.google.com/scholar?q=Modifying+VM+hardware+to+reduce+address+pin+requirements.
http://scholar.google.com/scholar?q=Toward+zero-cost+branches+using+instruction+registers.
http://scholar.google.com/scholar?q=Ordering+functions+for+improving+memory+reference+locality+in+a+shared+memory+multiprocessor+system.
http://scholar.google.com/scholar?q=The+effect+of+page+allocation+on+caches.
http://scholar.google.com/scholar?q=Performance+evaluation+of+instruction+scheduling+on+the+IBM+RISC+System%2F6000.
http://scholar.google.com/scholar?q=Register+traffic+analysis+for+streamlining+inter-operation+communication+in+fine-grain+parallel+processors.
http://scholar.google.com/scholar?q=Performance+analysis+and+design+methodology+for+a+scalable+superscalar+architecture.
http://scholar.google.com/scholar?q=Lookahead+scheduling.
http://scholar.google.com/scholar?q=Dominator-path+scheduling%3A+a+global+scheduling+method.
http://scholar.google.com/scholar?q=A+shape+matching+approach+for+scheduling+fine-grained+parallelism.
http://scholar.google.com/scholar?q=A+new+approach+to+schedule+operations+across+nested-ifs+and+nested-loops.
http://scholar.google.com/scholar?q=An+out-of-order+superscalar+processor+with+speculative+execution+and+fast%2C+precise+interrupts.
http://scholar.google.com/scholar?q=StaCS%3A+a+Static+Control+Superscalar+architecture.
http://scholar.google.com/scholar?q=Partitioned+register+files+for+VLIWs%3A+a+preliminary+analysis+of+tradeoffs.
