// Seed: 2465854371
`define pp_4 0
module module_0 (
    output id_0,
    input tri1 id_1,
    input logic id_2,
    output id_3
);
  assign id_3[1] = id_2 | 1'h0;
  longint id_4 (
      .id_0(id_2),
      .id_1(1),
      .id_2(1'b0)
  );
  logic id_5;
  assign id_3 = id_1;
endmodule
