<!DOCTYPE html>
<html lang="en">
<head>
  
    <title>SpeQtral :: Arindam Ghosh / Computer Vision Researcher</title>
  
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="description" content="Development high-speed FPGA interface for a TDC application." />
<meta name="keywords" content="fpga, xilinx, tdc, time-digital-converter, linux, kernel, high-speed, pcb" />
<meta name="robots" content="noodp" />
<link rel="canonical" href="https://aryndam9.github.io/experience/speqtral-2021/" />




<link rel="stylesheet" href="https://aryndam9.github.io/assets/style.css">



<link rel="stylesheet" href="https://aryndam9.github.io/style.css">


<link rel="apple-touch-icon" href="https://aryndam9.github.io/img/apple-touch-icon-192x192.png">

  <link rel="shortcut icon" href="https://aryndam9.github.io/img/favicon/orange.png">



<meta name="twitter:card" content="summary" />



<meta property="og:locale" content="en" />
<meta property="og:type" content="article" />
<meta property="og:title" content="SpeQtral">
<meta property="og:description" content="Development high-speed FPGA interface for a TDC application." />
<meta property="og:url" content="https://aryndam9.github.io/experience/speqtral-2021/" />
<meta property="og:site_name" content="Arindam Ghosh / Computer Vision Researcher" />

  <meta property="og:image" content="https://aryndam9.github.io/">

<meta property="og:image:width" content="2048">
<meta property="og:image:height" content="1024">


  <meta property="article:published_time" content="2021-02-14 00:00:00 &#43;0000 UTC" />










<script async src="https://www.googletagmanager.com/gtag/js?id=G-YWJYYVFQXF"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-YWJYYVFQXF');
</script>


</head>
<body class="orange">


<div class="container center headings--one-size">

  <header class="header">
  <div class="header__inner">
    <div class="header__logo">
      <a href="/">
    <div class="logo">
      <div class="blink_logo"> &gt;_</div> 
      Arindam Ghosh
    </div>
  </a>
  
    </div>
    
      <div class="menu-trigger">menu</div>
    
  </div>
  
    <nav class="menu">
  <ul class="menu__inner menu__inner--desktop">
    
      
        
          <li><a href="/#about">About</a></li>
        
      
        
          <li><a href="/#skills">Skills</a></li>
        
      
        
          <li><a href="/experience">Experience</a></li>
        
      
        
          <li><a href="/projects">Projects</a></li>
        
      
        
          <li><a href="/#education">Education</a></li>
        
      
        
          <li><a href="/#contact">Contact</a></li>
        
      
      
    

    
  </ul>

  <ul class="menu__inner menu__inner--mobile">
    
      
        <li><a href="/#about">About</a></li>
      
    
      
        <li><a href="/#skills">Skills</a></li>
      
    
      
        <li><a href="/experience">Experience</a></li>
      
    
      
        <li><a href="/projects">Projects</a></li>
      
    
      
        <li><a href="/#education">Education</a></li>
      
    
      
        <li><a href="/#contact">Contact</a></li>
      
    
    
  </ul>
</nav>

  
</header>


  <div class="content">
    
<div class="post">
  <h1 class="post-title">
    <a href="https://aryndam9.github.io/experience/speqtral-2021/">SpeQtral</a></h1>
  <div class="post-meta">
    
      <span class="post-date">
        
          Feb 2021 - Aug 2021
        
      </span>
    
    
    <span class="post-author">:: Software Contractor Part-time</span>
    
  </div>

  
  <span class="post-tags">
    
    #<a href="https://aryndam9.github.io/tags/fpga/">fpga</a>&nbsp;
    
    #<a href="https://aryndam9.github.io/tags/verilog/">verilog</a>&nbsp;
    
    #<a href="https://aryndam9.github.io/tags/systemverilog/">systemverilog</a>&nbsp;
    
    #<a href="https://aryndam9.github.io/tags/kernel-development/">kernel-development</a>&nbsp;
    
    #<a href="https://aryndam9.github.io/tags/pcb-design/">pcb design</a>&nbsp;
    
  </span>
  

  

  

  <div class="post-content"><div>
        <p>I designed and developed a configureable 4-channel DDR LVDS Serialized AXI FPGA interface in SystemVerilog (up to 250MHz) for time-digital-converter application on an Xilinx Zynq SoC.
The TDC was interfaced to the FPGA SoM that I designed.
In addition to the FPGA interface, I also developed the kernel and user-space drivers for accessing/debugging the interface and TDC from the SoC Linux environment.
To leverage full speed data transfers of the FPGA interface I designed, a AXI to USB 3.0 SuperSpeed interface was designed to stream the serialized TDC datastream to a downstream computer.</p>

      </div></div>

  
  
<div class="pagination">
    <div class="pagination__title">
        <span class="pagination__title-h">Read other posts</span>
        <hr />
    </div>
    <div class="pagination__buttons">
        
        
        <span class="button next">
            <a href="https://aryndam9.github.io/experience/llnl-2020/">
                <span class="button__text">Lawrence Livermore National Lab</span>
                <span class="button__icon">→</span>
            </a>
        </span>
        
    </div>
</div>

  

  

</div>

  </div>

  
    <footer class="footer">
  <div class="footer__inner">
    
      <div class="copyright copyright--user">
        <span>© 2023 Arindam Ghosh</span>
    
    
        <span>::</span>
        <span>Theme made by <a href="https://twitter.com/panr">panr</a></span>
    
      </div>
  </div>
</footer>

<script src="https://aryndam9.github.io/assets/main.js"></script>
<script src="https://aryndam9.github.io/assets/prism.js"></script>







  
</div>

</body>
</html>
