[Inputs]
WE
CLK
RST
CE
=AW[4:0]=
=AR[4:0]=
=BR[4:0]=
=D[31:0]=
[Outputs]
=A[31:0]=
=B[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel RegFile

