Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Sat Sep 23 12:56:03 2023
| Host             : Gianluca running 64-bit major release  (build 9200)
| Command          : report_power -file RISCV_demonstrator_wrapper_power_routed.rpt -pb RISCV_demonstrator_wrapper_power_summary_routed.pb -rpx RISCV_demonstrator_wrapper_power_routed.rpx
| Design           : RISCV_demonstrator_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.704        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.559        |
| Device Static (W)        | 0.144        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.4         |
| Junction Temperature (C) | 44.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.007 |        9 |       --- |             --- |
| Slice Logic             |     0.003 |    23228 |       --- |             --- |
|   LUT as Logic          |     0.003 |    11910 |     53200 |           22.39 |
|   CARRY4                |    <0.001 |      637 |     13300 |            4.79 |
|   Register              |    <0.001 |     7422 |    106400 |            6.98 |
|   F7/F8 Muxes           |    <0.001 |      900 |     53200 |            1.69 |
|   LUT as Shift Register |    <0.001 |       60 |     17400 |            0.34 |
|   Others                |     0.000 |      267 |       --- |             --- |
| Signals                 |     0.005 |    16790 |       --- |             --- |
| Block RAM               |     0.034 |       48 |       140 |           34.29 |
| MMCM                    |     0.115 |        1 |         4 |           25.00 |
| DSPs                    |    <0.001 |        6 |       220 |            2.73 |
| I/O                     |    <0.001 |       10 |       125 |            8.00 |
| PS7                     |     1.395 |        1 |       --- |             --- |
| Static Power            |     0.144 |          |           |                 |
| Total                   |     1.704 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.063 |       0.047 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.079 |       0.064 |      0.015 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.007 |       0.003 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.752 |       0.722 |      0.030 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------+-------------------------------------------------------------------------+-----------------+
| Clock                                   | Domain                                                                  | Constraint (ns) |
+-----------------------------------------+-------------------------------------------------------------------------+-----------------+
| clk_out1_RISCV_demonstrator_clk_wiz_0   | RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0 |            40.0 |
| clk_out1_RISCV_demonstrator_clk_wiz_0_1 | RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0 |            40.0 |
| clkfbout_RISCV_demonstrator_clk_wiz_0   | RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0 |            40.0 |
| clkfbout_RISCV_demonstrator_clk_wiz_0_1 | RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0 |            40.0 |
| sys_clk_pin                             | sysclk                                                                  |             8.0 |
| sysclk                                  | sysclk                                                                  |             8.0 |
+-----------------------------------------+-------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| RISCV_demonstrator_wrapper |     1.559 |
|   RISCV_demonstrator_i     |     1.559 |
|     clk_wiz                |     0.116 |
|       inst                 |     0.116 |
|     processing_system7_0   |     1.395 |
|       inst                 |     1.395 |
|     ps7_0_axi_periph       |     0.001 |
|       s00_couplers         |     0.001 |
|     riscv_wrapper_0        |     0.048 |
|       inst                 |     0.048 |
+----------------------------+-----------+


