Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 13 13:31:33 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_my_watch_timing_summary_routed.rpt -pb top_my_watch_timing_summary_routed.pb -rpx top_my_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_my_watch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Hour/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Min/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_BTN_Debounce_Sec/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.728        0.000                      0                  248        0.189        0.000                      0                  248        4.500        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.728        0.000                      0                  248        0.189        0.000                      0                  248        4.500        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 1.309ns (25.478%)  route 3.829ns (74.522%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.617     5.138    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X59Y24         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=10, routed)          0.695     6.290    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]_0[0]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.149     6.439 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5/O
                         net (fo=5, routed)           0.396     6.835    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I4_O)        0.332     7.167 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__2/O
                         net (fo=5, routed)           0.639     7.806    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]_2
    SLICE_X58Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.930 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_4/O
                         net (fo=11, routed)          0.706     8.636    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[1]_6
    SLICE_X62Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.760 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_4/O
                         net (fo=3, routed)           0.818     9.578    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_4_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I0_O)        0.124     9.702 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[2]_i_1__5/O
                         net (fo=1, routed)           0.574    10.276    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[2]_i_1__5_n_0
    SLICE_X62Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.505    14.846    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X62Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)       -0.067    15.004    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.188ns (23.457%)  route 3.877ns (76.543%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.624     5.145    U_Watch/U_watch_DP/U_Count_sec0/CLK
    SLICE_X59Y29         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/Q
                         net (fo=9, routed)           1.862     7.463    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[2]_0[0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]_i_4/O
                         net (fo=2, routed)           0.921     8.508    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_5
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.153     8.661 f  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[1]_i_2__0/O
                         net (fo=3, routed)           0.430     9.091    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[1]_i_2__0_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.331     9.422 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_5/O
                         net (fo=3, routed)           0.664    10.086    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_5_n_0
    SLICE_X58Y28         LUT4 (Prop_lut4_I2_O)        0.124    10.210 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000    10.210    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[4]
    SLICE_X58Y28         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.506    14.847    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X58Y28         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y28         FDCE (Setup_fdce_C_D)        0.029    15.115    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.214ns (23.848%)  route 3.877ns (76.152%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.624     5.145    U_Watch/U_watch_DP/U_Count_sec0/CLK
    SLICE_X59Y29         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/Q
                         net (fo=9, routed)           1.862     7.463    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[2]_0[0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]_i_4/O
                         net (fo=2, routed)           0.921     8.508    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_5
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.153     8.661 f  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[1]_i_2__0/O
                         net (fo=3, routed)           0.430     9.091    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[1]_i_2__0_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.331     9.422 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_5/O
                         net (fo=3, routed)           0.664    10.086    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_5_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I3_O)        0.150    10.236 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_1__3/O
                         net (fo=1, routed)           0.000    10.236    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]
    SLICE_X58Y28         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.506    14.847    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X58Y28         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y28         FDCE (Setup_fdce_C_D)        0.075    15.161    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 1.090ns (21.561%)  route 3.965ns (78.439%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.142    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X63Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.008     6.569    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg_n_0_[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.868 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.573     7.442    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.566 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.916     8.481    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.605 f  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.468    10.074    U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.124    10.198 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000    10.198    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[18]
    SLICE_X63Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.505    14.846    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X63Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.031    15.138    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.118ns (21.993%)  route 3.965ns (78.007%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.142    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X63Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.008     6.569    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg_n_0_[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.868 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.573     7.442    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.566 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.916     8.481    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.605 f  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.468    10.074    U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.152    10.226 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000    10.226    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]
    SLICE_X63Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.505    14.846    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X63Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.075    15.182    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.090ns (22.266%)  route 3.805ns (77.734%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.142    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X63Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.008     6.569    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg_n_0_[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.868 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.573     7.442    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.566 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.916     8.481    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.605 f  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.309     9.914    U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124    10.038 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000    10.038    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[15]
    SLICE_X63Y21         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507    14.848    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X63Y21         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDCE (Setup_fdce_C_D)        0.031    15.118    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.118ns (22.708%)  route 3.805ns (77.292%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.142    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X63Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.008     6.569    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg_n_0_[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.868 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.573     7.442    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.566 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.916     8.481    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.605 f  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.309     9.914    U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.152    10.066 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000    10.066    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[16]
    SLICE_X63Y21         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.507    14.848    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X63Y21         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.188ns (24.660%)  route 3.630ns (75.340%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.624     5.145    U_Watch/U_watch_DP/U_Count_sec0/CLK
    SLICE_X59Y29         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/Q
                         net (fo=9, routed)           1.862     7.463    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[2]_0[0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[1]_i_4/O
                         net (fo=2, routed)           0.921     8.508    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[1]_5
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.153     8.661 f  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[1]_i_2__0/O
                         net (fo=3, routed)           0.430     9.091    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[1]_i_2__0_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.331     9.422 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_5/O
                         net (fo=3, routed)           0.417     9.839    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[5]_i_5_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.963 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]_i_1__3/O
                         net (fo=1, routed)           0.000     9.963    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[3]
    SLICE_X61Y28         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.506    14.847    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X61Y28         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y28         FDCE (Setup_fdce_C_D)        0.031    15.117    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.966ns (20.863%)  route 3.664ns (79.137%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.621     5.142    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X63Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.008     6.569    U_Watch/U_watch_DP/U_Tick_100hz/r_counter_reg_n_0_[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.868 f  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.573     7.442    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.566 f  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.916     8.481    U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.605 r  U_Watch/U_watch_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.167     9.773    U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X62Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.505    14.846    U_Watch/U_watch_DP/U_Tick_100hz/CLK
    SLICE_X62Y22         FDCE                                         r  U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)       -0.103    14.982    U_Watch/U_watch_DP/U_Tick_100hz/r_tick_100hz_reg
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.309ns (27.710%)  route 3.415ns (72.290%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.617     5.138    U_Watch/U_watch_DP/U_Count_Msec/CLK
    SLICE_X59Y24         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=10, routed)          0.695     6.290    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[0]_0[0]
    SLICE_X58Y24         LUT3 (Prop_lut3_I1_O)        0.149     6.439 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[6]_i_5/O
                         net (fo=5, routed)           0.396     6.835    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[2]_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I4_O)        0.332     7.167 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_2__2/O
                         net (fo=5, routed)           0.639     7.806    U_Watch/U_watch_DP/U_Count_Msec/counter_reg_reg[3]_2
    SLICE_X58Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.930 r  U_Watch/U_watch_DP/U_Count_Msec/counter_reg[2]_i_4/O
                         net (fo=11, routed)          0.706     8.636    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[1]_6
    SLICE_X62Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.760 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_4/O
                         net (fo=3, routed)           0.978     9.738    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[4]_i_4_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.862 r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[3]_i_1__4/O
                         net (fo=1, routed)           0.000     9.862    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg[3]_i_1__4_n_0
    SLICE_X58Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.504    14.845    U_Watch/U_watch_DP/U_Count_Hour0/CLK
    SLICE_X58Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDCE (Setup_fdce_C_D)        0.031    15.101    U_Watch/U_watch_DP/U_Count_Hour0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  5.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.132%)  route 0.120ns (38.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.582     1.465    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X59Y26         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/Q
                         net (fo=6, routed)           0.120     1.726    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[1]
    SLICE_X58Y26         LUT5 (Prop_lut5_I1_O)        0.048     1.774 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.774    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[3]_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.849     1.976    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X58Y26         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.107     1.585    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.392%)  route 0.138ns (42.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.584     1.467    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X58Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/Q
                         net (fo=7, routed)           0.138     1.746    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[6]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.791    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__1_n_0
    SLICE_X60Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.851     1.978    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X60Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.120     1.600    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.582     1.465    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X59Y26         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[1]/Q
                         net (fo=6, routed)           0.120     1.726    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/Q[1]
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.771 r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.771    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg[2]_i_1__0_n_0
    SLICE_X58Y26         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.849     1.976    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/CLK
    SLICE_X58Y26         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.091     1.569    U_Stopwatch/U_Stopwatch_DP/U_Count_sec0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_CU/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.709%)  route 0.136ns (42.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.586     1.469    U_Watch/U_watch_CU/CLK
    SLICE_X59Y30         FDCE                                         r  U_Watch/U_watch_CU/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_Watch/U_watch_CU/state_reg[2]/Q
                         net (fo=12, routed)          0.136     1.746    U_Watch/U_watch_DP/U_Count_sec0/state[2]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.791    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[0]
    SLICE_X59Y29         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.853     1.980    U_Watch/U_watch_DP/U_Count_sec0/CLK
    SLICE_X59Y29         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.092     1.574    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_CU/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.531%)  route 0.137ns (42.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.586     1.469    U_Watch/U_watch_CU/CLK
    SLICE_X59Y30         FDCE                                         r  U_Watch/U_watch_CU/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_Watch/U_watch_CU/state_reg[2]/Q
                         net (fo=12, routed)          0.137     1.747    U_Watch/U_watch_DP/U_Count_Min0/state[2]
    SLICE_X59Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.792    U_Watch/U_watch_DP/U_Count_Min0/counter_reg[0]
    SLICE_X59Y29         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.853     1.980    U_Watch/U_watch_DP/U_Count_Min0/CLK
    SLICE_X59Y29         FDCE                                         r  U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[0]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.091     1.573    U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.584     1.467    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X61Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.099     1.694    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[3]
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.099     1.793 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[2]_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.851     1.978    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X61Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[2]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.092     1.559    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.869%)  route 0.153ns (45.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.585     1.468    U_Watch/U_watch_DP/U_Count_sec0/CLK
    SLICE_X59Y29         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]/Q
                         net (fo=8, routed)           0.153     1.762    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[2]_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.807    U_Watch/U_watch_DP/U_Count_sec0/counter_reg[2]
    SLICE_X59Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.851     1.978    U_Watch/U_watch_DP/U_Count_sec0/CLK
    SLICE_X59Y27         FDCE                                         r  U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[2]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y27         FDCE (Hold_fdce_C_D)         0.091     1.571    U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.459%)  route 0.156ns (45.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.584     1.467    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X59Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[4]/Q
                         net (fo=8, routed)           0.156     1.764    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/Q[4]
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.809    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[6]_i_2_n_0
    SLICE_X58Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.851     1.978    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/CLK
    SLICE_X58Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X58Y22         FDCE (Hold_fdce_C_D)         0.091     1.571    U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.558     1.441    U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X57Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/Q
                         net (fo=24, routed)          0.145     1.728    U_Stopwatch/U_Stopwatch_CU/w_run_stop
    SLICE_X57Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.773 r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[1]_i_1_n_0
    SLICE_X57Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.824     1.951    U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X57Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X57Y22         FDCE (Hold_fdce_C_D)         0.092     1.533    U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.944%)  route 0.146ns (44.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.558     1.441    U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X57Y22         FDCE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/Q
                         net (fo=24, routed)          0.146     1.729    U_Stopwatch/U_Stopwatch_CU/w_run_stop
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[0]_i_1_n_0
    SLICE_X57Y22         FDPE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.824     1.951    U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X57Y22         FDPE                                         r  U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X57Y22         FDPE (Hold_fdpe_C_D)         0.091     1.532    U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y20   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y18   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y18   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y18   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y19   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y19   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y19   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y19   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   U_Watch/U_watch_CU/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   U_Watch/U_watch_DP/U_Count_Min0/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   U_Watch/U_watch_CU/state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   U_Watch/U_watch_CU/state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   U_Watch/U_watch_DP/U_Count_sec0/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   U_Watch/U_BTN_Debounce_Sec/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U_Stopwatch/U_BTN_Debounce_CLEAR/edge_detect_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y25   U_Stopwatch/U_BTN_Debounce_RUN_STOP/counter_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U_Stopwatch/U_BTN_Debounce_CLEAR/edge_detect_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C



