<profile>

<section name = "Vivado HLS Report for 'gemm'" level="0">
<item name = "Date">Thu Jun 25 15:58:24 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">run.gemm</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.375, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">403964955, 403964955, 403964955, 403964955, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- prefetch1_memcpy..a_in">262145, 262145, 3, 1, 1, 262144, yes</column>
<column name="- prefetch2_memcpy..b_in">262145, 262145, 3, 1, 1, 262144, yes</column>
<column name="- OUTER_LOOP">403178496, 403178496, 787458, -, -, 512, no</column>
<column name=" + INNER_LOOP1">787456, 787456, 1538, -, -, 512, no</column>
<column name="  ++ INNER_LOOP2">1536, 1536, 3, -, -, 512, no</column>
<column name="- prefetch3_memcpy.output.">262145, 262145, 3, 1, 1, 262144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 3, 0, 537, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">16, -, 662, 812, -</column>
<column name="Memory">1392, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 440, -</column>
<column name="Register">-, -, 671, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">97, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">32, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="gemm_CONTROL_BUS_s_axi_U">gemm_CONTROL_BUS_s_axi, 0, 0, 150, 232, 0</column>
<column name="gemm_DATA_BUNDLE_m_axi_U">gemm_DATA_BUNDLE_m_axi, 16, 0, 512, 580, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="a_buff_U">gemm_a_buff, 464, 0, 0, 0, 262144, 32, 1, 8388608</column>
<column name="b_buff_U">gemm_a_buff, 464, 0, 0, 0, 262144, 32, 1, 8388608</column>
<column name="c_buff_U">gemm_a_buff, 464, 0, 0, 0, 262144, 32, 1, 8388608</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln35_fu_753_p2">*, 3, 0, 20, 32, 32</column>
<column name="add_ln17_fu_475_p2">+, 0, 0, 19, 19, 1</column>
<column name="add_ln19_1_fu_531_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln19_fu_521_p2">+, 0, 0, 10, 1, 10</column>
<column name="add_ln22_fu_568_p2">+, 0, 0, 19, 19, 1</column>
<column name="add_ln24_1_fu_624_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln24_fu_614_p2">+, 0, 0, 10, 1, 10</column>
<column name="add_ln32_fu_695_p2">+, 0, 0, 20, 20, 20</column>
<column name="add_ln35_1_fu_721_p2">+, 0, 0, 20, 20, 20</column>
<column name="add_ln35_2_fu_743_p2">+, 0, 0, 20, 20, 20</column>
<column name="add_ln35_fu_759_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln41_fu_770_p2">+, 0, 0, 19, 19, 1</column>
<column name="add_ln43_1_fu_830_p2">+, 0, 0, 18, 18, 18</column>
<column name="add_ln43_fu_816_p2">+, 0, 0, 10, 1, 10</column>
<column name="i_1_fu_574_p2">+, 0, 0, 10, 1, 10</column>
<column name="i_2_fu_776_p2">+, 0, 0, 10, 1, 10</column>
<column name="i_3_fu_661_p2">+, 0, 0, 10, 10, 1</column>
<column name="i_fu_481_p2">+, 0, 0, 10, 1, 10</column>
<column name="j_fu_685_p2">+, 0, 0, 10, 10, 1</column>
<column name="k_fu_711_p2">+, 0, 0, 10, 10, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state23_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state30_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln17_fu_469_p2">icmp, 0, 0, 20, 19, 20</column>
<column name="icmp_ln19_fu_487_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="icmp_ln22_fu_562_p2">icmp, 0, 0, 20, 19, 20</column>
<column name="icmp_ln24_fu_580_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="icmp_ln28_fu_655_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="icmp_ln31_fu_679_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="icmp_ln34_fu_705_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="icmp_ln41_fu_764_p2">icmp, 0, 0, 20, 19, 20</column>
<column name="icmp_ln43_fu_782_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="select_ln17_1_fu_501_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln17_fu_493_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln22_1_fu_594_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln22_fu_586_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln41_1_fu_796_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln41_fu_788_p3">select, 0, 0, 10, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DATA_BUNDLE_ARADDR">15, 3, 32, 96</column>
<column name="DATA_BUNDLE_blk_n_AR">9, 2, 1, 2</column>
<column name="DATA_BUNDLE_blk_n_AW">9, 2, 1, 2</column>
<column name="DATA_BUNDLE_blk_n_B">9, 2, 1, 2</column>
<column name="DATA_BUNDLE_blk_n_R">9, 2, 1, 2</column>
<column name="DATA_BUNDLE_blk_n_W">9, 2, 1, 2</column>
<column name="a_buff_address0">15, 3, 18, 54</column>
<column name="ap_NS_fsm">137, 30, 1, 30</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i1_0_phi_fu_314_p4">9, 2, 10, 20</column>
<column name="ap_phi_mux_i3_0_phi_fu_393_p4">9, 2, 10, 20</column>
<column name="ap_phi_mux_i_0_phi_fu_281_p4">9, 2, 10, 20</column>
<column name="b_buff_address0">15, 3, 18, 54</column>
<column name="c_buff_address0">15, 3, 18, 54</column>
<column name="c_buff_load_1_reg_354">9, 2, 32, 64</column>
<column name="i1_0_reg_310">9, 2, 10, 20</column>
<column name="i2_0_reg_332">9, 2, 10, 20</column>
<column name="i3_0_reg_389">9, 2, 10, 20</column>
<column name="i_0_reg_277">9, 2, 10, 20</column>
<column name="indvar_flatten10_reg_299">9, 2, 19, 38</column>
<column name="indvar_flatten21_reg_378">9, 2, 19, 38</column>
<column name="indvar_flatten_reg_266">9, 2, 19, 38</column>
<column name="j_0_reg_343">9, 2, 10, 20</column>
<column name="k_0_reg_367">9, 2, 10, 20</column>
<column name="phi_ln19_reg_288">9, 2, 10, 20</column>
<column name="phi_ln24_reg_321">9, 2, 10, 20</column>
<column name="phi_ln43_reg_400">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DATA_BUNDLE_addr_1_r_1_reg_955">32, 0, 32, 0</column>
<column name="DATA_BUNDLE_addr_1_reg_886">30, 0, 32, 2</column>
<column name="DATA_BUNDLE_addr_2_r_1_reg_921">32, 0, 32, 0</column>
<column name="DATA_BUNDLE_addr_reg_880">30, 0, 32, 2</column>
<column name="a_in1_reg_869">30, 0, 30, 0</column>
<column name="ap_CS_fsm">29, 0, 29, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="b_in3_reg_864">30, 0, 30, 0</column>
<column name="c_buff_addr_reg_988">18, 0, 18, 0</column>
<column name="c_buff_load_1_reg_354">32, 0, 32, 0</column>
<column name="c_buff_load_reg_1045">32, 0, 32, 0</column>
<column name="i1_0_reg_310">10, 0, 10, 0</column>
<column name="i2_0_reg_332">10, 0, 10, 0</column>
<column name="i3_0_reg_389">10, 0, 10, 0</column>
<column name="i_0_reg_277">10, 0, 10, 0</column>
<column name="i_3_reg_964">10, 0, 10, 0</column>
<column name="icmp_ln17_reg_892">1, 0, 1, 0</column>
<column name="icmp_ln17_reg_892_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln22_reg_926">1, 0, 1, 0</column>
<column name="icmp_ln22_reg_926_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln41_reg_1021">1, 0, 1, 0</column>
<column name="icmp_ln41_reg_1021_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten10_reg_299">19, 0, 19, 0</column>
<column name="indvar_flatten21_reg_378">19, 0, 19, 0</column>
<column name="indvar_flatten_reg_266">19, 0, 19, 0</column>
<column name="j_0_reg_343">10, 0, 10, 0</column>
<column name="j_reg_978">10, 0, 10, 0</column>
<column name="k_0_reg_367">10, 0, 10, 0</column>
<column name="k_reg_996">10, 0, 10, 0</column>
<column name="lshr_ln1_reg_950">9, 0, 9, 0</column>
<column name="lshr_ln1_reg_950_pp1_iter1_reg">9, 0, 9, 0</column>
<column name="lshr_ln_reg_916">9, 0, 9, 0</column>
<column name="lshr_ln_reg_916_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="mul_ln35_reg_1011">32, 0, 32, 0</column>
<column name="output5_reg_859">30, 0, 30, 0</column>
<column name="phi_ln19_reg_288">10, 0, 10, 0</column>
<column name="phi_ln24_reg_321">10, 0, 10, 0</column>
<column name="phi_ln43_reg_400">10, 0, 10, 0</column>
<column name="select_ln17_1_reg_901">10, 0, 10, 0</column>
<column name="select_ln22_1_reg_935">10, 0, 10, 0</column>
<column name="select_ln41_1_reg_1030">10, 0, 10, 0</column>
<column name="trunc_ln19_reg_911">9, 0, 9, 0</column>
<column name="trunc_ln19_reg_911_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="trunc_ln24_reg_945">9, 0, 9, 0</column>
<column name="trunc_ln24_reg_945_pp1_iter1_reg">9, 0, 9, 0</column>
<column name="zext_ln31_reg_969">10, 0, 20, 10</column>
<column name="zext_ln32_reg_983">10, 0, 20, 10</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 6, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 6, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, gemm, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, gemm, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, gemm, return value</column>
<column name="m_axi_DATA_BUNDLE_AWVALID">out, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_AWREADY">in, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_AWADDR">out, 32, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_AWID">out, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_AWLEN">out, 8, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_AWSIZE">out, 3, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_AWBURST">out, 2, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_AWLOCK">out, 2, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_AWCACHE">out, 4, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_AWPROT">out, 3, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_AWQOS">out, 4, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_AWREGION">out, 4, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_AWUSER">out, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_WVALID">out, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_WREADY">in, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_WDATA">out, 32, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_WSTRB">out, 4, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_WLAST">out, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_WID">out, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_WUSER">out, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARVALID">out, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARREADY">in, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARADDR">out, 32, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARID">out, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARLEN">out, 8, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARSIZE">out, 3, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARBURST">out, 2, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARLOCK">out, 2, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARCACHE">out, 4, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARPROT">out, 3, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARQOS">out, 4, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARREGION">out, 4, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_ARUSER">out, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_RVALID">in, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_RREADY">out, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_RDATA">in, 32, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_RLAST">in, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_RID">in, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_RUSER">in, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_RRESP">in, 2, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_BVALID">in, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_BREADY">out, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_BRESP">in, 2, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_BID">in, 1, m_axi, DATA_BUNDLE, pointer</column>
<column name="m_axi_DATA_BUNDLE_BUSER">in, 1, m_axi, DATA_BUNDLE, pointer</column>
</table>
</item>
</section>
</profile>
