#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Thu Feb 08 10:52:56 2018
# Process ID: 12124
# Current directory: C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1
# Command line: vivado.exe -log system_top.vdi -applog -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/system_top.vdi
# Journal file: C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
Command: open_checkpoint C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/system_top.dcp
INFO: [Netlist 29-17] Analyzing 1314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top_board.xdc]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top_board.xdc]
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.941 ; gain = 506.684
INFO: [Timing 38-2] Deriving generated clocks [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.xdc:56]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top_early.xdc]
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top.xdc]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top.xdc]
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top_late.xdc]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12124-/dcp/system_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1088.188 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1088.188 ; gain = 0.000
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4.2 (64-bit) build 1494164
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1088.188 ; gain = 900.020
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1088.188 ; gain = 0.000

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1e655483c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 26544eb98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1088.188 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 123 cells.
Phase 2 Constant Propagation | Checksum: 1555d6a0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.188 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4284 unconnected nets.
INFO: [Opt 31-11] Eliminated 537 unconnected cells.
Phase 3 Sweep | Checksum: 1b4eff2b7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.188 ; gain = 0.000

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 1b4eff2b7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.188 ; gain = 0.000

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 18f1399f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.188 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1088.188 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18f1399f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.188 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 5 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1508ce04a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1263.910 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1508ce04a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1263.910 ; gain = 175.723
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1263.910 ; gain = 175.723
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1263.910 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/system_top_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 7be62130

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1263.910 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus fixed_io_mio with more than one IO standard is found. Components associated with this bus are: 
	fixed_io_mio[53] of IOStandard LVCMOS18
	fixed_io_mio[52] of IOStandard LVCMOS18
	fixed_io_mio[51] of IOStandard LVCMOS18
	fixed_io_mio[50] of IOStandard LVCMOS18
	fixed_io_mio[49] of IOStandard LVCMOS18
	fixed_io_mio[48] of IOStandard LVCMOS18
	fixed_io_mio[47] of IOStandard LVCMOS18
	fixed_io_mio[46] of IOStandard LVCMOS18
	fixed_io_mio[45] of IOStandard LVCMOS18
	fixed_io_mio[44] of IOStandard LVCMOS18
	fixed_io_mio[43] of IOStandard LVCMOS18
	fixed_io_mio[42] of IOStandard LVCMOS18
	fixed_io_mio[41] of IOStandard LVCMOS18
	fixed_io_mio[40] of IOStandard LVCMOS18
	fixed_io_mio[39] of IOStandard LVCMOS18
	fixed_io_mio[38] of IOStandard LVCMOS18
	fixed_io_mio[37] of IOStandard LVCMOS18
	fixed_io_mio[36] of IOStandard LVCMOS18
	fixed_io_mio[35] of IOStandard LVCMOS18
	fixed_io_mio[34] of IOStandard LVCMOS18
	fixed_io_mio[33] of IOStandard LVCMOS18
	fixed_io_mio[32] of IOStandard LVCMOS18
	fixed_io_mio[31] of IOStandard LVCMOS18
	fixed_io_mio[30] of IOStandard LVCMOS18
	fixed_io_mio[29] of IOStandard LVCMOS18
	fixed_io_mio[28] of IOStandard LVCMOS18
	fixed_io_mio[27] of IOStandard LVCMOS18
	fixed_io_mio[26] of IOStandard LVCMOS18
	fixed_io_mio[25] of IOStandard LVCMOS18
	fixed_io_mio[24] of IOStandard LVCMOS18
	fixed_io_mio[23] of IOStandard LVCMOS18
	fixed_io_mio[22] of IOStandard LVCMOS18
	fixed_io_mio[21] of IOStandard LVCMOS18
	fixed_io_mio[20] of IOStandard LVCMOS18
	fixed_io_mio[19] of IOStandard LVCMOS18
	fixed_io_mio[18] of IOStandard LVCMOS18
	fixed_io_mio[17] of IOStandard LVCMOS18
	fixed_io_mio[16] of IOStandard LVCMOS18
	fixed_io_mio[15] of IOStandard LVCMOS33
	fixed_io_mio[14] of IOStandard LVCMOS33
	fixed_io_mio[13] of IOStandard LVCMOS33
	fixed_io_mio[12] of IOStandard LVCMOS33
	fixed_io_mio[11] of IOStandard LVCMOS33
	fixed_io_mio[10] of IOStandard LVCMOS33
	fixed_io_mio[9] of IOStandard LVCMOS33
	fixed_io_mio[8] of IOStandard LVCMOS33
	fixed_io_mio[7] of IOStandard LVCMOS33
	fixed_io_mio[6] of IOStandard LVCMOS33
	fixed_io_mio[5] of IOStandard LVCMOS33
	fixed_io_mio[4] of IOStandard LVCMOS33
	fixed_io_mio[3] of IOStandard LVCMOS33
	fixed_io_mio[2] of IOStandard LVCMOS33
	fixed_io_mio[1] of IOStandard LVCMOS33
	fixed_io_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[31] of IOStandard LVCMOS25
	gpio_bd[30] of IOStandard LVCMOS25
	gpio_bd[29] of IOStandard LVCMOS25
	gpio_bd[28] of IOStandard LVCMOS25
	gpio_bd[27] of IOStandard LVCMOS25
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[18] of IOStandard LVCMOS25
	gpio_bd[17] of IOStandard LVCMOS25
	gpio_bd[16] of IOStandard LVCMOS25
	gpio_bd[15] of IOStandard LVCMOS25
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[4] of IOStandard LVCMOS25
	gpio_bd[3] of IOStandard LVCMOS25
	gpio_bd[2] of IOStandard LVCMOS25
	gpio_bd[1] of IOStandard LVCMOS25
	gpio_bd[0] of IOStandard LVCMOS25
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 7be62130

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 7be62130

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 77846634

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12b1e81e5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1dfeb7c61

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1ba631ea4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1ba631ea4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1ba631ea4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 1ba631ea4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ba631ea4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 217187ebe

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 217187ebe

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 173b5f48c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1abdf2c5c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1abdf2c5c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13feccc67

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 12808ed6c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 21c84312f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 21c84312f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:58 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 21c84312f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 21c84312f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 21c84312f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1acbcf9f0

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1acbcf9f0

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 12a815211

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 12a815211

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 12a815211

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 196413c99

Time (s): cpu = 00:01:30 ; elapsed = 00:01:05 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 196413c99

Time (s): cpu = 00:01:30 ; elapsed = 00:01:05 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 196413c99

Time (s): cpu = 00:01:30 ; elapsed = 00:01:05 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:46 ; elapsed = 00:01:21 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.108. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:46 ; elapsed = 00:01:22 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:46 ; elapsed = 00:01:22 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:46 ; elapsed = 00:01:22 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:47 ; elapsed = 00:01:23 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:47 ; elapsed = 00:01:23 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 20c1f3bb7

Time (s): cpu = 00:01:48 ; elapsed = 00:01:23 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 17a8456bf

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17a8456bf

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1263.910 ; gain = 0.000
Ending Placer Task | Checksum: c38399dd

Time (s): cpu = 00:01:48 ; elapsed = 00:01:24 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:27 . Memory (MB): peak = 1263.910 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1263.910 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.910 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1263.910 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1263.910 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1263.910 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 225a57a6d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.910 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.108 | TNS=-0.194 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 2a33a7cbb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/active_reg_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[27].  Re-placed instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[27]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[6].  Re-placed instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[7]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[30].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[30]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[26].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_9_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_9
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[23].  Re-placed instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[23]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[4].  Re-placed instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[5]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[19].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[18].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[18]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[2].  Re-placed instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[3]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[22].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[22]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[31].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[31]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[29].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[29]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[5].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[6]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[25].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[25]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_12_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_12
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_13_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_13
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[1].  Re-placed instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[2]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[1]_INST_0
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[11]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_10_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_10
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[14]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_11_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_11
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[21].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[21]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[3].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[3]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[15].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[5].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[5]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[20].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[20]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[15].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[15]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[17].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[17]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[16].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[16]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[4].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[4]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[13].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[13]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[5].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[5]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[4].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[4]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[14]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[11]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[3].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[3]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[28].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[28]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[24].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[24]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[23].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[23]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/src_ready.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/bwd_ready_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[19].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[19]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[0]_0[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[22].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[22]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[30].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[30]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem[13].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[13]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]_0[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[26].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[26]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_p[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_p_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[11]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg_n_0_[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d[15].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d_reg[15]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/cdc_sync_stage1_reg[4][1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_datafmt/data[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_datafmt/data_out_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_slice/_dest_ready.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_slice/bwd_ready_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[0]_0[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid.  Did not re-place instance i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_datafmt/data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_datafmt/data_out_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/src_fifo_repacked_valid.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_valid_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_pnmon/Q[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_pnmon/adc_pn_data_pn_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_datafmt/data[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_datafmt/data_out_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/up_rdata_reg[18][0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[27].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[27]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[31].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[31]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_slice2/_dest_valid.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_slice2/fwd_valid_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_datafmt/data_out_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[18].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[18]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[14]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/data_d_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/dest_fifo_repacked_valid.  Did not re-place instance i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/valid_reg
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 6 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.062 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1263.910 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 1ff31fa89

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 1ff31fa89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 1ff31fa89

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 16 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 16 Shift Register Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 17 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 17 DSP Register Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 18 BRAM Register Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 19 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 19 Shift Register Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 20 Critical Pin Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 21 Very High Fanout Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1263.910 ; gain = 0.000

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 1ff31fa89

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1263.910 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.062 | TNS=0.000 |
Ending Physical Synthesis Task | Checksum: 2497db82d
----- Checksum: : 1a47b5825 : a5026008 

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1263.910 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
176 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1263.910 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1263.910 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.910 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fixed_io_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (fixed_io_mio[53], fixed_io_mio[52], fixed_io_mio[51], fixed_io_mio[50], fixed_io_mio[49], fixed_io_mio[48], fixed_io_mio[47], fixed_io_mio[46], fixed_io_mio[45], fixed_io_mio[44], fixed_io_mio[43], fixed_io_mio[42], fixed_io_mio[41], fixed_io_mio[40], fixed_io_mio[39] (the first 15 of 38 listed)); LVCMOS33 (fixed_io_mio[15], fixed_io_mio[14], fixed_io_mio[13], fixed_io_mio[12], fixed_io_mio[11], fixed_io_mio[10], fixed_io_mio[9], fixed_io_mio[8], fixed_io_mio[7], fixed_io_mio[6], fixed_io_mio[5], fixed_io_mio[4], fixed_io_mio[3], fixed_io_mio[2], fixed_io_mio[1] (the first 15 of 16 listed)); 
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus gpio_bd[31:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (gpio_bd[31], gpio_bd[30], gpio_bd[29], gpio_bd[28], gpio_bd[27], gpio_bd[18], gpio_bd[17], gpio_bd[16], gpio_bd[15], gpio_bd[14], gpio_bd[13], gpio_bd[12], gpio_bd[11], gpio_bd[4], gpio_bd[3] (the first 15 of 18 listed)); LVCMOS33 (gpio_bd[26], gpio_bd[25], gpio_bd[24], gpio_bd[23], gpio_bd[22], gpio_bd[21], gpio_bd[20], gpio_bd[19], gpio_bd[10], gpio_bd[9], gpio_bd[8], gpio_bd[7], gpio_bd[6], gpio_bd[5]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1b9fe96 ConstDB: 0 ShapeSum: a3950ed9 RouteDB: a5026008

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6430adcb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1282.219 ; gain = 18.309

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6430adcb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1286.754 ; gain = 22.844

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6430adcb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1294.953 ; gain = 31.043
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 147d785d8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1346.504 ; gain = 82.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.041  | TNS=0.000  | WHS=-0.401 | THS=-462.224|

Phase 2 Router Initialization | Checksum: 159e59672

Time (s): cpu = 00:01:01 ; elapsed = 00:00:45 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f0faca12

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1921
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 8b17d555

Time (s): cpu = 00:01:23 ; elapsed = 00:00:57 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.206 | TNS=-0.902 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 160cebdbf

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 225bccd59

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 1380.438 ; gain = 116.527
Phase 4.1.2 GlobIterForTiming | Checksum: 19c78459c

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1380.438 ; gain = 116.527
Phase 4.1 Global Iteration 0 | Checksum: 19c78459c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 10a881852

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.174 | TNS=-0.453 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 14a9a5aa6

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1bf43b256

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1380.438 ; gain = 116.527
Phase 4.2.2 GlobIterForTiming | Checksum: 33680809

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1380.438 ; gain = 116.527
Phase 4.2 Global Iteration 1 | Checksum: 33680809

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1fa4e3121

Time (s): cpu = 00:01:36 ; elapsed = 00:01:07 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.011  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 27408ebae

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1380.438 ; gain = 116.527
Phase 4 Rip-up And Reroute | Checksum: 27408ebae

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a6b9534c

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.047  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a6b9534c

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a6b9534c

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1380.438 ; gain = 116.527
Phase 5 Delay and Skew Optimization | Checksum: 1a6b9534c

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 27af91ec2

Time (s): cpu = 00:01:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.047  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1ea256f8c

Time (s): cpu = 00:01:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 20dfda1eb

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.047  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 20dfda1eb

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.64642 %
  Global Horizontal Routing Utilization  = 7.13218 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 20dfda1eb

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 20dfda1eb

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21792f328

Time (s): cpu = 00:01:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1380.438 ; gain = 116.527

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.049  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 1ec40ee8d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:26 . Memory (MB): peak = 1380.438 ; gain = 116.527
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:08 ; elapsed = 00:01:27 . Memory (MB): peak = 1380.438 ; gain = 116.527

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
196 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:12 ; elapsed = 00:01:29 . Memory (MB): peak = 1380.438 ; gain = 116.527
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1380.438 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1380.438 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/fmcomms1/zed/fmcomms1_zed.runs/impl_1/system_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1380.438 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1380.438 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1380.438 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1 output i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1 output i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (REQP-125) connects_CLKINSEL_both_active - i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm: The MMCME2_ADV has an active CLKINSEL, but the CLKIN1 and CLKIN2 pins are not both active.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (REQP-181) writefirst - Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings, 94 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13065440 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 1605.566 ; gain = 225.129
INFO: [Common 17-206] Exiting Vivado at Thu Feb 08 10:58:41 2018...
