INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:41:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.547ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 2.465ns (35.773%)  route 4.426ns (64.228%))
  Logic Levels:           28  (CARRY4=16 LUT2=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2107, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X27Y71         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y71         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf1/operator/sigProdExt_c2_reg[20]/Q
                         net (fo=1, routed)           0.582     1.306    mulf1/operator/sigProdExt_c2[20]
    SLICE_X27Y71         LUT6 (Prop_lut6_I0_O)        0.043     1.349 r  mulf1/operator/level5_c1[6]_i_10__0/O
                         net (fo=1, routed)           0.174     1.523    mulf1/operator/level5_c1[6]_i_10__0_n_0
    SLICE_X28Y71         LUT6 (Prop_lut6_I3_O)        0.043     1.566 r  mulf1/operator/level5_c1[6]_i_6__0/O
                         net (fo=1, routed)           0.246     1.812    mulf1/operator/level5_c1[6]_i_6__0_n_0
    SLICE_X29Y71         LUT5 (Prop_lut5_I1_O)        0.043     1.855 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.855    mulf1/operator/RoundingAdder/S[0]
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.106 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.106    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.155 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.155    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5__0_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.204 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.204    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.253 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4__0/CO[3]
                         net (fo=1, routed)           0.007     2.260    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4__0_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.309 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.358 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.358    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.407 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.407    mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.456 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     2.456    mulf1/operator/RoundingAdder/ltOp_carry__2_i_13__0_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.560 r  mulf1/operator/RoundingAdder/ltOp_carry__1_i_11__0/O[0]
                         net (fo=14, routed)          0.291     2.850    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X31Y78         LUT2 (Prop_lut2_I1_O)        0.120     2.970 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_16__0/O
                         net (fo=19, routed)          0.308     3.278    mulf1/operator/RoundingAdder/ltOp_carry__2_i_16__0_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.043     3.321 f  mulf1/operator/RoundingAdder/level4_c1[8]_i_8/O
                         net (fo=1, routed)           0.251     3.572    mulf1/operator/RoundingAdder/level4_c1[8]_i_8_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I4_O)        0.043     3.615 r  mulf1/operator/RoundingAdder/level4_c1[8]_i_4__0/O
                         net (fo=5, routed)           0.185     3.800    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.043     3.843 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_6/O
                         net (fo=21, routed)          0.416     4.260    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/sfracX1__0
    SLICE_X27Y76         LUT6 (Prop_lut6_I1_O)        0.043     4.303 r  mulf1/operator/RoundingAdder/level5_c1[8]_i_5/O
                         net (fo=4, routed)           0.244     4.547    mem_controller3/read_arbiter/data/excExpFracY_c0[6]
    SLICE_X26Y77         LUT6 (Prop_lut6_I3_O)        0.043     4.590 r  mem_controller3/read_arbiter/data/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.350     4.941    addf1/operator/DI[3]
    SLICE_X27Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.125 r  addf1/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.125    addf1/operator/ltOp_carry_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.174 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.174    addf1/operator/ltOp_carry__0_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.223 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.223    addf1/operator/ltOp_carry__1_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.272 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.272    addf1/operator/ltOp_carry__2_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.399 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=93, routed)          0.347     5.746    mem_controller3/read_arbiter/data/CO[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.130     5.876 r  mem_controller3/read_arbiter/data/i__carry_i_1__0/O
                         net (fo=1, routed)           0.174     6.049    addf1/operator/p_1_in[3]
    SLICE_X29Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.233 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.233    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.386 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.437     6.824    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.119     6.943 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2__0/O
                         net (fo=7, routed)           0.104     7.046    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X28Y82         LUT4 (Prop_lut4_I0_O)        0.043     7.089 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.309     7.399    addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0_n_0
    SLICE_X26Y81         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=2107, unset)         0.483     6.183    addf1/operator/RightShifterComponent/clk
    SLICE_X26Y81         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X26Y81         FDRE (Setup_fdre_C_R)       -0.295     5.852    addf1/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                 -1.547    




