/* Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os) */

module fabric_ll_transmit(\$iopadmap$tx_i_pushbit , \$iopadmap$rst_wr_n , \$auto$rs_design_edit.cc:572:execute$4781 , \$auto$rs_design_edit.cc:572:execute$4782 , \$auto$rs_design_edit.cc:572:execute$4778 , \$iopadmap$tx_i_pop_ovrd , \$auto$rs_design_edit.cc:572:execute$4785 , \$iopadmap$init_i_credit , \$auto$rs_design_edit.cc:572:execute$4776 , \$iopadmap$user_i_valid , \$auto$rs_design_edit.cc:572:execute$4787 , \$auto$rs_design_edit.cc:572:execute$4808 , \$iopadmap$txfifo_i_data , \$iopadmap$user_i_ready , \$auto$rs_design_edit.cc:572:execute$4790 , \$iopadmap$rx_i_credit , \$auto$rs_design_edit.cc:572:execute$4784 , \ll_tx_cred_ii.txfifo_i_has_data , \ll_tx_cred_ii.tx_credit_reg , \ll_tx_cred_ii.clk_wr , \$auto$rs_design_edit.cc:572:execute$4791 
, \$auto$rs_design_edit.cc:572:execute$4788 , \syncfifo_ii.memory[0] , \$auto$rs_design_edit.cc:572:execute$4793 , \$auto$rs_design_edit.cc:572:execute$4796 , \$auto$rs_design_edit.cc:572:execute$4799 , \$auto$rs_design_edit.cc:572:execute$4794 , \$auto$rs_design_edit.cc:572:execute$4802 , \$auto$rs_design_edit.cc:572:execute$4779 , \$auto$rs_design_edit.cc:572:execute$4797 , \$auto$rs_design_edit.cc:572:execute$4800 , \$auto$rs_design_edit.cc:572:execute$4805 , \$iopadmap$tx_i_debug_status , \$iopadmap$end_of_txcred_coal , \$auto$rs_design_edit.cc:368:check_undriven_IO$4824 , \$auto$rs_design_edit.cc:572:execute$4817 , \$auto$rs_design_edit.cc:572:execute$4777 , \$auto$rs_design_edit.cc:572:execute$4815 , \$auto$rs_design_edit.cc:572:execute$4812 , \$auto$rs_design_edit.cc:572:execute$4818 , \$auto$rs_design_edit.cc:572:execute$4820 , \$auto$rs_design_edit.cc:368:check_undriven_IO$4826 
, \$auto$rs_design_edit.cc:572:execute$4822 , \$auto$rs_design_edit.cc:572:execute$4780 , \$auto$rs_design_edit.cc:572:execute$4821 , \$auto$rs_design_edit.cc:572:execute$4809 , \$auto$rs_design_edit.cc:572:execute$4803 , \$auto$rs_design_edit.cc:572:execute$4823 , \$auto$rs_design_edit.cc:572:execute$4811 , \$auto$rs_design_edit.cc:572:execute$4814 , \$auto$rs_design_edit.cc:572:execute$4806 , \$auto$rs_design_edit.cc:368:check_undriven_IO$4825 , \$auto$rs_design_edit.cc:572:execute$4783 , \$auto$rs_design_edit.cc:368:check_undriven_IO$4827 , \$auto$rs_design_edit.cc:572:execute$4786 , \$auto$rs_design_edit.cc:572:execute$4789 , \$auto$rs_design_edit.cc:572:execute$4792 , \$auto$rs_design_edit.cc:572:execute$4795 , \$auto$rs_design_edit.cc:572:execute$4798 , \$auto$rs_design_edit.cc:572:execute$4801 , \$auto$rs_design_edit.cc:572:execute$4804 , \$auto$rs_design_edit.cc:572:execute$4807 , \$auto$rs_design_edit.cc:572:execute$4810 
, \$auto$rs_design_edit.cc:572:execute$4813 , \$auto$rs_design_edit.cc:572:execute$4816 , \$auto$rs_design_edit.cc:572:execute$4819 );
  output \$auto$rs_design_edit.cc:572:execute$4812 ;
  output \$auto$rs_design_edit.cc:572:execute$4811 ;
  output \$auto$rs_design_edit.cc:572:execute$4810 ;
  output \$auto$rs_design_edit.cc:572:execute$4809 ;
  output \$auto$rs_design_edit.cc:572:execute$4808 ;
  output \$auto$rs_design_edit.cc:572:execute$4807 ;
  output \$auto$rs_design_edit.cc:572:execute$4806 ;
  output \$auto$rs_design_edit.cc:572:execute$4805 ;
  output \$auto$rs_design_edit.cc:572:execute$4804 ;
  output \$auto$rs_design_edit.cc:572:execute$4803 ;
  output \$auto$rs_design_edit.cc:572:execute$4802 ;
  output \$auto$rs_design_edit.cc:572:execute$4801 ;
  output \$auto$rs_design_edit.cc:572:execute$4800 ;
  output \$auto$rs_design_edit.cc:572:execute$4799 ;
  output \$auto$rs_design_edit.cc:572:execute$4798 ;
  output \$auto$rs_design_edit.cc:572:execute$4797 ;
  output \$auto$rs_design_edit.cc:572:execute$4796 ;
  output \$auto$rs_design_edit.cc:572:execute$4795 ;
  output \$auto$rs_design_edit.cc:572:execute$4794 ;
  output \$auto$rs_design_edit.cc:572:execute$4793 ;
  output \$auto$rs_design_edit.cc:572:execute$4792 ;
  output \$auto$rs_design_edit.cc:572:execute$4791 ;
  output \$auto$rs_design_edit.cc:572:execute$4790 ;
  output \$auto$rs_design_edit.cc:572:execute$4789 ;
  output \$auto$rs_design_edit.cc:572:execute$4788 ;
  output \$auto$rs_design_edit.cc:572:execute$4787 ;
  output \$auto$rs_design_edit.cc:572:execute$4786 ;
  output \$auto$rs_design_edit.cc:572:execute$4785 ;
  output \$auto$rs_design_edit.cc:572:execute$4784 ;
  output \$auto$rs_design_edit.cc:572:execute$4783 ;
  output \$auto$rs_design_edit.cc:572:execute$4782 ;
  output \$auto$rs_design_edit.cc:572:execute$4781 ;
  output \$auto$rs_design_edit.cc:572:execute$4780 ;
  output \$auto$rs_design_edit.cc:572:execute$4779 ;
  output \$auto$rs_design_edit.cc:572:execute$4778 ;
  output \$auto$rs_design_edit.cc:572:execute$4777 ;
  output \$auto$rs_design_edit.cc:572:execute$4776 ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.54-107.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:54.40-54.42" *)
  output \$auto$rs_design_edit.cc:368:check_undriven_IO$4827 ;
  (* unused_bits = "0" *)
  input \$iopadmap$end_of_txcred_coal ;
  input [7:0] \$iopadmap$init_i_credit ;
  input \$iopadmap$rst_wr_n ;
  (* unused_bits = "1 2 3" *)
  input [3:0] \$iopadmap$rx_i_credit ;
  input [31:0] \$iopadmap$tx_i_debug_status ;
  input \$iopadmap$tx_i_pop_ovrd ;
  output \$iopadmap$tx_i_pushbit ;
  input [7:0] \$iopadmap$txfifo_i_data ;
  output \$iopadmap$user_i_ready ;
  input \$iopadmap$user_i_valid ;
  output \$auto$rs_design_edit.cc:572:execute$4817 ;
  output \$auto$rs_design_edit.cc:572:execute$4819 ;
  output \$auto$rs_design_edit.cc:572:execute$4820 ;
  (* hdlname = "ll_tx_cred_ii clk_wr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:28.33-28.39" *)
  input \ll_tx_cred_ii.clk_wr ;
  (* hdlname = "ll_tx_cred_ii tx_credit_inc_nonasym" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:64.33-64.54" *)
  (* hdlname = "ll_tx_cred_ii tx_credit_min1_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:70.33-70.51" *)
  (* unused_bits = "1" *)
  (* hdlname = "ll_tx_cred_ii tx_credit_pls1_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:71.33-71.51" *)
  (* hdlname = "ll_tx_cred_ii tx_credit_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:58.33-58.46" *)
  output [7:0] \ll_tx_cred_ii.tx_credit_reg ;
  (* hdlname = "ll_tx_cred_ii txfifo_i_has_data" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:62.33-62.50" *)
  output \ll_tx_cred_ii.txfifo_i_has_data ;
  (* hdlname = "ll_tx_cred_ii txonline_dly" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:60.33-60.45" *)
  (* hdlname = "ll_tx_cred_ii will_have_credit_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:59.33-59.53" *)
  output \$auto$rs_design_edit.cc:572:execute$4821 ;
  output \$auto$rs_design_edit.cc:572:execute$4818 ;
  output \$auto$rs_design_edit.cc:572:execute$4822 ;
  (* hdlname = "syncfifo_ii empty_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:215.5-215.14" *)
  (* unused_bits = "0" *)
  (* hdlname = "syncfifo_ii full_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:214.5-214.13" *)
  (* hdlname = "syncfifo_ii memory[0]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:274.26-274.32" *)
  output [7:0] \syncfifo_ii.memory[0] ;
  (* hdlname = "syncfifo_ii numfilled_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:99.33-99.46" *)
  output \$auto$rs_design_edit.cc:572:execute$4813 ;
  output \$auto$rs_design_edit.cc:572:execute$4815 ;
  output \$auto$rs_design_edit.cc:572:execute$4823 ;
  output \$auto$rs_design_edit.cc:572:execute$4814 ;
  output \$auto$rs_design_edit.cc:368:check_undriven_IO$4824 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:173.5-173.23" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:174.5-174.24" *)
  output \$auto$rs_design_edit.cc:368:check_undriven_IO$4825 ;
  output \$auto$rs_design_edit.cc:572:execute$4816 ;
  output \$auto$rs_design_edit.cc:368:check_undriven_IO$4826 ;
  wire \$auto$rs_design_edit.cc:572:execute$4812 ;
  wire \$auto$rs_design_edit.cc:572:execute$4811 ;
  wire \$auto$rs_design_edit.cc:572:execute$4810 ;
  wire \$auto$rs_design_edit.cc:572:execute$4809 ;
  wire \$auto$rs_design_edit.cc:572:execute$4808 ;
  wire \$auto$rs_design_edit.cc:572:execute$4807 ;
  wire \$auto$rs_design_edit.cc:572:execute$4806 ;
  wire \$auto$rs_design_edit.cc:572:execute$4805 ;
  wire \$auto$rs_design_edit.cc:572:execute$4804 ;
  wire \$auto$rs_design_edit.cc:572:execute$4803 ;
  wire \$auto$rs_design_edit.cc:572:execute$4802 ;
  wire \$auto$rs_design_edit.cc:572:execute$4801 ;
  wire \$auto$rs_design_edit.cc:572:execute$4800 ;
  wire \$auto$rs_design_edit.cc:572:execute$4799 ;
  wire \$auto$rs_design_edit.cc:572:execute$4798 ;
  wire \$auto$rs_design_edit.cc:572:execute$4797 ;
  wire \$auto$rs_design_edit.cc:572:execute$4796 ;
  wire \$auto$rs_design_edit.cc:572:execute$4795 ;
  wire \$auto$rs_design_edit.cc:572:execute$4794 ;
  wire \$auto$rs_design_edit.cc:572:execute$4793 ;
  wire \$auto$rs_design_edit.cc:572:execute$4792 ;
  wire \$auto$rs_design_edit.cc:572:execute$4791 ;
  wire \$auto$rs_design_edit.cc:572:execute$4790 ;
  wire \$auto$rs_design_edit.cc:572:execute$4789 ;
  wire \$auto$rs_design_edit.cc:572:execute$4788 ;
  wire \$auto$rs_design_edit.cc:572:execute$4787 ;
  wire \$auto$rs_design_edit.cc:572:execute$4786 ;
  wire \$auto$rs_design_edit.cc:572:execute$4785 ;
  wire \$auto$rs_design_edit.cc:572:execute$4784 ;
  wire \$auto$rs_design_edit.cc:572:execute$4783 ;
  wire \$auto$rs_design_edit.cc:572:execute$4782 ;
  wire \$auto$rs_design_edit.cc:572:execute$4781 ;
  wire \$auto$rs_design_edit.cc:572:execute$4780 ;
  wire \$auto$rs_design_edit.cc:572:execute$4779 ;
  wire \$auto$rs_design_edit.cc:572:execute$4778 ;
  wire \$auto$rs_design_edit.cc:572:execute$4777 ;
  wire \$auto$rs_design_edit.cc:572:execute$4776 ;
  wire \$abc$2151$li00_li00 ;
  wire \$abc$2151$li11_li11 ;
  wire \$abc$2151$li12_li12 ;
  wire \$abc$2151$li13_li13 ;
  wire \$abc$2151$li14_li14 ;
  wire \$abc$2151$li15_li15 ;
  wire \$abc$2151$li16_li16 ;
  wire \$abc$2151$li17_li17 ;
  wire \$abc$2151$li18_li18 ;
  wire \$abc$2151$li19_li19 ;
  wire \$abc$2151$li20_li20 ;
  wire \$abc$2151$li21_li21 ;
  wire \$abc$2151$li22_li22 ;
  wire \$abc$2151$li23_li23 ;
  wire \$abc$2151$li24_li24 ;
  wire \$abc$2151$li25_li25 ;
  wire \$abc$2151$li26_li26 ;
  wire \$abc$2151$li27_li27 ;
  wire \$abc$2151$li28_li28 ;
  wire \$abc$2151$li29_li29 ;
  wire \$abc$2151$li30_li30 ;
  wire \$abc$2151$li31_li31 ;
  wire \$abc$2151$li32_li32 ;
  wire \$abc$2151$li34_li34 ;
  wire \$abc$4618$auto$simplemap.cc:339:simplemap_lut$3370[0] ;
  wire \$abc$4618$new_new_n104__ ;
  wire \$abc$4618$new_new_n72__ ;
  wire \$abc$4618$new_new_n73__ ;
  wire \$abc$4618$new_new_n76__ ;
  wire \$abc$4618$new_new_n77__ ;
  wire \$abc$4618$new_new_n78__ ;
  wire \$abc$4618$new_new_n79__ ;
  wire \$abc$4618$new_new_n81__ ;
  wire \$abc$4618$new_new_n82__ ;
  wire \$abc$4618$new_new_n85__ ;
  wire \$abc$4618$new_new_n86__ ;
  wire \$abc$4618$new_new_n95__ ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.54-107.56" *)
  wire \$abc$4618$techmap$techmap3027\ll_transmit:tx_i_data[7]_2837.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$2969_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:54.40-54.42" *)
  wire \$abc$4618$techmap$techmap4528$abc$2151$auto$blifparse.cc:377:parse_blif$2162.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:54$2964_Y ;
  wire \$auto$rs_design_edit.cc:368:check_undriven_IO$4827 ;
  (* unused_bits = "0" *)
  (* unused_bits = "0" *)
  wire \$iopadmap$end_of_txcred_coal ;
  wire [7:0] \$iopadmap$init_i_credit ;
  wire \$iopadmap$rst_wr_n ;
  (* unused_bits = "1 2 3" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \$iopadmap$rx_i_credit ;
  wire \$iopadmap$rx_online ;
  wire [31:0] \$iopadmap$tx_i_debug_status ;
  wire \$iopadmap$tx_i_pop_ovrd ;
  wire \$iopadmap$tx_i_pushbit ;
  wire [7:0] \$iopadmap$txfifo_i_data ;
  wire \$iopadmap$user_i_ready ;
  wire \$iopadmap$user_i_valid ;
  wire \$auto$rs_design_edit.cc:572:execute$4817 ;
  wire \$auto$rs_design_edit.cc:572:execute$4819 ;
  wire \$auto$rs_design_edit.cc:572:execute$4820 ;
  (* hdlname = "ll_tx_cred_ii clk_wr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:28.33-28.39" *)
  (* hdlname = "ll_tx_cred_ii clk_wr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:28.33-28.39" *)
  wire \ll_tx_cred_ii.clk_wr ;
  (* hdlname = "ll_tx_cred_ii tx_credit_inc_nonasym" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:64.33-64.54" *)
  wire \ll_tx_cred_ii.tx_credit_inc_nonasym ;
  (* hdlname = "ll_tx_cred_ii tx_credit_min1_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:70.33-70.51" *)
  (* unused_bits = "1" *)
  wire [7:0] \ll_tx_cred_ii.tx_credit_min1_reg ;
  (* hdlname = "ll_tx_cred_ii tx_credit_pls1_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:71.33-71.51" *)
  wire [7:0] \ll_tx_cred_ii.tx_credit_pls1_reg ;
  (* hdlname = "ll_tx_cred_ii tx_credit_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:58.33-58.46" *)
  (* hdlname = "ll_tx_cred_ii tx_credit_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:58.33-58.46" *)
  wire [7:0] \ll_tx_cred_ii.tx_credit_reg ;
  (* hdlname = "ll_tx_cred_ii txfifo_i_has_data" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:62.33-62.50" *)
  (* hdlname = "ll_tx_cred_ii txfifo_i_has_data" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:62.33-62.50" *)
  wire \ll_tx_cred_ii.txfifo_i_has_data ;
  (* hdlname = "ll_tx_cred_ii txonline_dly" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:60.33-60.45" *)
  wire \ll_tx_cred_ii.txonline_dly ;
  (* hdlname = "ll_tx_cred_ii will_have_credit_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:122.121-136.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:59.33-59.53" *)
  wire \ll_tx_cred_ii.will_have_credit_reg ;
  wire \$auto$rs_design_edit.cc:572:execute$4821 ;
  wire \$auto$rs_design_edit.cc:572:execute$4818 ;
  wire \$auto$rs_design_edit.cc:572:execute$4822 ;
  (* hdlname = "syncfifo_ii empty_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:215.5-215.14" *)
  (* unused_bits = "0" *)
  wire \syncfifo_ii.empty_reg ;
  (* hdlname = "syncfifo_ii full_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:214.5-214.13" *)
  wire \syncfifo_ii.full_reg ;
  (* hdlname = "syncfifo_ii memory[0]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:274.26-274.32" *)
  (* hdlname = "syncfifo_ii memory[0]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:274.26-274.32" *)
  wire [7:0] \syncfifo_ii.memory[0] ;
  (* hdlname = "syncfifo_ii numfilled_reg" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:154.67-170.35|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:99.33-99.46" *)
  wire \syncfifo_ii.numfilled_reg ;
  wire \$auto$rs_design_edit.cc:572:execute$4813 ;
  wire \$auto$rs_design_edit.cc:572:execute$4815 ;
  wire \$auto$rs_design_edit.cc:572:execute$4823 ;
  wire \$auto$rs_design_edit.cc:572:execute$4814 ;
  wire \$auto$rs_design_edit.cc:368:check_undriven_IO$4824 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:173.5-173.23" *)
  wire tx_overflow_sticky;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:174.5-174.24" *)
  wire tx_underflow_sticky;
  wire \$auto$rs_design_edit.cc:368:check_undriven_IO$4825 ;
  wire \$auto$rs_design_edit.cc:572:execute$4816 ;
  wire \$auto$rs_design_edit.cc:368:check_undriven_IO$4826 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2161  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$iopadmap$rx_i_credit [0]),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_inc_nonasym ),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:54.11-54.68" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2162  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$4618$techmap$techmap4528$abc$2151$auto$blifparse.cc:377:parse_blif$2162.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:54$2964_Y ),
    .E(1'h1),
    .Q(\$abc$4618$auto$simplemap.cc:339:simplemap_lut$3370[0] ),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2163  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li11_li11 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_min1_reg [2]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2164  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li12_li12 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_min1_reg [3]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2165  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li13_li13 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_min1_reg [4]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2166  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li14_li14 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_min1_reg [5]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2167  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li15_li15 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_min1_reg [6]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2168  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li16_li16 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_min1_reg [7]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2169  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li17_li17 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_min1_reg [0]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2170  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li18_li18 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_pls1_reg [1]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2171  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li19_li19 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_pls1_reg [2]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2172  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li20_li20 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_pls1_reg [3]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2173  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li21_li21 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_pls1_reg [4]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2174  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li22_li22 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_pls1_reg [5]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2175  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li23_li23 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_pls1_reg [6]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2176  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li24_li24 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_pls1_reg [7]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2177  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li25_li25 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_reg [0]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2178  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li26_li26 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_reg [1]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2179  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li27_li27 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_reg [2]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2180  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li28_li28 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_reg [3]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2181  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li29_li29 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_reg [4]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2182  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li30_li30 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_reg [5]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2183  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li31_li31 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_reg [6]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2184  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li32_li32 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.tx_credit_reg [7]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2185  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$iopadmap$tx_i_debug_status [19]),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.txonline_dly ),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2186  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li34_li34 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.will_have_credit_reg ),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4f00)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4619  (
    .A({ \$iopadmap$tx_i_debug_status [19], \ll_tx_cred_ii.txfifo_i_has_data , \ll_tx_cred_ii.will_have_credit_reg , \$iopadmap$tx_i_pop_ovrd  }),
    .Y(\$iopadmap$user_i_ready )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4620  (
    .A({ \$iopadmap$user_i_valid , \$iopadmap$user_i_ready  }),
    .Y(\$abc$4618$techmap$techmap3027\ll_transmit:tx_i_data[7]_2837.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$2969_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3000ffffdfffdfff)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4621  (
    .A({ \ll_tx_cred_ii.tx_credit_inc_nonasym , \ll_tx_cred_ii.tx_credit_pls1_reg [1], \ll_tx_cred_ii.txfifo_i_has_data , \ll_tx_cred_ii.will_have_credit_reg , \$iopadmap$tx_i_pop_ovrd , \$abc$4618$auto$simplemap.cc:339:simplemap_lut$3370[0]  }),
    .Y(\$abc$4618$new_new_n72__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbf40)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4622  (
    .A({ \ll_tx_cred_ii.tx_credit_inc_nonasym , \ll_tx_cred_ii.txfifo_i_has_data , \ll_tx_cred_ii.will_have_credit_reg , \$iopadmap$tx_i_pop_ovrd  }),
    .Y(\$abc$4618$new_new_n73__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3533333353555555)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4623  (
    .A({ \ll_tx_cred_ii.tx_credit_inc_nonasym , \ll_tx_cred_ii.txfifo_i_has_data , \ll_tx_cred_ii.will_have_credit_reg , \$iopadmap$tx_i_pop_ovrd , \ll_tx_cred_ii.tx_credit_min1_reg [0], \ll_tx_cred_ii.tx_credit_reg [0] }),
    .Y(\$abc$2151$li17_li17 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hc35a)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4624  (
    .A({ \$abc$4618$new_new_n73__ , \$abc$2151$li17_li17 , \$abc$4618$new_new_n72__ , \ll_tx_cred_ii.tx_credit_reg [1] }),
    .Y(\$abc$4618$techmap$techmap4528$abc$2151$auto$blifparse.cc:377:parse_blif$2162.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:54$2964_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccf0f0)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4625  (
    .A({ \$abc$4618$new_new_n73__ , \ll_tx_cred_ii.tx_credit_inc_nonasym , \ll_tx_cred_ii.tx_credit_reg [3], \ll_tx_cred_ii.tx_credit_min1_reg [3], \ll_tx_cred_ii.tx_credit_pls1_reg [3] }),
    .Y(\$abc$4618$new_new_n76__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff3000efffefff)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4626  (
    .A({ \ll_tx_cred_ii.tx_credit_inc_nonasym , \ll_tx_cred_ii.tx_credit_pls1_reg [2], \ll_tx_cred_ii.txfifo_i_has_data , \ll_tx_cred_ii.will_have_credit_reg , \$iopadmap$tx_i_pop_ovrd , \ll_tx_cred_ii.tx_credit_min1_reg [2] }),
    .Y(\$abc$4618$new_new_n77__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000040ff00000000)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4627  (
    .A({ \$abc$4618$new_new_n77__ , \$abc$2151$li17_li17 , \$abc$4618$new_new_n72__ , \ll_tx_cred_ii.tx_credit_reg [1], \ll_tx_cred_ii.tx_credit_reg [2], \$abc$4618$new_new_n73__  }),
    .Y(\$abc$4618$new_new_n78__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccf0f0)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4628  (
    .A({ \$abc$4618$new_new_n73__ , \ll_tx_cred_ii.tx_credit_inc_nonasym , \ll_tx_cred_ii.tx_credit_reg [4], \ll_tx_cred_ii.tx_credit_min1_reg [4], \ll_tx_cred_ii.tx_credit_pls1_reg [4] }),
    .Y(\$abc$4618$new_new_n79__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4629  (
    .A({ \$abc$4618$new_new_n79__ , \$abc$4618$new_new_n78__ , \$abc$4618$new_new_n76__  }),
    .Y(\$abc$2151$li21_li21 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3337000300000000)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4630  (
    .A({ \$abc$4618$new_new_n72__ , \$abc$2151$li17_li17 , \$abc$4618$new_new_n73__ , \ll_tx_cred_ii.tx_credit_reg [2], \$abc$4618$new_new_n77__ , \ll_tx_cred_ii.tx_credit_reg [1] }),
    .Y(\$abc$4618$new_new_n81__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h33550f0f)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4631  (
    .A({ \$abc$4618$new_new_n73__ , \ll_tx_cred_ii.tx_credit_inc_nonasym , \ll_tx_cred_ii.tx_credit_reg [5], \ll_tx_cred_ii.tx_credit_pls1_reg [5], \ll_tx_cred_ii.tx_credit_min1_reg [5] }),
    .Y(\$abc$4618$new_new_n82__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h10ef)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4632  (
    .A({ \$abc$4618$new_new_n82__ , \$abc$4618$new_new_n81__ , \$abc$4618$new_new_n76__ , \$abc$4618$new_new_n79__  }),
    .Y(\$abc$2151$li14_li14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4633  (
    .A({ \$abc$4618$new_new_n79__ , \$abc$4618$new_new_n81__ , \$abc$4618$new_new_n76__  }),
    .Y(\$abc$2151$li13_li13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h55330f0f)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4634  (
    .A({ \$abc$4618$new_new_n73__ , \ll_tx_cred_ii.tx_credit_inc_nonasym , \ll_tx_cred_ii.tx_credit_reg [6], \ll_tx_cred_ii.tx_credit_min1_reg [6], \ll_tx_cred_ii.tx_credit_pls1_reg [6] }),
    .Y(\$abc$4618$new_new_n85__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccf0f0)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4635  (
    .A({ \$abc$4618$new_new_n73__ , \ll_tx_cred_ii.tx_credit_inc_nonasym , \ll_tx_cred_ii.tx_credit_reg [7], \ll_tx_cred_ii.tx_credit_min1_reg [7], \ll_tx_cred_ii.tx_credit_pls1_reg [7] }),
    .Y(\$abc$4618$new_new_n86__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hefffffff10000000)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4636  (
    .A({ \$abc$4618$new_new_n86__ , \$abc$4618$new_new_n81__ , \$abc$4618$new_new_n85__ , \$abc$4618$new_new_n82__ , \$abc$4618$new_new_n76__ , \$abc$4618$new_new_n79__  }),
    .Y(\$abc$2151$li16_li16 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f000a521a584)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4637  (
    .A({ \$abc$2151$li17_li17 , \ll_tx_cred_ii.tx_credit_reg [2], \$abc$4618$new_new_n73__ , \$abc$4618$new_new_n77__ , \ll_tx_cred_ii.tx_credit_reg [1], \$abc$4618$new_new_n72__  }),
    .Y(\$abc$2151$li19_li19 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4638  (
    .A({ \$abc$4618$new_new_n78__ , \$abc$4618$new_new_n76__  }),
    .Y(\$abc$2151$li20_li20 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h1000efff)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4639  (
    .A({ \$abc$4618$new_new_n85__ , \$abc$4618$new_new_n81__ , \$abc$4618$new_new_n82__ , \$abc$4618$new_new_n76__ , \$abc$4618$new_new_n79__  }),
    .Y(\$abc$2151$li15_li15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hffb0)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4640  (
    .A({ \$abc$4618$techmap$techmap3027\ll_transmit:tx_i_data[7]_2837.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$2969_Y , \ll_tx_cred_ii.txfifo_i_has_data , \ll_tx_cred_ii.will_have_credit_reg , \$iopadmap$tx_i_pop_ovrd  }),
    .Y(\$abc$2151$li00_li00 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4641  (
    .A({ \$abc$4618$new_new_n81__ , \$abc$4618$new_new_n76__  }),
    .Y(\$abc$2151$li12_li12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4642  (
    .A({ \$abc$2151$li19_li19 , \$abc$4618$techmap$techmap4528$abc$2151$auto$blifparse.cc:377:parse_blif$2162.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:54$2964_Y  }),
    .Y(\$abc$2151$li11_li11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4643  (
    .A({ \ll_tx_cred_ii.txfifo_i_has_data , \ll_tx_cred_ii.will_have_credit_reg  }),
    .Y(\$iopadmap$tx_i_pushbit )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4644  (
    .A({ \ll_tx_cred_ii.tx_credit_reg [6], \ll_tx_cred_ii.tx_credit_reg [2], \ll_tx_cred_ii.tx_credit_reg [3], \ll_tx_cred_ii.tx_credit_reg [4], \ll_tx_cred_ii.tx_credit_reg [7], \ll_tx_cred_ii.tx_credit_reg [5] }),
    .Y(\$abc$4618$new_new_n95__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f040f0f0f0f0)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4645  (
    .A({ \$abc$4618$new_new_n95__ , \ll_tx_cred_ii.tx_credit_inc_nonasym , \ll_tx_cred_ii.tx_credit_reg [1], \$iopadmap$tx_i_debug_status [19], \ll_tx_cred_ii.tx_credit_reg [0], \$abc$4618$new_new_n73__  }),
    .Y(\$abc$2151$li34_li34 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac00)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4646  (
    .A({ \$iopadmap$tx_i_debug_status [19], \ll_tx_cred_ii.txonline_dly , \$iopadmap$init_i_credit [7], \$abc$4618$new_new_n86__  }),
    .Y(\$abc$2151$li32_li32 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h5c00)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4647  (
    .A({ \$iopadmap$tx_i_debug_status [19], \ll_tx_cred_ii.txonline_dly , \$iopadmap$init_i_credit [6], \$abc$4618$new_new_n85__  }),
    .Y(\$abc$2151$li31_li31 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h5c00)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4648  (
    .A({ \$iopadmap$tx_i_debug_status [19], \ll_tx_cred_ii.txonline_dly , \$iopadmap$init_i_credit [5], \$abc$4618$new_new_n82__  }),
    .Y(\$abc$2151$li30_li30 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac00)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4649  (
    .A({ \$iopadmap$tx_i_debug_status [19], \ll_tx_cred_ii.txonline_dly , \$iopadmap$init_i_credit [4], \$abc$4618$new_new_n79__  }),
    .Y(\$abc$2151$li29_li29 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac00)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4650  (
    .A({ \$iopadmap$tx_i_debug_status [19], \ll_tx_cred_ii.txonline_dly , \$iopadmap$init_i_credit [3], \$abc$4618$new_new_n76__  }),
    .Y(\$abc$2151$li28_li28 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hee00f0f000000000)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4651  (
    .A({ \$iopadmap$tx_i_debug_status [19], \ll_tx_cred_ii.txonline_dly , \$abc$4618$new_new_n77__ , \$iopadmap$init_i_credit [2], \ll_tx_cred_ii.tx_credit_reg [2], \$abc$4618$new_new_n73__  }),
    .Y(\$abc$2151$li27_li27 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h33aaf0f000000000)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4652  (
    .A({ \$iopadmap$tx_i_debug_status [19], \ll_tx_cred_ii.txonline_dly , \$abc$4618$new_new_n73__ , \$iopadmap$init_i_credit [1], \$abc$4618$new_new_n72__ , \ll_tx_cred_ii.tx_credit_reg [1] }),
    .Y(\$abc$2151$li26_li26 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4653  (
    .A({ \$iopadmap$init_i_credit [1], \$iopadmap$init_i_credit [2], \$iopadmap$init_i_credit [4], \$iopadmap$init_i_credit [5], \$iopadmap$init_i_credit [6], \$iopadmap$init_i_credit [7] }),
    .Y(\$abc$4618$new_new_n104__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0fff4400000000)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4654  (
    .A({ \$iopadmap$tx_i_debug_status [19], \ll_tx_cred_ii.txonline_dly , \$iopadmap$init_i_credit [0], \$abc$2151$li17_li17 , \$abc$4618$new_new_n104__ , \$iopadmap$init_i_credit [3] }),
    .Y(\$abc$2151$li25_li25 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hefffffff10000000)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4655  (
    .A({ \$abc$4618$new_new_n86__ , \$abc$4618$new_new_n78__ , \$abc$4618$new_new_n76__ , \$abc$4618$new_new_n79__ , \$abc$4618$new_new_n85__ , \$abc$4618$new_new_n82__  }),
    .Y(\$abc$2151$li24_li24 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4000bfff)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4656  (
    .A({ \$abc$4618$new_new_n85__ , \$abc$4618$new_new_n78__ , \$abc$4618$new_new_n76__ , \$abc$4618$new_new_n79__ , \$abc$4618$new_new_n82__  }),
    .Y(\$abc$2151$li23_li23 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h807f)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4657  (
    .A({ \$abc$4618$new_new_n82__ , \$abc$4618$new_new_n78__ , \$abc$4618$new_new_n76__ , \$abc$4618$new_new_n79__  }),
    .Y(\$abc$2151$li22_li22 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4658  (
    .A(\$abc$4618$techmap$techmap4528$abc$2151$auto$blifparse.cc:377:parse_blif$2162.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:54$2964_Y ),
    .Y(\$abc$2151$li18_li18 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4659  (
    .A(\$abc$4618$auto$simplemap.cc:339:simplemap_lut$3370[0] ),
    .Y(\ll_tx_cred_ii.tx_credit_min1_reg [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$4618$auto$blifparse.cc:535:parse_blif$4660  (
    .A(\ll_tx_cred_ii.txfifo_i_has_data ),
    .Y(\syncfifo_ii.empty_reg )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$2151$auto$blifparse.cc:377:parse_blif$2152  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$abc$2151$li00_li00 ),
    .E(1'h1),
    .Q(\ll_tx_cred_ii.txfifo_i_has_data ),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  DFFRE \ll_transmit:tx_i_data[0]_2830  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$iopadmap$txfifo_i_data [0]),
    .E(\$abc$4618$techmap$techmap3027\ll_transmit:tx_i_data[7]_2837.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$2969_Y ),
    .Q(\syncfifo_ii.memory[0] [0]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  DFFRE \ll_transmit:tx_i_data[1]_2831  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$iopadmap$txfifo_i_data [1]),
    .E(\$abc$4618$techmap$techmap3027\ll_transmit:tx_i_data[7]_2837.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$2969_Y ),
    .Q(\syncfifo_ii.memory[0] [1]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  DFFRE \ll_transmit:tx_i_data[2]_2832  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$iopadmap$txfifo_i_data [2]),
    .E(\$abc$4618$techmap$techmap3027\ll_transmit:tx_i_data[7]_2837.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$2969_Y ),
    .Q(\syncfifo_ii.memory[0] [2]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  DFFRE \ll_transmit:tx_i_data[3]_2833  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$iopadmap$txfifo_i_data [3]),
    .E(\$abc$4618$techmap$techmap3027\ll_transmit:tx_i_data[7]_2837.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$2969_Y ),
    .Q(\syncfifo_ii.memory[0] [3]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  DFFRE \ll_transmit:tx_i_data[4]_2834  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$iopadmap$txfifo_i_data [4]),
    .E(\$abc$4618$techmap$techmap3027\ll_transmit:tx_i_data[7]_2837.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$2969_Y ),
    .Q(\syncfifo_ii.memory[0] [4]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  DFFRE \ll_transmit:tx_i_data[5]_2835  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$iopadmap$txfifo_i_data [5]),
    .E(\$abc$4618$techmap$techmap3027\ll_transmit:tx_i_data[7]_2837.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$2969_Y ),
    .Q(\syncfifo_ii.memory[0] [5]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  DFFRE \ll_transmit:tx_i_data[6]_2836  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$iopadmap$txfifo_i_data [6]),
    .E(\$abc$4618$techmap$techmap3027\ll_transmit:tx_i_data[7]_2837.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$2969_Y ),
    .Q(\syncfifo_ii.memory[0] [6]),
    .R(\$iopadmap$rst_wr_n )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107.11-107.65" *)
  DFFRE \ll_transmit:tx_i_data[7]_2837  (
    .C(\ll_tx_cred_ii.clk_wr ),
    .D(\$iopadmap$txfifo_i_data [7]),
    .E(\$abc$4618$techmap$techmap3027\ll_transmit:tx_i_data[7]_2837.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$2969_Y ),
    .Q(\syncfifo_ii.memory[0] [7]),
    .R(\$iopadmap$rst_wr_n )
  );
  assign \ll_tx_cred_ii.tx_credit_pls1_reg [0] = \ll_tx_cred_ii.tx_credit_min1_reg [0];
  assign \syncfifo_ii.full_reg  = \ll_tx_cred_ii.txfifo_i_has_data ;
  assign \syncfifo_ii.numfilled_reg  = \ll_tx_cred_ii.txfifo_i_has_data ;
  assign { \$iopadmap$tx_i_debug_status [31:20], \$iopadmap$tx_i_debug_status [18:0] } = { \ll_tx_cred_ii.tx_credit_reg , 4'h0, \$iopadmap$rx_online , 17'h00080, \ll_tx_cred_ii.txfifo_i_has_data  };
  assign tx_overflow_sticky = 1'h0;
  assign tx_underflow_sticky = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4776  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4777  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4778  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4779  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4780  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4781  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4782  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4783  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4784  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4785  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4786  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4787  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4788  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4789  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4790  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4791  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4792  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4793  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4794  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4795  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4796  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4797  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4798  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4799  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4800  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4801  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4802  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4803  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4804  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4805  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4806  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4807  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4808  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4809  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4810  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4811  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4812  = 1'h0;
  assign \$auto$rs_design_edit.cc:572:execute$4813  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4814  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4815  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4816  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4817  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4818  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4819  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4820  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4821  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4822  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$4823  = 1'h1;
  assign \$auto$rs_design_edit.cc:368:check_undriven_IO$4824  = \$iopadmap$end_of_txcred_coal ;
  assign \$auto$rs_design_edit.cc:368:check_undriven_IO$4825  = \$iopadmap$rx_i_credit [1];
  assign \$auto$rs_design_edit.cc:368:check_undriven_IO$4826  = \$iopadmap$rx_i_credit [2];
  assign \$auto$rs_design_edit.cc:368:check_undriven_IO$4827  = \$iopadmap$rx_i_credit [3];
endmodule
