
*** Running vivado
    with args -log ping_pong_leds.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ping_pong_leds.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ping_pong_leds.tcl -notrace
Command: link_design -top ping_pong_leds -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/Basys3_Master.xdc]
Finished Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/Basys3_Master.xdc]
Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc]
WARNING: [Vivado 12-584] No ports matched 'en'. [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports en]'. [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'en'. [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports en]'. [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1552.188 ; gain = 0.000 ; free physical = 732 ; free virtual = 1779
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1633.219 ; gain = 77.031 ; free physical = 724 ; free virtual = 1771

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ef02bcc9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2091.719 ; gain = 458.500 ; free physical = 351 ; free virtual = 1398

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ef02bcc9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 282 ; free virtual = 1329
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ef02bcc9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 282 ; free virtual = 1329
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c140a556

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 282 ; free virtual = 1329
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c140a556

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 281 ; free virtual = 1329
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d7acd55a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 282 ; free virtual = 1329
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d7acd55a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 282 ; free virtual = 1329
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 282 ; free virtual = 1329
Ending Logic Optimization Task | Checksum: d7acd55a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 282 ; free virtual = 1329

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d7acd55a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 281 ; free virtual = 1329

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d7acd55a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 281 ; free virtual = 1329

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 281 ; free virtual = 1329
Ending Netlist Obfuscation Task | Checksum: d7acd55a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 281 ; free virtual = 1329
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2168.719 ; gain = 612.531 ; free physical = 281 ; free virtual = 1329
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.719 ; gain = 0.000 ; free physical = 281 ; free virtual = 1329
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.734 ; gain = 0.000 ; free physical = 279 ; free virtual = 1327
INFO: [Common 17-1381] The checkpoint '/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.runs/impl_1/ping_pong_leds_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ping_pong_leds_drc_opted.rpt -pb ping_pong_leds_drc_opted.pb -rpx ping_pong_leds_drc_opted.rpx
Command: report_drc -file ping_pong_leds_drc_opted.rpt -pb ping_pong_leds_drc_opted.pb -rpx ping_pong_leds_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/parallels/Desktop/Downloads/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.runs/impl_1/ping_pong_leds_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.750 ; gain = 0.000 ; free physical = 252 ; free virtual = 1299
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e3c9fd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2232.750 ; gain = 0.000 ; free physical = 252 ; free virtual = 1299
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.750 ; gain = 0.000 ; free physical = 252 ; free virtual = 1299

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12df09e51

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2232.750 ; gain = 0.000 ; free physical = 233 ; free virtual = 1280

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a0abc7fe

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2240.383 ; gain = 7.633 ; free physical = 247 ; free virtual = 1295

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a0abc7fe

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2240.383 ; gain = 7.633 ; free physical = 247 ; free virtual = 1295
Phase 1 Placer Initialization | Checksum: 1a0abc7fe

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2240.383 ; gain = 7.633 ; free physical = 247 ; free virtual = 1295

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 212aeafc0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2240.383 ; gain = 7.633 ; free physical = 246 ; free virtual = 1294

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.395 ; gain = 0.000 ; free physical = 236 ; free virtual = 1283

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f71e392f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 236 ; free virtual = 1283
Phase 2 Global Placement | Checksum: 15e40d225

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 236 ; free virtual = 1283

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15e40d225

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 236 ; free virtual = 1283

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1acb8ee93

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1283

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 129fa29e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1283

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b289e6d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 236 ; free virtual = 1283

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18c05f93a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1283

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19036b36e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1283

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d7c15678

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1283
Phase 3 Detail Placement | Checksum: 1d7c15678

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1283

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19cb09cf8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 19cb09cf8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1282
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.782. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1643e7b0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1282
Phase 4.1 Post Commit Optimization | Checksum: 1643e7b0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1282

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1643e7b0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1282

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1643e7b0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1282

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.395 ; gain = 0.000 ; free physical = 235 ; free virtual = 1282
Phase 4.4 Final Placement Cleanup | Checksum: 1ebc68ec1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1282
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ebc68ec1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 235 ; free virtual = 1282
Ending Placer Task | Checksum: 124b55381

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.395 ; gain = 31.645 ; free physical = 244 ; free virtual = 1291
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.395 ; gain = 0.000 ; free physical = 244 ; free virtual = 1291
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2264.395 ; gain = 0.000 ; free physical = 243 ; free virtual = 1292
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.395 ; gain = 0.000 ; free physical = 243 ; free virtual = 1292
INFO: [Common 17-1381] The checkpoint '/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.runs/impl_1/ping_pong_leds_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ping_pong_leds_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2264.395 ; gain = 0.000 ; free physical = 239 ; free virtual = 1287
INFO: [runtcl-4] Executing : report_utilization -file ping_pong_leds_utilization_placed.rpt -pb ping_pong_leds_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ping_pong_leds_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2264.395 ; gain = 0.000 ; free physical = 244 ; free virtual = 1292
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5657b7c1 ConstDB: 0 ShapeSum: ce5d9bc0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 163f440d2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2321.047 ; gain = 56.652 ; free physical = 130 ; free virtual = 1178
Post Restoration Checksum: NetGraph: 80904325 NumContArr: e363fdad Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 163f440d2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2345.043 ; gain = 80.648 ; free physical = 101 ; free virtual = 1144

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 163f440d2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2373.043 ; gain = 108.648 ; free physical = 101 ; free virtual = 1106

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 163f440d2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2373.043 ; gain = 108.648 ; free physical = 101 ; free virtual = 1106
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bc6fc876

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2386.066 ; gain = 121.672 ; free physical = 120 ; free virtual = 1100
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.776  | TNS=0.000  | WHS=-0.481 | THS=-10.454|

Phase 2 Router Initialization | Checksum: 2812db4b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2386.066 ; gain = 121.672 ; free physical = 118 ; free virtual = 1098

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 149ad0eb4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2389.070 ; gain = 124.676 ; free physical = 119 ; free virtual = 1100

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.503  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 673d7ef8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2389.070 ; gain = 124.676 ; free physical = 119 ; free virtual = 1099
Phase 4 Rip-up And Reroute | Checksum: 673d7ef8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2389.070 ; gain = 124.676 ; free physical = 119 ; free virtual = 1099

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 673d7ef8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2389.070 ; gain = 124.676 ; free physical = 119 ; free virtual = 1099

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 673d7ef8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2389.070 ; gain = 124.676 ; free physical = 119 ; free virtual = 1099
Phase 5 Delay and Skew Optimization | Checksum: 673d7ef8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2389.070 ; gain = 124.676 ; free physical = 119 ; free virtual = 1099

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e3e288ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2389.070 ; gain = 124.676 ; free physical = 119 ; free virtual = 1099
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.596  | TNS=0.000  | WHS=-0.223 | THS=-0.284 |

Phase 6.1 Hold Fix Iter | Checksum: 19745b660

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2390.070 ; gain = 125.676 ; free physical = 117 ; free virtual = 1098
Phase 6 Post Hold Fix | Checksum: 119957bd7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2390.070 ; gain = 125.676 ; free physical = 117 ; free virtual = 1098

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0432911 %
  Global Horizontal Routing Utilization  = 0.0277199 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ecac57b5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2390.070 ; gain = 125.676 ; free physical = 117 ; free virtual = 1098

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ecac57b5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2392.070 ; gain = 127.676 ; free physical = 117 ; free virtual = 1097

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: eaf37435

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2392.070 ; gain = 127.676 ; free physical = 118 ; free virtual = 1098

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: b0ae41e8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2392.070 ; gain = 127.676 ; free physical = 118 ; free virtual = 1098
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.596  | TNS=0.000  | WHS=0.248  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b0ae41e8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2392.070 ; gain = 127.676 ; free physical = 118 ; free virtual = 1098
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2392.070 ; gain = 127.676 ; free physical = 148 ; free virtual = 1129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2392.070 ; gain = 127.676 ; free physical = 148 ; free virtual = 1129
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.070 ; gain = 0.000 ; free physical = 150 ; free virtual = 1131
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2392.070 ; gain = 0.000 ; free physical = 147 ; free virtual = 1129
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.070 ; gain = 0.000 ; free physical = 146 ; free virtual = 1128
INFO: [Common 17-1381] The checkpoint '/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.runs/impl_1/ping_pong_leds_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ping_pong_leds_drc_routed.rpt -pb ping_pong_leds_drc_routed.pb -rpx ping_pong_leds_drc_routed.rpx
Command: report_drc -file ping_pong_leds_drc_routed.rpt -pb ping_pong_leds_drc_routed.pb -rpx ping_pong_leds_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.runs/impl_1/ping_pong_leds_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ping_pong_leds_methodology_drc_routed.rpt -pb ping_pong_leds_methodology_drc_routed.pb -rpx ping_pong_leds_methodology_drc_routed.rpx
Command: report_methodology -file ping_pong_leds_methodology_drc_routed.rpt -pb ping_pong_leds_methodology_drc_routed.pb -rpx ping_pong_leds_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.runs/impl_1/ping_pong_leds_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ping_pong_leds_power_routed.rpt -pb ping_pong_leds_power_summary_routed.pb -rpx ping_pong_leds_power_routed.rpx
Command: report_power -file ping_pong_leds_power_routed.rpt -pb ping_pong_leds_power_summary_routed.pb -rpx ping_pong_leds_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ping_pong_leds_route_status.rpt -pb ping_pong_leds_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ping_pong_leds_timing_summary_routed.rpt -pb ping_pong_leds_timing_summary_routed.pb -rpx ping_pong_leds_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ping_pong_leds_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ping_pong_leds_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ping_pong_leds_bus_skew_routed.rpt -pb ping_pong_leds_bus_skew_routed.pb -rpx ping_pong_leds_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue May 14 21:52:30 2019...
