==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Brutal_design.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.707 ; gain = 859.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.707 ; gain = 859.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.707 ; gain = 859.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 955.707 ; gain = 859.430
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'matrixmul' (Brutal_design.cpp:6).
INFO: [HLS 200-489] Unrolling loop 'row' (Brutal_design.cpp:11) in function 'matrixmul' completely with a factor of 32.
ERROR: [XFORM 203-504] Stop unrolling loop 'row' (Brutal_design.cpp:11) in function 'matrixmul' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Brutal_design.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 956.020 ; gain = 862.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 956.020 ; gain = 862.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 956.020 ; gain = 862.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 956.020 ; gain = 862.266
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'matrixmul' (Brutal_design.cpp:6).
INFO: [HLS 200-489] Unrolling loop 'row' (Brutal_design.cpp:11) in function 'matrixmul' completely with a factor of 32.
ERROR: [XFORM 203-504] Stop unrolling loop 'row' (Brutal_design.cpp:11) in function 'matrixmul' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Brutal_design.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.871 ; gain = 859.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.871 ; gain = 859.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 955.871 ; gain = 859.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 955.871 ; gain = 859.641
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'row' (Brutal_design.cpp:11) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col' (Brutal_design.cpp:12) in function 'matrixmul' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'product' (Brutal_design.cpp:15) in function 'matrixmul' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'A' (Brutal_design.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'B' (Brutal_design.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (Brutal_design.cpp:6)...992 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:48 ; elapsed = 00:01:59 . Memory (MB): peak = 955.871 ; gain = 859.641
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:17 ; elapsed = 00:02:28 . Memory (MB): peak = 955.871 ; gain = 859.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('B_load_2', Brutal_design.cpp:17) on array 'B' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'B'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 155.331 seconds; current allocated memory: 149.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.682 seconds; current allocated memory: 157.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 164.519 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:40 ; elapsed = 00:03:00 . Memory (MB): peak = 955.871 ; gain = 859.641
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-112] Total elapsed time: 179.71 seconds; peak allocated memory: 164.519 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Brutal_design.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 955.180 ; gain = 861.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 955.180 ; gain = 861.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.180 ; gain = 861.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.180 ; gain = 861.777
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'row' (Brutal_design.cpp:11) in function 'matrixmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col' (Brutal_design.cpp:12) in function 'matrixmul' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'product' (Brutal_design.cpp:15) in function 'matrixmul' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'A' (Brutal_design.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'B' (Brutal_design.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (Brutal_design.cpp:6)...992 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 955.180 ; gain = 861.777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 955.180 ; gain = 861.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('B_load_2', Brutal_design.cpp:17) on array 'B' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'B'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 135.63 seconds; current allocated memory: 149.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.337 seconds; current allocated memory: 157.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111]  Elapsed time: 2.827 seconds; current allocated memory: 164.519 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:20 ; elapsed = 00:02:37 . Memory (MB): peak = 955.180 ; gain = 861.777
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-112] Total elapsed time: 157.059 seconds; peak allocated memory: 164.519 MB.
