

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Sun Nov 17 11:45:41 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3461|  3461|  3461|  3461|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+------+------+------+------+---------+
        |                            |                 |   Latency   |   Interval  | Pipeline|
        |          Instance          |      Module     |  min |  max |  min |  max |   Type  |
        +----------------------------+-----------------+------+------+------+------+---------+
        |grp_padding2d_fix16_fu_191  |padding2d_fix16  |  1771|  1771|  1771|  1771|   none  |
        +----------------------------+-----------------+------+------+------+------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  784|  784|         1|          -|          -|   784|    no    |
        |- Loop 2  |  901|  901|         3|          1|          1|   900|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    142|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     167|    417|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    332|
|Register         |        -|      -|     132|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     299|    891|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+-----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+------------------------+---------+-------+-----+-----+
    |network_AXILiteS_s_axi_U    |network_AXILiteS_s_axi  |        0|      0|   36|   40|
    |grp_padding2d_fix16_fu_191  |padding2d_fix16         |        0|      0|  131|  377|
    +----------------------------+------------------------+---------+-------+-----+-----+
    |Total                       |                        |        0|      0|  167|  417|
    +----------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+---------------------------+---------+---+----+------+-----+------+-------------+
    |        Memory       |           Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Padding2D_0_array_U  |network_Padding2D_0_array  |        1|  0|   0|   900|   16|     1|        14400|
    |input_0_array_U      |network_input_0_array      |        1|  0|   0|   784|   16|     1|        12544|
    +---------------------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Total                |                           |        2|  0|   0|  1684|   32|     2|        26944|
    +---------------------+---------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_204_p2                          |     +    |      0|  0|  14|          10|           1|
    |i_2_fu_226_p2                          |     +    |      0|  0|  14|          10|           1|
    |ap_block_state2                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                     |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_220_p2                    |   icmp   |      0|  0|  13|          10|           8|
    |exitcond_fu_198_p2                     |   icmp   |      0|  0|  13|          10|           9|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_238_p2                   |   icmp   |      0|  0|  13|          10|           8|
    |tmp_user_V_fu_232_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8                        |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 142|          84|          48|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |Padding2D_0_array_address0       |  15|          3|   10|         30|
    |Padding2D_0_array_ce0            |  15|          3|    1|          3|
    |Padding2D_0_array_we0            |   9|          2|    1|          2|
    |ap_NS_fsm                        |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |i1_reg_180                       |   9|          2|   10|         20|
    |i_reg_169                        |   9|          2|   10|         20|
    |input_0_array_address0           |  15|          3|   10|         30|
    |input_0_array_ce0                |  15|          3|    1|          3|
    |input_data_TDATA_blk_n           |   9|          2|    1|          2|
    |input_data_V_data_V_0_data_out   |   9|          2|   16|         32|
    |input_data_V_data_V_0_state      |  15|          3|    2|          6|
    |input_data_V_dest_V_0_state      |  15|          3|    2|          6|
    |output_data_TDATA_blk_n          |   9|          2|    1|          2|
    |output_data_V_data_V_1_data_out  |   9|          2|   16|         32|
    |output_data_V_data_V_1_state     |  15|          3|    2|          6|
    |output_data_V_dest_V_1_state     |  15|          3|    2|          6|
    |output_data_V_id_V_1_state       |  15|          3|    2|          6|
    |output_data_V_keep_V_1_state     |  15|          3|    2|          6|
    |output_data_V_last_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_last_V_1_state     |  15|          3|    2|          6|
    |output_data_V_strb_V_1_state     |  15|          3|    2|          6|
    |output_data_V_user_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_user_V_1_state     |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 332|         68|  100|        245|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |exitcond1_reg_257                        |   1|   0|    1|          0|
    |exitcond1_reg_257_pp0_iter1_reg          |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_191_ap_start_reg  |   1|   0|    1|          0|
    |i1_reg_180                               |  10|   0|   10|          0|
    |i_reg_169                                |  10|   0|   10|          0|
    |input_data_V_data_V_0_payload_A          |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B          |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd             |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr             |   1|   0|    1|          0|
    |input_data_V_data_V_0_state              |   2|   0|    2|          0|
    |input_data_V_dest_V_0_state              |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A         |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B         |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd            |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr            |   1|   0|    1|          0|
    |output_data_V_data_V_1_state             |   2|   0|    2|          0|
    |output_data_V_dest_V_1_sel_rd            |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state             |   2|   0|    2|          0|
    |output_data_V_id_V_1_sel_rd              |   1|   0|    1|          0|
    |output_data_V_id_V_1_state               |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd            |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state             |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A         |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B         |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd            |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr            |   1|   0|    1|          0|
    |output_data_V_last_V_1_state             |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd            |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state             |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A         |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B         |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd            |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr            |   1|   0|    1|          0|
    |output_data_V_user_V_1_state             |   2|   0|    2|          0|
    |tmp_last_V_reg_271                       |   1|   0|    1|          0|
    |tmp_user_V_reg_266                       |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 132|   0|  132|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

