// Seed: 2704384532
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    output wand id_2
);
  assign module_1.id_6 = 0;
  wire id_4;
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output wand id_3
);
  reg id_5;
  always_ff begin : LABEL_0
    id_5 <= 1;
  end
  wire id_6 = 1;
  wire id_7;
  wire id_8;
  id_9(
      .id_0(~id_0), .id_1(1), .id_2(id_1), .id_3(1)
  );
  assign id_5 = id_5 && id_2 & id_0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3
  );
endmodule
