

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Mar 27 20:33:01 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       matrixmul_1b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.02|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  258|  258|  259|  259|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |  256|  256|        16|         16|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1925|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|    128|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     94|
|Register         |        -|      -|    1234|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1234|   2147|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matrixmul_mul_32scud_U2  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U4  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U6  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U8  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mux_42_bkb_U1  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U3  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U5  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U7  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|     16|  0| 128|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |a_Din_A                        |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_288_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_282_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_1129_p2                 |     +    |      0|  0|   3|           1|           3|
    |tmp2_fu_1088_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_1119_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp_17_fu_463_p2               |     +    |      0|  0|   5|           5|           5|
    |tmp_19_fu_805_p2               |     +    |      0|  0|   6|           5|           6|
    |tmp_20_fu_1108_p2              |     +    |      0|  0|   7|           7|           7|
    |exitcond_flatten_fu_276_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_294_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_487_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_500_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_474_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_306_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_5_fu_427_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_300_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_12_fu_355_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_14_fu_369_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_8_fu_341_p2                |    or    |      0|  0|   6|           5|           1|
    |a_row_0_1_fu_453_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_446_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_439_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_432_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_545_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_553_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_568_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_575_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_582_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_505_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_561_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_492_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_513_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_521_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_529_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_537_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_479_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_711_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_718_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_732_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_739_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_746_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_676_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_725_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_669_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_683_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_690_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_697_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_704_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_662_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_865_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_872_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_886_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_893_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_900_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_830_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_879_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_823_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_837_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_844_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_851_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_858_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_816_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_1005_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_1012_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_1026_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_1033_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_1040_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_970_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_1019_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_963_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_977_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_984_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_991_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_998_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_956_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_383_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_2_mid2_v_v_v_fu_320_p3     |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_312_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1925|         217|        1941|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig           |  64|         10|   32|        320|
    |a_WEN_A                 |   4|          2|    4|          8|
    |ap_NS_fsm               |  15|         19|    1|         19|
    |i_reg_253               |   3|          2|    3|          6|
    |indvar_flatten_reg_242  |   5|          2|    5|         10|
    |j_reg_264               |   3|          2|    3|          6|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  94|         37|   48|        369|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_row_0_1_reg_1381            |  32|   0|   32|          0|
    |a_row_0_2_fu_86               |  32|   0|   32|          0|
    |a_row_0_reg_1310              |  32|   0|   32|          0|
    |a_row_1_1_reg_1376            |  32|   0|   32|          0|
    |a_row_1_2_fu_90               |  32|   0|   32|          0|
    |a_row_1_reg_1320              |  32|   0|   32|          0|
    |a_row_2_1_reg_1371            |  32|   0|   32|          0|
    |a_row_2_2_fu_94               |  32|   0|   32|          0|
    |a_row_2_reg_1330              |  32|   0|   32|          0|
    |a_row_3_1_reg_1366            |  32|   0|   32|          0|
    |a_row_3_2_fu_98               |  32|   0|   32|          0|
    |a_row_3_reg_1345              |  32|   0|   32|          0|
    |ap_CS_fsm                     |  18|   0|   18|          0|
    |b_copy_0_3_11_fu_102          |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_110          |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_114           |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_106           |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_118          |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_126          |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_130           |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_122           |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_134          |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_142          |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_146           |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_138           |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_150          |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_158          |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_162           |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_154           |  32|   0|   32|          0|
    |exitcond_reg_1262             |   1|   0|    1|          0|
    |i_reg_253                     |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1257  |   5|   0|    5|          0|
    |indvar_flatten_reg_242        |   5|   0|    5|          0|
    |j_mid2_reg_1335               |   3|   0|    3|          0|
    |j_reg_264                     |   3|   0|    3|          0|
    |sel_tmp2_reg_1401             |   1|   0|    1|          0|
    |sel_tmp4_reg_1414             |   1|   0|    1|          0|
    |sel_tmp_reg_1391              |   1|   0|    1|          0|
    |tmp2_reg_1475                 |  32|   0|   32|          0|
    |tmp_10_reg_1455               |  32|   0|   32|          0|
    |tmp_11_1_reg_1465             |  32|   0|   32|          0|
    |tmp_11_2_reg_1470             |  32|   0|   32|          0|
    |tmp_11_3_reg_1480             |  32|   0|   32|          0|
    |tmp_2_mid2_v_v_v_reg_1287     |   3|   0|    3|          0|
    |tmp_3_reg_1293                |   3|   0|    5|          2|
    |tmp_6_reg_1430                |  32|   0|   32|          0|
    |tmp_7_reg_1440                |  32|   0|   32|          0|
    |tmp_9_reg_1450                |  32|   0|   32|          0|
    |tmp_mid2_reg_1267             |   1|   0|    1|          0|
    |tmp_reg_1355                  |   2|   0|    2|          0|
    |tmp_s_reg_1460                |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1234|   0| 1236|          2|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
+----------+-----+-----+------------+--------------+--------------+

