# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/reg_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/acc.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/rca.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/mux21_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/iv_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/iv.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/constants.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu_type.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu_type.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu_type.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/nd2.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/nd2_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/rca_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:06:31 on Mar 12,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/reg_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/acc.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/rca.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/mux21_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/iv_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/iv.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/constants.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu_type.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu_type.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu_type.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/nd2.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/nd2_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FD
# -- Compiling architecture PIPPO of FD
# -- Compiling architecture PLUTO of FD
# -- Loading entity FD
# -- Compiling configuration CFG_FD_PIPPO
# -- Loading entity FD
# -- Loading architecture PIPPO of FD
# -- Compiling configuration CFG_FD_PLUTO
# -- Loading entity FD
# -- Loading architecture PLUTO of FD
# -- Loading package CONSTANTS
# -- Compiling entity reg_generic
# -- Compiling architecture structural_sync of reg_generic
# -- Compiling architecture structural_async of reg_generic
# -- Loading entity reg_generic
# -- Compiling configuration CFG_REG_GENERIC_SYNC
# -- Loading entity reg_generic
# -- Loading architecture structural_sync of reg_generic
# -- Loading entity FD
# -- Loading configuration cfg_fd_pippo
# -- Compiling configuration CFG_REG_GENERIC_ASYNC
# -- Loading entity reg_generic
# -- Loading architecture structural_async of reg_generic
# -- Loading entity FD
# -- Loading configuration cfg_fd_pluto
# -- Loading package NUMERIC_STD
# -- Compiling entity ACC_GENERIC
# -- Compiling architecture behav of ACC_GENERIC
# -- Compiling architecture structural of ACC_GENERIC
# -- Loading entity ACC_GENERIC
# -- Compiling configuration CFG_ACC_BEHAVIORAL
# -- Loading entity ACC_GENERIC
# -- Loading architecture behav of ACC_GENERIC
# -- Compiling configuration CFG_ACC_STRUCTURAL
# -- Loading entity ACC_GENERIC
# -- Loading architecture structural of ACC_GENERIC
# -- Loading entity mux21_generic
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca
# -- Loading entity reg_generic
# -- Loading configuration cfg_mux21_gen_structural
# -- Loading configuration cfg_rca_gen_structural
# ** Error: (vcom-11) Could not find work.cfg_reg_gen_pluto.
# ** Error (suppressible): /home/ms21.16/ms-lab/lab1/vhdlsim/acc.vhd(122): (vcom-1195) Cannot find expanded name "work.CFG_REG_GEN_PLUTO".
# ** Error: /home/ms21.16/ms-lab/lab1/vhdlsim/acc.vhd(122): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms21.16/ms-lab/lab1/vhdlsim/acc.vhd(122): Unknown expanded name.
# ** Note: /home/ms21.16/ms-lab/lab1/vhdlsim/acc.vhd(125): VHDL Compiler exiting
# End time: 12:06:31 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/reg_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/acc.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/rca.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/mux21_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/iv_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/iv.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/constants.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu_type.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu_type.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu_type.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/nd2.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/nd2_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/rca_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:08:08 on Mar 12,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/reg_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/acc.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/rca.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/mux21_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/iv_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/iv.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/constants.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu_type.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu_type.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/alu_type.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/nd2.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/nd2_generic.vhd /home/ms21.16/ms-lab/lab1/vhdlsim/rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FD
# -- Compiling architecture PIPPO of FD
# -- Compiling architecture PLUTO of FD
# -- Loading entity FD
# -- Compiling configuration CFG_FD_PIPPO
# -- Loading entity FD
# -- Loading architecture PIPPO of FD
# -- Compiling configuration CFG_FD_PLUTO
# -- Loading entity FD
# -- Loading architecture PLUTO of FD
# -- Loading package CONSTANTS
# -- Compiling entity reg_generic
# -- Compiling architecture structural_sync of reg_generic
# -- Compiling architecture structural_async of reg_generic
# -- Loading entity reg_generic
# -- Compiling configuration CFG_REG_GENERIC_SYNC
# -- Loading entity reg_generic
# -- Loading architecture structural_sync of reg_generic
# -- Loading entity FD
# -- Loading configuration cfg_fd_pippo
# -- Compiling configuration CFG_REG_GENERIC_ASYNC
# -- Loading entity reg_generic
# -- Loading architecture structural_async of reg_generic
# -- Loading entity FD
# -- Loading configuration cfg_fd_pluto
# -- Loading package NUMERIC_STD
# -- Compiling entity ACC_GENERIC
# -- Compiling architecture behav of ACC_GENERIC
# -- Compiling architecture structural of ACC_GENERIC
# -- Loading entity ACC_GENERIC
# -- Compiling configuration CFG_ACC_BEHAVIORAL
# -- Loading entity ACC_GENERIC
# -- Loading architecture behav of ACC_GENERIC
# -- Compiling configuration CFG_ACC_STRUCTURAL
# -- Loading entity ACC_GENERIC
# -- Loading architecture structural of ACC_GENERIC
# -- Loading entity mux21_generic
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca
# -- Loading entity reg_generic
# -- Loading configuration cfg_mux21_gen_structural
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_reg_generic_async
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling architecture behavioural of mux21_generic
# -- Loading entity mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity mux21_generic
# -- Loading architecture behavioural of mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_STRUCTURAL
# -- Loading entity mux21_generic
# -- Loading architecture structural of mux21_generic
# -- Loading entity iv_generic
# -- Loading entity nd2_generic
# -- Loading configuration cfg_iv_generic_structural
# -- Loading configuration cfg_nd2_generic_structural
# -- Compiling entity iv_generic
# -- Compiling architecture behavioural of iv_generic
# -- Compiling architecture structural of iv_generic
# -- Loading entity iv_generic
# -- Compiling configuration CFG_IV_GENERIC_BEHAVIORAL
# -- Loading entity iv_generic
# -- Loading architecture behavioural of iv_generic
# -- Compiling configuration CFG_IV_GENERIC_STRUCTURAL
# -- Loading entity iv_generic
# -- Loading architecture structural of iv_generic
# -- Loading entity iv
# -- Loading configuration cfg_iv_behavioral
# -- Compiling entity iv
# -- Compiling architecture behavioural of iv
# -- Compiling configuration CFG_IV_BEHAVIORAL
# -- Loading entity iv
# -- Loading architecture behavioural of iv
# -- Compiling package CONSTANTS
# -- Loading package CONSTANTS
# -- Loading package alu_type
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR of ALU
# -- Compiling configuration CFG_ALU_BEHAVIORAL
# -- Loading entity ALU
# -- Loading architecture BEHAVIOR of ALU
# -- Compiling package alu_type
# -- Compiling package alu_type
# -- Loading package alu_type
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR of ALU
# -- Compiling configuration CFG_ALU_BEHAVIORAL
# -- Loading entity ALU
# -- Loading architecture BEHAVIOR of ALU
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR of ALU
# -- Compiling configuration CFG_ALU_BEHAVIORAL
# -- Loading entity ALU
# -- Loading architecture BEHAVIOR of ALU
# -- Compiling package alu_type
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling configuration CFG_ND2_ARCH1
# -- Loading entity nd2
# -- Loading architecture arch1 of nd2
# -- Compiling entity nd2_generic
# -- Compiling architecture behavioural of nd2_generic
# -- Compiling architecture structural of nd2_generic
# -- Loading entity nd2_generic
# -- Compiling configuration CFG_ND2_GENERIC_BEHAVIOURAL
# -- Loading entity nd2_generic
# -- Loading architecture behavioural of nd2_generic
# -- Compiling configuration CFG_ND2_GENERIC_STRUCTURAL
# -- Loading entity nd2_generic
# -- Loading architecture structural of nd2_generic
# -- Loading entity nd2
# -- Loading configuration cfg_nd2_arch1
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Compiling architecture behavioral of rca
# -- Loading entity rca
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca
# -- Loading architecture structural of rca
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_GEN_BEHAVIORAL
# -- Loading entity rca
# -- Loading architecture behavioral of rca
# End time: 12:08:08 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_acc.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:08:26 on Mar 12,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_acc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity tb_acc
# -- Compiling architecture TEST of tb_acc
# -- Compiling configuration CFG_TESTACC_BEH
# -- Loading entity tb_acc
# -- Loading architecture TEST of tb_acc
# -- Loading package NUMERIC_STD
# -- Loading entity ACC_GENERIC
# -- Loading configuration cfg_acc_behavioral
# -- Compiling configuration CFG_TESTACC_STRUCT
# -- Loading entity tb_acc
# -- Loading architecture TEST of tb_acc
# -- Loading entity ACC_GENERIC
# -- Loading configuration cfg_acc_structural
# End time: 12:08:26 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_testacc_struct -t 10ps
# vsim work.cfg_testacc_struct -t 10ps 
# Start time: 12:10:19 on Mar 12,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.cfg_testacc_struct#1
# Loading work.tb_acc(test)#1
# Loading work.cfg_acc_structural#1
# Loading work.acc_generic(structural)#1
# Loading work.cfg_mux21_gen_structural#1
# Loading work.mux21_generic(structural)#1
# Loading work.cfg_iv_generic_structural#1
# Loading work.iv_generic(structural)#1
# Loading work.cfg_iv_behavioral#1
# Loading work.iv(behavioural)#1
# Loading work.cfg_nd2_generic_structural#1
# Loading work.nd2_generic(structural)#1
# Loading work.cfg_nd2_arch1#1
# Loading work.nd2(arch1)#1
# Loading work.cfg_rca_gen_structural#1
# Loading work.rca(structural)#1
# Loading work.cfg_fa_behavioral#1
# Loading work.fa(behavioral)#1
# Loading work.cfg_reg_generic_async#1
# Loading work.reg_generic(structural_async)#1
# Loading work.cfg_fd_pluto#1
# Loading work.fd(pluto)#1
add wave *
# (vish-4014) No objects found matching '*'.
add wave *
run 100 ns
vsim -t 10ps work.cfg_testacc_beh
# End time: 12:12:07 on Mar 12,2021, Elapsed time: 0:01:48
# Errors: 1, Warnings: 0
# vsim -t 10ps work.cfg_testacc_beh 
# Start time: 12:12:07 on Mar 12,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.cfg_testacc_beh#1
# Loading work.tb_acc(test)#1
# Loading work.cfg_acc_behavioral#1
# Loading work.acc_generic(behav)#1
add wave *
run 100 ns
