#
# Makefile generated by VCS to compile Verilog and VHDL partitions
#

unexport MAKEFLAGS
unexport MFLAGS
include output/Makefile.partcomp_vl

all_pcs: vl_pcs
	@echo Done all partition compilations
	@echo
