// HAL LAYER
// This file contains the HAL layer for the STM32F103C8T6 microcontroller.
//GPIO
.equ GPIOA_BASE,	0x40010800
.equ GPIOB_BASE,	0x40010C00
.equ GPIOC_BASE,	0x40011000
.equ GPIOX_CRL_OFFSET,	0x00
.equ GPIOX_CRH_OFFSET,	0x04
.equ GPIOX_IDR_OFFSET,	0x08
.equ GPIOX_ODR_OFFSET,	0x0C
.equ GPIOX_BSRR_OFFSET,	0x10
.equ GPIOX_BRR_OFFSET,	0x14
.equ GPIOX_LCKR_OFFSET,	0x18
//RCC
.equ RCC_BASE,	0x40021000
.equ RCC_CR_OFFSET,	0x00
.equ RCC_CFGR_OFFSET,	0x04
.equ RCC_CIR_OFFSET,	0x08
.equ RCC_APB2RSTR_OFFSET,	0x0C
.equ RCC_APB1RSTR_OFFSET,	0x10
.equ RCC_AHBENR_OFFSET,	0x14
.equ RCC_APB2ENR_OFFSET,	0x18
.equ RCC_APB1ENR_OFFSET,	0x1C
.equ RCC_BDCR_OFFSET,	0x20
.equ RCC_CSR_OFFSET,	0x24
.equ RCC_AHBSTR_OFFSET,	0x28
.equ RCC_CFGR2_OFFSET,	0x2C
//ADC
.equ ADC1_BASE, 0x40012400
.equ ADC1_SR_OFFSET,	0x00
.equ ADC1_CR1_OFFSET,	0x04
.equ ADC1_CR2_OFFSET,	0x08
.equ ADC1_SMPR1_OFFSET,	0x0C
.equ ADC1_SMPR2_OFFSET,	0x10
.equ ADC1_JOFR1_OFFSET,	0x14
.equ ADC1_JOFR2_OFFSET,	0x18
.equ ADC1_JOFR3_OFFSET,	0x1C
.equ ADC1_JOFR4_OFFSET,	0x20
.equ ADC1_HTR_OFFSET,	0x24
.equ ADC1_LTR_OFFSET,	0x28
.equ ADC1_SQR1_OFFSET,	0x2C
.equ ADC1_SQR2_OFFSET,	0x30
.equ ADC1_SQR3_OFFSET,	0x34
.equ ADC1_JSQR_OFFSET,	0x38
.equ ADC1_JDR1_OFFSET,	0x3C
.equ ADC1_JDR2_OFFSET,	0x40
.equ ADC1_JDR3_OFFSET,	0x44
.equ ADC1_JDR4_OFFSET,	0x48
.equ ADC1_DR_OFFSET,	0x4C
//RTC
.equ RTC_BASE,	0x40002800
.equ RTC_CRH_OFFSET,	0x00
.equ RTC_CRL_OFFSET,	0x04
.equ RTC_PRLH_OFFSET,	0x08
.equ RTC_PRLL_OFFSET,	0x0C
.equ RTC_DIVH_OFFSET,	0x10
.equ RTC_DIVL_OFFSET,	0x14
.equ RTC_CNTH_OFFSET,	0x18
.equ RTC_CNTL_OFFSET,	0x1C
.equ RTC_ALRH_OFFSET,	0x20
.equ RTC_ALRL_OFFSET,	0x24
//PWR
.equ PWR_BASE,	0x40007000
.equ PWR_CR_OFFSET,	0x00
.equ PWR_CSR_OFFSET,	0x04
//NVIC
//NVIC_BASE	EQU	0xE000E100