{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 15:59:27 2016 " "Info: Processing started: Fri Sep 23 15:59:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sss_spi_discovery -c sss_spi_discovery " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sss_spi_discovery -c sss_spi_discovery" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sss_spi_discovery.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sss_spi_discovery.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sss_spi_discovery " "Info: Found entity 1: sss_spi_discovery" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sss_spi_discovery " "Info: Elaborating entity \"sss_spi_discovery\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "spi_din1\[15..0\] " "Warning: Pin \"spi_din1\[15..0\]\" is missing source" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:inst37 " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:inst37\"" {  } { { "sss_spi_discovery.bdf" "inst37" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 2000 1856 1992 2144 "inst37" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:inst37 " "Info: Elaborated megafunction instantiation \"LPM_SHIFTREG:inst37\"" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 2000 1856 1992 2144 "inst37" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:inst37 " "Info: Instantiated megafunction \"LPM_SHIFTREG:inst37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 2000 1856 1992 2144 "inst37" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE LPM_DECODE:inst7 " "Info: Elaborating entity \"LPM_DECODE\" for hierarchy \"LPM_DECODE:inst7\"" {  } { { "sss_spi_discovery.bdf" "inst7" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 776 1912 2032 888 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DECODE:inst7 " "Info: Elaborated megafunction instantiation \"LPM_DECODE:inst7\"" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 776 1912 2032 888 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DECODE:inst7 " "Info: Instantiated megafunction \"LPM_DECODE:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 32 " "Info: Parameter \"LPM_DECODES\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 776 1912 2032 888 "inst7" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_p0f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_p0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_p0f " "Info: Found entity 1: decode_p0f" {  } { { "db/decode_p0f.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/decode_p0f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_p0f LPM_DECODE:inst7\|decode_p0f:auto_generated " "Info: Elaborating entity \"decode_p0f\" for hierarchy \"LPM_DECODE:inst7\|decode_p0f:auto_generated\"" {  } { { "LPM_DECODE.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DECODE.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst8 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst8\"" {  } { { "sss_spi_discovery.bdf" "inst8" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 752 1576 1712 952 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst8 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst8\"" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 752 1576 1712 952 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst8 " "Info: Instantiated megafunction \"LPM_COUNTER:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 24 " "Info: Parameter \"LPM_MODULUS\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 752 1576 1712 952 "inst8" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c1h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_c1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c1h " "Info: Found entity 1: cntr_c1h" {  } { { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_c1h.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c1h LPM_COUNTER:inst8\|cntr_c1h:auto_generated " "Info: Elaborating entity \"cntr_c1h\" for hierarchy \"LPM_COUNTER:inst8\|cntr_c1h:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n4c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_n4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n4c " "Info: Found entity 1: cmpr_n4c" {  } { { "db/cmpr_n4c.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cmpr_n4c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n4c LPM_COUNTER:inst8\|cntr_c1h:auto_generated\|cmpr_n4c:cmpr1 " "Info: Elaborating entity \"cmpr_n4c\" for hierarchy \"LPM_COUNTER:inst8\|cntr_c1h:auto_generated\|cmpr_n4c:cmpr1\"" {  } { { "db/cntr_c1h.tdf" "cmpr1" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_c1h.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst1 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst1\"" {  } { { "sss_spi_discovery.bdf" "inst1" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1992 1136 1272 2192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst1 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst1\"" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1992 1136 1272 2192 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst1 " "Info: Instantiated megafunction \"LPM_COUNTER:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1992 1136 1272 2192 "inst1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_anf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_anf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_anf " "Info: Found entity 1: cntr_anf" {  } { { "db/cntr_anf.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_anf.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_anf LPM_COUNTER:inst1\|cntr_anf:auto_generated " "Info: Elaborating entity \"cntr_anf\" for hierarchy \"LPM_COUNTER:inst1\|cntr_anf:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:inst31 " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:inst31\"" {  } { { "sss_spi_discovery.bdf" "inst31" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1632 1536 1672 1776 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:inst31 " "Info: Elaborated megafunction instantiation \"LPM_SHIFTREG:inst31\"" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1632 1536 1672 1776 "inst31" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:inst31 " "Info: Instantiated megafunction \"LPM_SHIFTREG:inst31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1632 1536 1672 1776 "inst31" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:inst36 " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:inst36\"" {  } { { "sss_spi_discovery.bdf" "inst36" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1624 1848 1984 1768 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:inst36 " "Info: Elaborated megafunction instantiation \"LPM_SHIFTREG:inst36\"" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1624 1848 1984 1768 "inst36" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:inst36 " "Info: Instantiated megafunction \"LPM_SHIFTREG:inst36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1624 1848 1984 1768 "inst36" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst46 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst46\"" {  } { { "sss_spi_discovery.bdf" "inst46" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 2016 1336 1448 2064 "inst46" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst46 " "Info: Elaborated megafunction instantiation \"LPM_CONSTANT:inst46\"" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 2016 1336 1448 2064 "inst46" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst46 " "Info: Instantiated megafunction \"LPM_CONSTANT:inst46\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1000111100101010 " "Info: Parameter \"LPM_CVALUE\" = \"1000111100101010\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 2016 1336 1448 2064 "inst46" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[15\] GND " "Warning (13410): Pin \"spi_din1\[15\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[14\] GND " "Warning (13410): Pin \"spi_din1\[14\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[13\] GND " "Warning (13410): Pin \"spi_din1\[13\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[12\] GND " "Warning (13410): Pin \"spi_din1\[12\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[11\] GND " "Warning (13410): Pin \"spi_din1\[11\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[10\] GND " "Warning (13410): Pin \"spi_din1\[10\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[9\] GND " "Warning (13410): Pin \"spi_din1\[9\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[8\] GND " "Warning (13410): Pin \"spi_din1\[8\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[7\] GND " "Warning (13410): Pin \"spi_din1\[7\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[6\] GND " "Warning (13410): Pin \"spi_din1\[6\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[5\] GND " "Warning (13410): Pin \"spi_din1\[5\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[4\] GND " "Warning (13410): Pin \"spi_din1\[4\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[3\] GND " "Warning (13410): Pin \"spi_din1\[3\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[2\] GND " "Warning (13410): Pin \"spi_din1\[2\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[1\] GND " "Warning (13410): Pin \"spi_din1\[1\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_din1\[0\] GND " "Warning (13410): Pin \"spi_din1\[0\]\" is stuck at GND" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_in " "Warning (15610): No output dependent on input pin \"spi_in\"" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 272 1304 1472 288 "spi_in" "" } { 1672 1408 1536 1688 "spi_in" "" } { 264 1472 1600 280 "spi_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Info: Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Info: Implemented 52 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 15:59:29 2016 " "Info: Processing ended: Fri Sep 23 15:59:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 15:59:30 2016 " "Info: Processing started: Fri Sep 23 15:59:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sss_spi_discovery -c sss_spi_discovery " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sss_spi_discovery -c sss_spi_discovery" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "sss_spi_discovery EP1C6T144I7 " "Info: Selected device EP1C6T144I7 for design \"sss_spi_discovery\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144C7 " "Info: Device EP1C3T144C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144I7 " "Info: Device EP1C3T144I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C7 " "Info: Device EP1C6T144C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "Warning: No exact pin location assignment(s) for 37 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_out " "Info: Pin spi_out not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_out } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 264 1872 2048 280 "spi_out" "" } { 2048 1992 2088 2064 "spi_out" "" } { 256 1736 1872 272 "spi_out" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_clk " "Info: Pin spi_clk not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_clk } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 200 1872 2048 216 "spi_clk" "" } { 1240 2344 2456 1256 "spi_clk" "" } { 2200 1472 1712 2216 "spi_clk" "" } { 192 1736 1872 208 "spi_clk" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_ncs " "Info: Pin spi_ncs not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_ncs } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 232 1872 2048 248 "spi_ncs" "" } { 1128 2288 2400 1144 "spi_ncs" "" } { 224 1736 1872 240 "spi_ncs" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_ncs } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[15\] " "Info: Pin spi_din1\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[15] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[14\] " "Info: Pin spi_din1\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[14] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[13\] " "Info: Pin spi_din1\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[13] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[12\] " "Info: Pin spi_din1\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[12] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[11\] " "Info: Pin spi_din1\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[11] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[10\] " "Info: Pin spi_din1\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[10] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[9\] " "Info: Pin spi_din1\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[9] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[8\] " "Info: Pin spi_din1\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[8] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[7\] " "Info: Pin spi_din1\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[7] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[6\] " "Info: Pin spi_din1\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[6] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[5\] " "Info: Pin spi_din1\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[5] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[4\] " "Info: Pin spi_din1\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[4] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[3\] " "Info: Pin spi_din1\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[3] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[2\] " "Info: Pin spi_din1\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[2] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[1\] " "Info: Pin spi_din1\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[1] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_din1\[0\] " "Info: Pin spi_din1\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[0] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[15\] " "Info: Pin spi_dout\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[15] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[14\] " "Info: Pin spi_dout\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[14] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[13\] " "Info: Pin spi_dout\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[13] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[12\] " "Info: Pin spi_dout\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[12] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[11\] " "Info: Pin spi_dout\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[11] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[10\] " "Info: Pin spi_dout\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[10] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[9\] " "Info: Pin spi_dout\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[9] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[8\] " "Info: Pin spi_dout\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[8] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[7\] " "Info: Pin spi_dout\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[7] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[6\] " "Info: Pin spi_dout\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[6] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[5\] " "Info: Pin spi_dout\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[5] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[4\] " "Info: Pin spi_dout\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[4] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[3\] " "Info: Pin spi_dout\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[3] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[2\] " "Info: Pin spi_dout\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[2] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[1\] " "Info: Pin spi_dout\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[1] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_dout\[0\] " "Info: Pin spi_dout\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_dout[0] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 296 1872 2048 312 "spi_dout\[15..0\]" "" } { 2064 1992 2152 2080 "spi_dout\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_in " "Info: Pin spi_in not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_in } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 272 1304 1472 288 "spi_in" "" } { 1672 1408 1536 1688 "spi_in" "" } { 264 1472 1600 280 "spi_in" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spi_glob_clk " "Info: Pin spi_glob_clk not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_glob_clk } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst25 Global clock " "Info: Automatically promoted signal \"inst25\" to use Global clock" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 472 1944 2008 520 "inst25" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "inst10 Global clock " "Info: Automatically promoted some destinations of signal \"inst10\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst10~147 " "Info: Destination \"inst10~147\" may be non-global or may not use global clock" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1120 2032 2096 1200 "inst10" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi_ncs " "Info: Destination \"spi_ncs\" may be non-global or may not use global clock" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 232 1872 2048 248 "spi_ncs" "" } { 1128 2288 2400 1144 "spi_ncs" "" } { 224 1736 1872 240 "spi_ncs" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1120 2032 2096 1200 "inst10" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst27 Global clock " "Info: Automatically promoted signal \"inst27\" to use Global clock" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst6 Global clock " "Info: Automatically promoted signal \"inst6\" to use Global clock" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1576 1640 1352 "inst6" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 2 35 0 " "Info: Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 2 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 20 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 26 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 24 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 26 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.394 ns register register " "Info: Estimated most critical path is register to register delay of 1.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[15\] 1 REG LAB_X13_Y19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X13_Y19; Fanout = 2; REG Node = 'lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[15\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.537 ns) 1.394 ns lpm_shiftreg:inst37\|dffs\[15\] 2 REG LAB_X14_Y20 2 " "Info: 2: + IC(0.857 ns) + CELL(0.537 ns) = 1.394 ns; Loc. = LAB_X14_Y20; Fanout = 2; REG Node = 'lpm_shiftreg:inst37\|dffs\[15\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[15] lpm_shiftreg:inst37|dffs[15] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 38.52 % ) " "Info: Total cell delay = 0.537 ns ( 38.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.857 ns ( 61.48 % ) " "Info: Total interconnect delay = 0.857 ns ( 61.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[15] lpm_shiftreg:inst37|dffs[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "4 155 " "Info: 4 (of 155) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y11 X11_Y21 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X11_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "16 " "Warning: Following 16 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[15\] GND " "Info: Pin spi_din1\[15\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[15] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[14\] GND " "Info: Pin spi_din1\[14\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[14] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[13\] GND " "Info: Pin spi_din1\[13\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[13] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[12\] GND " "Info: Pin spi_din1\[12\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[12] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[11\] GND " "Info: Pin spi_din1\[11\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[11] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[10\] GND " "Info: Pin spi_din1\[10\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[10] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[9\] GND " "Info: Pin spi_din1\[9\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[9] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[8\] GND " "Info: Pin spi_din1\[8\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[8] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[7\] GND " "Info: Pin spi_din1\[7\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[7] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[6\] GND " "Info: Pin spi_din1\[6\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[6] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[5\] GND " "Info: Pin spi_din1\[5\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[5] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[4\] GND " "Info: Pin spi_din1\[4\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[4] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[3\] GND " "Info: Pin spi_din1\[3\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[3] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[2\] GND " "Info: Pin spi_din1\[2\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[2] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[1\] GND " "Info: Pin spi_din1\[1\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[1] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spi_din1\[0\] GND " "Info: Pin spi_din1\[0\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { spi_din1[0] } } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 328 1872 2048 344 "spi_din1\[15..0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_din1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.fit.smsg " "Info: Generated suppressed messages file D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 15:59:34 2016 " "Info: Processing ended: Fri Sep 23 15:59:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 15:59:34 2016 " "Info: Processing started: Fri Sep 23 15:59:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sss_spi_discovery -c sss_spi_discovery " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sss_spi_discovery -c sss_spi_discovery" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "149 " "Info: Peak virtual memory: 149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 15:59:36 2016 " "Info: Processing ended: Fri Sep 23 15:59:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 15:59:36 2016 " "Info: Processing started: Fri Sep 23 15:59:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sss_spi_discovery -c sss_spi_discovery --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sss_spi_discovery -c sss_spi_discovery --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "spi_glob_clk " "Info: Assuming node \"spi_glob_clk\" is an undefined clock" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "spi_glob_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst27 " "Info: Detected gated clock \"inst27\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst24 " "Info: Detected ripple clock \"inst24\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 480 1744 1808 560 "inst24" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 472 1944 2008 520 "inst25" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst10 " "Info: Detected ripple clock \"inst10\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1120 2032 2096 1200 "inst10" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "spi_glob_clk register lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[13\] register lpm_shiftreg:inst37\|dffs\[13\] 113.21 MHz 8.833 ns Internal " "Info: Clock \"spi_glob_clk\" has Internal fmax of 113.21 MHz between source register \"lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[13\]\" and destination register \"lpm_shiftreg:inst37\|dffs\[13\]\" (period= 8.833 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.479 ns + Longest register register " "Info: + Longest register to register delay is 1.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[13\] 1 REG LC_X13_Y19_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y19_N5; Fanout = 4; REG Node = 'lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[13\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.423 ns) 1.479 ns lpm_shiftreg:inst37\|dffs\[13\] 2 REG LC_X14_Y20_N1 2 " "Info: 2: + IC(1.056 ns) + CELL(0.423 ns) = 1.479 ns; Loc. = LC_X14_Y20_N1; Fanout = 2; REG Node = 'lpm_shiftreg:inst37\|dffs\[13\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 28.60 % ) " "Info: Total cell delay = 0.423 ns ( 28.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 71.40 % ) " "Info: Total interconnect delay = 1.056 ns ( 71.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "1.479 ns" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] {} lpm_shiftreg:inst37|dffs[13] {} } { 0.000ns 1.056ns } { 0.000ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.123 ns - Smallest " "Info: - Smallest clock skew is -7.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk destination 7.493 ns + Shortest register " "Info: + Shortest clock path from clock \"spi_glob_clk\" to destination register is 7.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(0.101 ns) 3.456 ns inst25 2 COMB LC_X10_Y10_N2 22 " "Info: 2: + IC(2.056 ns) + CELL(0.101 ns) = 3.456 ns; Loc. = LC_X10_Y10_N2; Fanout = 22; COMB Node = 'inst25'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { spi_glob_clk inst25 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 472 1944 2008 520 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.408 ns) + CELL(0.629 ns) 7.493 ns lpm_shiftreg:inst37\|dffs\[13\] 3 REG LC_X14_Y20_N1 2 " "Info: 3: + IC(3.408 ns) + CELL(0.629 ns) = 7.493 ns; Loc. = LC_X14_Y20_N1; Fanout = 2; REG Node = 'lpm_shiftreg:inst37\|dffs\[13\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.037 ns" { inst25 lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 27.08 % ) " "Info: Total cell delay = 2.029 ns ( 27.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.464 ns ( 72.92 % ) " "Info: Total interconnect delay = 5.464 ns ( 72.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { spi_glob_clk inst25 lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} lpm_shiftreg:inst37|dffs[13] {} } { 0.000ns 0.000ns 2.056ns 3.408ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk source 14.616 ns - Longest register " "Info: - Longest clock path from clock \"spi_glob_clk\" to source register is 14.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.109 ns) + CELL(0.827 ns) 4.235 ns inst24 2 REG LC_X10_Y10_N5 3 " "Info: 2: + IC(2.109 ns) + CELL(0.827 ns) = 4.235 ns; Loc. = LC_X10_Y10_N5; Fanout = 3; REG Node = 'inst24'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { spi_glob_clk inst24 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 480 1744 1808 560 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.390 ns) 5.092 ns inst27 3 COMB LC_X10_Y10_N4 3 " "Info: 3: + IC(0.467 ns) + CELL(0.390 ns) = 5.092 ns; Loc. = LC_X10_Y10_N4; Fanout = 3; COMB Node = 'inst27'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { inst24 inst27 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.413 ns) + CELL(0.827 ns) 9.332 ns inst10 4 REG LC_X12_Y19_N2 18 " "Info: 4: + IC(3.413 ns) + CELL(0.827 ns) = 9.332 ns; Loc. = LC_X12_Y19_N2; Fanout = 18; REG Node = 'inst10'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { inst27 inst10 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1120 2032 2096 1200 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.655 ns) + CELL(0.629 ns) 14.616 ns lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[13\] 5 REG LC_X13_Y19_N5 4 " "Info: 5: + IC(4.655 ns) + CELL(0.629 ns) = 14.616 ns; Loc. = LC_X13_Y19_N5; Fanout = 4; REG Node = 'lpm_counter:inst1\|cntr_anf:auto_generated\|safe_q\[13\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.284 ns" { inst10 lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_anf.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.972 ns ( 27.18 % ) " "Info: Total cell delay = 3.972 ns ( 27.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.644 ns ( 72.82 % ) " "Info: Total interconnect delay = 10.644 ns ( 72.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.616 ns" { spi_glob_clk inst24 inst27 inst10 lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.616 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst10 {} lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns 4.655ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { spi_glob_clk inst25 lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} lpm_shiftreg:inst37|dffs[13] {} } { 0.000ns 0.000ns 2.056ns 3.408ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.616 ns" { spi_glob_clk inst24 inst27 inst10 lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.616 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst10 {} lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns 4.655ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.827ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "db/cntr_anf.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_anf.tdf" 162 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "1.479 ns" { lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] {} lpm_shiftreg:inst37|dffs[13] {} } { 0.000ns 1.056ns } { 0.000ns 0.423ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { spi_glob_clk inst25 lpm_shiftreg:inst37|dffs[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} lpm_shiftreg:inst37|dffs[13] {} } { 0.000ns 0.000ns 2.056ns 3.408ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.616 ns" { spi_glob_clk inst24 inst27 inst10 lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.616 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst10 {} lpm_counter:inst1|cntr_anf:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns 4.655ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.827ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "spi_glob_clk 37 " "Warning: Circuit may not operate. Detected 37 non-operational path(s) clocked by clock \"spi_glob_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst5 inst6 spi_glob_clk 868 ps " "Info: Found hold time violation between source  pin or register \"inst5\" and destination pin or register \"inst6\" for clock \"spi_glob_clk\" (Hold time is 868 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.641 ns + Largest " "Info: + Largest clock skew is 1.641 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk destination 9.134 ns + Longest register " "Info: + Longest clock path from clock \"spi_glob_clk\" to destination register is 9.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.109 ns) + CELL(0.827 ns) 4.235 ns inst24 2 REG LC_X10_Y10_N5 3 " "Info: 2: + IC(2.109 ns) + CELL(0.827 ns) = 4.235 ns; Loc. = LC_X10_Y10_N5; Fanout = 3; REG Node = 'inst24'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { spi_glob_clk inst24 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 480 1744 1808 560 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.390 ns) 5.092 ns inst27 3 COMB LC_X10_Y10_N4 3 " "Info: 3: + IC(0.467 ns) + CELL(0.390 ns) = 5.092 ns; Loc. = LC_X10_Y10_N4; Fanout = 3; COMB Node = 'inst27'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { inst24 inst27 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.413 ns) + CELL(0.629 ns) 9.134 ns inst6 4 REG LC_X7_Y16_N2 2 " "Info: 4: + IC(3.413 ns) + CELL(0.629 ns) = 9.134 ns; Loc. = LC_X7_Y16_N2; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.042 ns" { inst27 inst6 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1576 1640 1352 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 34.43 % ) " "Info: Total cell delay = 3.145 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.989 ns ( 65.57 % ) " "Info: Total interconnect delay = 5.989 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { spi_glob_clk inst24 inst27 inst6 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst6 {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk source 7.493 ns - Shortest register " "Info: - Shortest clock path from clock \"spi_glob_clk\" to source register is 7.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(0.101 ns) 3.456 ns inst25 2 COMB LC_X10_Y10_N2 22 " "Info: 2: + IC(2.056 ns) + CELL(0.101 ns) = 3.456 ns; Loc. = LC_X10_Y10_N2; Fanout = 22; COMB Node = 'inst25'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { spi_glob_clk inst25 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 472 1944 2008 520 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.408 ns) + CELL(0.629 ns) 7.493 ns inst5 3 REG LC_X7_Y16_N4 2 " "Info: 3: + IC(3.408 ns) + CELL(0.629 ns) = 7.493 ns; Loc. = LC_X7_Y16_N4; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.037 ns" { inst25 inst5 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1352 1416 1352 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 27.08 % ) " "Info: Total cell delay = 2.029 ns ( 27.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.464 ns ( 72.92 % ) " "Info: Total interconnect delay = 5.464 ns ( 72.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { spi_glob_clk inst25 inst5 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} inst5 {} } { 0.000ns 0.000ns 2.056ns 3.408ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { spi_glob_clk inst24 inst27 inst6 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst6 {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { spi_glob_clk inst25 inst5 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} inst5 {} } { 0.000ns 0.000ns 2.056ns 3.408ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1352 1416 1352 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.588 ns - Shortest register register " "Info: - Shortest register to register delay is 0.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst5 1 REG LC_X7_Y16_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y16_N4; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1352 1416 1352 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.102 ns) 0.588 ns inst6 2 REG LC_X7_Y16_N2 2 " "Info: 2: + IC(0.486 ns) + CELL(0.102 ns) = 0.588 ns; Loc. = LC_X7_Y16_N2; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { inst5 inst6 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1576 1640 1352 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.102 ns ( 17.35 % ) " "Info: Total cell delay = 0.102 ns ( 17.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.486 ns ( 82.65 % ) " "Info: Total interconnect delay = 0.486 ns ( 82.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { inst5 inst6 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "0.588 ns" { inst5 {} inst6 {} } { 0.000ns 0.486ns } { 0.000ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1272 1576 1640 1352 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { spi_glob_clk inst24 inst27 inst6 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst6 {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { spi_glob_clk inst25 inst5 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} inst5 {} } { 0.000ns 0.000ns 2.056ns 3.408ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { inst5 inst6 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "0.588 ns" { inst5 {} inst6 {} } { 0.000ns 0.486ns } { 0.000ns 0.102ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "spi_glob_clk spi_clk inst12 16.034 ns register " "Info: tco from clock \"spi_glob_clk\" to destination pin \"spi_clk\" through register \"inst12\" is 16.034 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk source 9.134 ns + Longest register " "Info: + Longest clock path from clock \"spi_glob_clk\" to source register is 9.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.109 ns) + CELL(0.827 ns) 4.235 ns inst24 2 REG LC_X10_Y10_N5 3 " "Info: 2: + IC(2.109 ns) + CELL(0.827 ns) = 4.235 ns; Loc. = LC_X10_Y10_N5; Fanout = 3; REG Node = 'inst24'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { spi_glob_clk inst24 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 480 1744 1808 560 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.390 ns) 5.092 ns inst27 3 COMB LC_X10_Y10_N4 3 " "Info: 3: + IC(0.467 ns) + CELL(0.390 ns) = 5.092 ns; Loc. = LC_X10_Y10_N4; Fanout = 3; COMB Node = 'inst27'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { inst24 inst27 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.413 ns) + CELL(0.629 ns) 9.134 ns inst12 4 REG LC_X11_Y18_N7 2 " "Info: 4: + IC(3.413 ns) + CELL(0.629 ns) = 9.134 ns; Loc. = LC_X11_Y18_N7; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.042 ns" { inst27 inst12 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 34.43 % ) " "Info: Total cell delay = 3.145 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.989 ns ( 65.57 % ) " "Info: Total interconnect delay = 5.989 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { spi_glob_clk inst24 inst27 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst12 {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.702 ns + Longest register pin " "Info: + Longest register to pin delay is 6.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12 1 REG LC_X11_Y18_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y18_N7; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.390 ns) 1.756 ns inst13 2 COMB LC_X7_Y16_N5 1 " "Info: 2: + IC(1.366 ns) + CELL(0.390 ns) = 1.756 ns; Loc. = LC_X7_Y16_N5; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { inst12 inst13 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1232 2128 2192 1280 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.067 ns) + CELL(1.879 ns) 6.702 ns spi_clk 3 PIN PIN_97 0 " "Info: 3: + IC(3.067 ns) + CELL(1.879 ns) = 6.702 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'spi_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { inst13 spi_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 200 1872 2048 216 "spi_clk" "" } { 1240 2344 2456 1256 "spi_clk" "" } { 2200 1472 1712 2216 "spi_clk" "" } { 192 1736 1872 208 "spi_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.269 ns ( 33.86 % ) " "Info: Total cell delay = 2.269 ns ( 33.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.433 ns ( 66.14 % ) " "Info: Total interconnect delay = 4.433 ns ( 66.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.702 ns" { inst12 inst13 spi_clk } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.702 ns" { inst12 {} inst13 {} spi_clk {} } { 0.000ns 1.366ns 3.067ns } { 0.000ns 0.390ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { spi_glob_clk inst24 inst27 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst12 {} } { 0.000ns 0.000ns 2.109ns 0.467ns 3.413ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.702 ns" { inst12 inst13 spi_clk } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.702 ns" { inst12 {} inst13 {} spi_clk {} } { 0.000ns 1.366ns 3.067ns } { 0.000ns 0.390ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Peak virtual memory: 124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 15:59:37 2016 " "Info: Processing ended: Fri Sep 23 15:59:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Info: Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
