\doxysection{RCC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structRCC__TypeDef}{}\label{structRCC__TypeDef}\index{RCC\_TypeDef@{RCC\_TypeDef}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a056687364a883b087fc5664830563cad}{ICSCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_ae6ff257862eba6b4b367feea786bf1fd}{PLLCFGR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a197c5ad92b90b5d78ebb04f072983c14}{CIER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_af7b2383b3d5fbc21e7356b6cbefc2c0f}{CIFR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a543aa341a8ebd0ea0c03b89bf0beceff}{CICR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a46c20c598e9e12f919f0ea47ebcbc90f}{AHB1\+RSTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a78a5aa9dd5694c48a7d8e66888a46450}{AHB2\+RSTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a28560c5bfeb45326ea7f2019dba57bea}{AHB3\+RSTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_af2b40c5e36a5e861490988275499e158}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a237a692a156e19b3becf8fc97ff0f584}{APB1\+RSTR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a652b0e9556d58102277cd30ae6559382}{APB1\+RSTR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_ab2c5389c9ff4ac188cd498b8f7170968}{APB2\+RSTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a93996406d26cc7fafe69c7c1f56b27c2}{APB3\+RSTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a1e9c75b06c99d0611535f38c7b4aa845}{AHB1\+ENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a5e92ed32c33c92e7ebf6919400ad535b}{AHB2\+ENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_acdaa650fcd63730825479f6e8f70d4c0}{AHB3\+ENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a79b5aff2202e70906b3ac0a0e3ecfa98}{APB1\+ENR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_af84d22cd2c07c0a4b4d37f8cc8ba856d}{APB1\+ENR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_acc7bb47dddd2d94de124f74886d919be}{APB2\+ENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a856a6f67bf8f310ec5c6d1bf75521881}{APB3\+ENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_ad8423b2da6edd95c40655f31a39b5d63}{AHB1\+SMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_aaf0a001d3f29b6edcc69182a77f8c9a9}{AHB2\+SMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a959e3c2e6f3e6327d47d2f70af1d6922}{AHB3\+SMENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_adadeee103cf937f548f7f922eb305e97}{APB1\+SMENR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a0b86632e083b14cd70083eb2af0dd29e}{APB1\+SMENR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a4484a5d1f02025926b62dcc5e0311bb0}{APB2\+SMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a00801d5faa4a35f68199f3cac3847bfb}{APB3\+SMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a04dc454e176d50a3a5918b2095880924}{CCIPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a540dca302294444f48c31655a7496a3a}{RESERVED6}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a52a0a0e8dbeba9354c98845e2c8314af}{RESERVED7}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a4825892582e4d544f3874244c4ba84f5}{EXTCFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_ac800fcc2efbfe3284eee64857074dbee}{RESERVED8}} \mbox{[}15\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_ab2b346b27e669f0ff83ad94abaccf22b}{C2\+AHB1\+ENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a1a5e68965cb3e02c2b611eb6bcc2f1bd}{C2\+AHB2\+ENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a863f87e1dd68ddf388a72e73200cb9a1}{C2\+AHB3\+ENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_ad5e6ea0a37a7f654716cd4036ad9d54a}{RESERVED9}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_ae7ec8dbf145ff5aca8ca1615b7a8ab72}{C2\+APB1\+ENR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a95eee285ca5d5d52f478c999d3576441}{C2\+APB1\+ENR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a841a7bb4d613adba6ae8a65f3451f14a}{C2\+APB2\+ENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a2952fe1c77d143f96c8a5c97b4c0d3be}{C2\+APB3\+ENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_afbf0daf78e1938f18549e9fba27decf3}{C2\+AHB1\+SMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a452c6551af910a8fd8892e7e45b20824}{C2\+AHB2\+SMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_adfe8e91573bd68465b9b772e3d46024c}{C2\+AHB3\+SMENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a7c173f2fa5c4ef64aafebcccaebf05fd}{RESERVED10}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a41222aba7f47f3e85cea55f2af225857}{C2\+APB1\+SMENR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a3fe12618b6c53aa080ffffa1cab2a594}{C2\+APB1\+SMENR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_a14a0dbd0c41659c5f8d901efdc2def02}{C2\+APB2\+SMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRCC__TypeDef_aa24cc8efa24dca7e4ce6f180580c7299}{C2\+APB3\+SMENR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Reset and Clock Control. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00655}{655}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structRCC__TypeDef_a1e9c75b06c99d0611535f38c7b4aa845}\label{structRCC__TypeDef_a1e9c75b06c99d0611535f38c7b4aa845} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1ENR@{AHB1ENR}}
\index{AHB1ENR@{AHB1ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1ENR}{AHB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB1\+ENR}

RCC AHB1 peripheral clocks enable register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00675}{675}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a46c20c598e9e12f919f0ea47ebcbc90f}\label{structRCC__TypeDef_a46c20c598e9e12f919f0ea47ebcbc90f} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1RSTR@{AHB1RSTR}}
\index{AHB1RSTR@{AHB1RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1RSTR}{AHB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB1\+RSTR}

RCC AHB1 peripheral reset register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00667}{667}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_ad8423b2da6edd95c40655f31a39b5d63}\label{structRCC__TypeDef_ad8423b2da6edd95c40655f31a39b5d63} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1SMENR@{AHB1SMENR}}
\index{AHB1SMENR@{AHB1SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1SMENR}{AHB1SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB1\+SMENR}

RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset\+: 0x68 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00683}{683}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a5e92ed32c33c92e7ebf6919400ad535b}\label{structRCC__TypeDef_a5e92ed32c33c92e7ebf6919400ad535b} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2ENR@{AHB2ENR}}
\index{AHB2ENR@{AHB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2ENR}{AHB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB2\+ENR}

RCC AHB2 peripheral clocks enable register, Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00676}{676}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a78a5aa9dd5694c48a7d8e66888a46450}\label{structRCC__TypeDef_a78a5aa9dd5694c48a7d8e66888a46450} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2RSTR@{AHB2RSTR}}
\index{AHB2RSTR@{AHB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2RSTR}{AHB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB2\+RSTR}

RCC AHB2 peripheral reset register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00668}{668}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_aaf0a001d3f29b6edcc69182a77f8c9a9}\label{structRCC__TypeDef_aaf0a001d3f29b6edcc69182a77f8c9a9} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2SMENR@{AHB2SMENR}}
\index{AHB2SMENR@{AHB2SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2SMENR}{AHB2SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB2\+SMENR}

RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset\+: 0x6C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00684}{684}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_acdaa650fcd63730825479f6e8f70d4c0}\label{structRCC__TypeDef_acdaa650fcd63730825479f6e8f70d4c0} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3ENR@{AHB3ENR}}
\index{AHB3ENR@{AHB3ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3ENR}{AHB3ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB3\+ENR}

RCC AHB3 peripheral clocks enable register, Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00677}{677}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a28560c5bfeb45326ea7f2019dba57bea}\label{structRCC__TypeDef_a28560c5bfeb45326ea7f2019dba57bea} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3RSTR@{AHB3RSTR}}
\index{AHB3RSTR@{AHB3RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3RSTR}{AHB3RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB3\+RSTR}

RCC AHB3 peripheral reset register, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00669}{669}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a959e3c2e6f3e6327d47d2f70af1d6922}\label{structRCC__TypeDef_a959e3c2e6f3e6327d47d2f70af1d6922} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3SMENR@{AHB3SMENR}}
\index{AHB3SMENR@{AHB3SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3SMENR}{AHB3SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AHB3\+SMENR}

RCC AHB3 \& AHB4 peripheral clocks enable in sleep and stop modes register, Address offset\+: 0x70 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00685}{685}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a79b5aff2202e70906b3ac0a0e3ecfa98}\label{structRCC__TypeDef_a79b5aff2202e70906b3ac0a0e3ecfa98} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1ENR1@{APB1ENR1}}
\index{APB1ENR1@{APB1ENR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1ENR1}{APB1ENR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+ENR1}

RCC APB1 peripheral clocks enable register 1, Address offset\+: 0x58 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00679}{679}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_af84d22cd2c07c0a4b4d37f8cc8ba856d}\label{structRCC__TypeDef_af84d22cd2c07c0a4b4d37f8cc8ba856d} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1ENR2@{APB1ENR2}}
\index{APB1ENR2@{APB1ENR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1ENR2}{APB1ENR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+ENR2}

RCC APB1 peripheral clocks enable register 2, Address offset\+: 0x5C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00680}{680}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a237a692a156e19b3becf8fc97ff0f584}\label{structRCC__TypeDef_a237a692a156e19b3becf8fc97ff0f584} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1RSTR1@{APB1RSTR1}}
\index{APB1RSTR1@{APB1RSTR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1RSTR1}{APB1RSTR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+RSTR1}

RCC APB1 peripheral reset register 1, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00671}{671}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a652b0e9556d58102277cd30ae6559382}\label{structRCC__TypeDef_a652b0e9556d58102277cd30ae6559382} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1RSTR2@{APB1RSTR2}}
\index{APB1RSTR2@{APB1RSTR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1RSTR2}{APB1RSTR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+RSTR2}

RCC APB1 peripheral reset register 2, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00672}{672}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_adadeee103cf937f548f7f922eb305e97}\label{structRCC__TypeDef_adadeee103cf937f548f7f922eb305e97} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1SMENR1@{APB1SMENR1}}
\index{APB1SMENR1@{APB1SMENR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1SMENR1}{APB1SMENR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+SMENR1}

RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset\+: 0x78 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00687}{687}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a0b86632e083b14cd70083eb2af0dd29e}\label{structRCC__TypeDef_a0b86632e083b14cd70083eb2af0dd29e} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1SMENR2@{APB1SMENR2}}
\index{APB1SMENR2@{APB1SMENR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1SMENR2}{APB1SMENR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+SMENR2}

RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset\+: 0x7C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00688}{688}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_acc7bb47dddd2d94de124f74886d919be}\label{structRCC__TypeDef_acc7bb47dddd2d94de124f74886d919be} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2ENR}{APB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+ENR}

RCC APB2 peripheral clocks enable register, Address offset\+: 0x60 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00681}{681}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_ab2c5389c9ff4ac188cd498b8f7170968}\label{structRCC__TypeDef_ab2c5389c9ff4ac188cd498b8f7170968} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2RSTR}{APB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+RSTR}

RCC APB2 peripheral reset register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00673}{673}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a4484a5d1f02025926b62dcc5e0311bb0}\label{structRCC__TypeDef_a4484a5d1f02025926b62dcc5e0311bb0} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2SMENR@{APB2SMENR}}
\index{APB2SMENR@{APB2SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2SMENR}{APB2SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+SMENR}

RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset\+: 0x80 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00689}{689}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a856a6f67bf8f310ec5c6d1bf75521881}\label{structRCC__TypeDef_a856a6f67bf8f310ec5c6d1bf75521881} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB3ENR@{APB3ENR}}
\index{APB3ENR@{APB3ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB3ENR}{APB3ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB3\+ENR}

RCC APB3 peripheral clocks enable register, Address offset\+: 0x64 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00682}{682}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a93996406d26cc7fafe69c7c1f56b27c2}\label{structRCC__TypeDef_a93996406d26cc7fafe69c7c1f56b27c2} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB3RSTR@{APB3RSTR}}
\index{APB3RSTR@{APB3RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB3RSTR}{APB3RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB3\+RSTR}

RCC APB3 peripheral reset register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00674}{674}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a00801d5faa4a35f68199f3cac3847bfb}\label{structRCC__TypeDef_a00801d5faa4a35f68199f3cac3847bfb} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB3SMENR@{APB3SMENR}}
\index{APB3SMENR@{APB3SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB3SMENR}{APB3SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB3\+SMENR}

RCC APB3 peripheral clocks enable in sleep mode and stop modes register, Address offset\+: 0x84 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00690}{690}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a0b9a3ced775287c8585a6a61af4b40e9}\label{structRCC__TypeDef_a0b9a3ced775287c8585a6a61af4b40e9} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BDCR}

RCC Backup Domain Control Register, Address offset\+: 0x90 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00693}{693}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_ab2b346b27e669f0ff83ad94abaccf22b}\label{structRCC__TypeDef_ab2b346b27e669f0ff83ad94abaccf22b} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2AHB1ENR@{C2AHB1ENR}}
\index{C2AHB1ENR@{C2AHB1ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2AHB1ENR}{C2AHB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+AHB1\+ENR}

RRCC AHB1 peripheral CPU2 clocks enable register, Address offset\+: 0x148 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00698}{698}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_afbf0daf78e1938f18549e9fba27decf3}\label{structRCC__TypeDef_afbf0daf78e1938f18549e9fba27decf3} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2AHB1SMENR@{C2AHB1SMENR}}
\index{C2AHB1SMENR@{C2AHB1SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2AHB1SMENR}{C2AHB1SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+AHB1\+SMENR}

RCC AHB1 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset\+: 0x168 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00706}{706}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a1a5e68965cb3e02c2b611eb6bcc2f1bd}\label{structRCC__TypeDef_a1a5e68965cb3e02c2b611eb6bcc2f1bd} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2AHB2ENR@{C2AHB2ENR}}
\index{C2AHB2ENR@{C2AHB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2AHB2ENR}{C2AHB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+AHB2\+ENR}

RCC AHB2 peripheral CPU2 clocks enable register, Address offset\+: 0x14C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00699}{699}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a452c6551af910a8fd8892e7e45b20824}\label{structRCC__TypeDef_a452c6551af910a8fd8892e7e45b20824} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2AHB2SMENR@{C2AHB2SMENR}}
\index{C2AHB2SMENR@{C2AHB2SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2AHB2SMENR}{C2AHB2SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+AHB2\+SMENR}

RCC AHB2 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset\+: 0x16C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00707}{707}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a863f87e1dd68ddf388a72e73200cb9a1}\label{structRCC__TypeDef_a863f87e1dd68ddf388a72e73200cb9a1} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2AHB3ENR@{C2AHB3ENR}}
\index{C2AHB3ENR@{C2AHB3ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2AHB3ENR}{C2AHB3ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+AHB3\+ENR}

RCC AHB3 \& AHB4 peripheral CPU2 clocks enable register,, Address offset\+: 0x150 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00700}{700}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_adfe8e91573bd68465b9b772e3d46024c}\label{structRCC__TypeDef_adfe8e91573bd68465b9b772e3d46024c} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2AHB3SMENR@{C2AHB3SMENR}}
\index{C2AHB3SMENR@{C2AHB3SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2AHB3SMENR}{C2AHB3SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+AHB3\+SMENR}

RCC AHB3 \& AHB4 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset\+: 0x170 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00708}{708}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_ae7ec8dbf145ff5aca8ca1615b7a8ab72}\label{structRCC__TypeDef_ae7ec8dbf145ff5aca8ca1615b7a8ab72} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2APB1ENR1@{C2APB1ENR1}}
\index{C2APB1ENR1@{C2APB1ENR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2APB1ENR1}{C2APB1ENR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+APB1\+ENR1}

RCC APB1 peripheral CPU2 clocks enable register 1, Address offset\+: 0x158 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00702}{702}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a95eee285ca5d5d52f478c999d3576441}\label{structRCC__TypeDef_a95eee285ca5d5d52f478c999d3576441} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2APB1ENR2@{C2APB1ENR2}}
\index{C2APB1ENR2@{C2APB1ENR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2APB1ENR2}{C2APB1ENR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+APB1\+ENR2}

RCC APB1 peripheral CPU2 clocks enable register 2, Address offset\+: 0x15C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00703}{703}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a41222aba7f47f3e85cea55f2af225857}\label{structRCC__TypeDef_a41222aba7f47f3e85cea55f2af225857} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2APB1SMENR1@{C2APB1SMENR1}}
\index{C2APB1SMENR1@{C2APB1SMENR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2APB1SMENR1}{C2APB1SMENR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+APB1\+SMENR1}

RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 1, Address offset\+: 0x178 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00710}{710}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a3fe12618b6c53aa080ffffa1cab2a594}\label{structRCC__TypeDef_a3fe12618b6c53aa080ffffa1cab2a594} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2APB1SMENR2@{C2APB1SMENR2}}
\index{C2APB1SMENR2@{C2APB1SMENR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2APB1SMENR2}{C2APB1SMENR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+APB1\+SMENR2}

RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 2, Address offset\+: 0x17C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00711}{711}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a841a7bb4d613adba6ae8a65f3451f14a}\label{structRCC__TypeDef_a841a7bb4d613adba6ae8a65f3451f14a} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2APB2ENR@{C2APB2ENR}}
\index{C2APB2ENR@{C2APB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2APB2ENR}{C2APB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+APB2\+ENR}

RCC APB2 peripheral CPU2 clocks enable register 1, Address offset\+: 0x160 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00704}{704}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a14a0dbd0c41659c5f8d901efdc2def02}\label{structRCC__TypeDef_a14a0dbd0c41659c5f8d901efdc2def02} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2APB2SMENR@{C2APB2SMENR}}
\index{C2APB2SMENR@{C2APB2SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2APB2SMENR}{C2APB2SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+APB2\+SMENR}

RCC APB2 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset\+: 0x180 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00712}{712}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a2952fe1c77d143f96c8a5c97b4c0d3be}\label{structRCC__TypeDef_a2952fe1c77d143f96c8a5c97b4c0d3be} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2APB3ENR@{C2APB3ENR}}
\index{C2APB3ENR@{C2APB3ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2APB3ENR}{C2APB3ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+APB3\+ENR}

RCC APB3 peripheral CPU2 clocks enable register 1, Address offset\+: 0x164 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00705}{705}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_aa24cc8efa24dca7e4ce6f180580c7299}\label{structRCC__TypeDef_aa24cc8efa24dca7e4ce6f180580c7299} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!C2APB3SMENR@{C2APB3SMENR}}
\index{C2APB3SMENR@{C2APB3SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2APB3SMENR}{C2APB3SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+APB3\+SMENR}

RCC APB3 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset\+: 0x184 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00713}{713}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a04dc454e176d50a3a5918b2095880924}\label{structRCC__TypeDef_a04dc454e176d50a3a5918b2095880924} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CCIPR@{CCIPR}}
\index{CCIPR@{CCIPR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCIPR}{CCIPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCIPR}

RCC Peripherals Clock Configuration Independent Register, Address offset\+: 0x88 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00691}{691}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{structRCC__TypeDef_a26f1e746ccbf9c9f67e7c60e61085ec1} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

RCC Clocks Configuration Register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00659}{659}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a543aa341a8ebd0ea0c03b89bf0beceff}\label{structRCC__TypeDef_a543aa341a8ebd0ea0c03b89bf0beceff} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CICR@{CICR}}
\index{CICR@{CICR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CICR}{CICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CICR}

RCC Clock Interrupt Clear Register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00665}{665}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a197c5ad92b90b5d78ebb04f072983c14}\label{structRCC__TypeDef_a197c5ad92b90b5d78ebb04f072983c14} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIER@{CIER}}
\index{CIER@{CIER}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIER}{CIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CIER}

RCC Clock Interrupt Enable Register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00663}{663}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_af7b2383b3d5fbc21e7356b6cbefc2c0f}\label{structRCC__TypeDef_af7b2383b3d5fbc21e7356b6cbefc2c0f} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIFR@{CIFR}}
\index{CIFR@{CIFR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIFR}{CIFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CIFR}

RCC Clock Interrupt Flag Register, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00664}{664}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structRCC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

RCC clock Control Register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00657}{657}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a876dd0a8546697065f406b7543e27af2}\label{structRCC__TypeDef_a876dd0a8546697065f406b7543e27af2} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

RCC Control and Status Register, Address offset\+: 0x94 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00694}{694}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a4825892582e4d544f3874244c4ba84f5}\label{structRCC__TypeDef_a4825892582e4d544f3874244c4ba84f5} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!EXTCFGR@{EXTCFGR}}
\index{EXTCFGR@{EXTCFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTCFGR}{EXTCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTCFGR}

RCC Extended Clock Recovery Register, Address offset\+: 0x108 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00696}{696}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a056687364a883b087fc5664830563cad}\label{structRCC__TypeDef_a056687364a883b087fc5664830563cad} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!ICSCR@{ICSCR}}
\index{ICSCR@{ICSCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICSCR}{ICSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICSCR}

RCC Internal Clock Sources Calibration Register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00658}{658}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_ae6ff257862eba6b4b367feea786bf1fd}\label{structRCC__TypeDef_ae6ff257862eba6b4b367feea786bf1fd} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!PLLCFGR@{PLLCFGR}}
\index{PLLCFGR@{PLLCFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PLLCFGR}{PLLCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PLLCFGR}

RCC System PLL configuration Register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00660}{660}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_af86c61a5d38a4fc9cef942a12744486b}\label{structRCC__TypeDef_af86c61a5d38a4fc9cef942a12744486b} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00661}{661}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}\label{structRCC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00662}{662}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a7c173f2fa5c4ef64aafebcccaebf05fd}\label{structRCC__TypeDef_a7c173f2fa5c4ef64aafebcccaebf05fd} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED10@{RESERVED10}}
\index{RESERVED10@{RESERVED10}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED10}{RESERVED10}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED10}

Reserved, ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00709}{709}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}\label{structRCC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00666}{666}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_af2b40c5e36a5e861490988275499e158}\label{structRCC__TypeDef_af2b40c5e36a5e861490988275499e158} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00670}{670}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}\label{structRCC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}

Reserved, Address offset\+: 0x54 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00678}{678}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_adb4bebbe6b0ac5c1518bc6efb1086fd9}\label{structRCC__TypeDef_adb4bebbe6b0ac5c1518bc6efb1086fd9} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}

Reserved, Address offset\+: 0x74 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00686}{686}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a540dca302294444f48c31655a7496a3a}\label{structRCC__TypeDef_a540dca302294444f48c31655a7496a3a} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6}

Reserved, Address offset\+: 0x8C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00692}{692}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_a52a0a0e8dbeba9354c98845e2c8314af}\label{structRCC__TypeDef_a52a0a0e8dbeba9354c98845e2c8314af} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED7\mbox{[}28\mbox{]}}

Reserved, Address offset\+: 0x98-\/0x104 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00695}{695}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_ac800fcc2efbfe3284eee64857074dbee}\label{structRCC__TypeDef_ac800fcc2efbfe3284eee64857074dbee} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED8\mbox{[}15\mbox{]}}

Reserved, Address offset\+: 0x10\+C-\/0x144 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00697}{697}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRCC__TypeDef_ad5e6ea0a37a7f654716cd4036ad9d54a}\label{structRCC__TypeDef_ad5e6ea0a37a7f654716cd4036ad9d54a} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED9}

Reserved, Address offset\+: 0x154 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00701}{701}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
