Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct  7 11:50:03 2024
| Host         : ECEB-3022-16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   59          
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.155        0.000                      0                  637        0.091        0.000                      0                  637        3.750        0.000                       0                   239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.155        0.000                      0                  637        0.091        0.000                      0                  637        3.750        0.000                       0                   239  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 2.621ns (33.545%)  route 5.192ns (66.455%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.606     5.114    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  slc3/cpu/ir_reg/data_q_reg[6]/Q
                         net (fo=10, routed)          0.817     6.387    slc3/cpu/ir_reg/Q[6]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     7.667    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.791 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     8.586    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     8.738 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     9.327    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     9.675 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.675    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.225 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.225    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.538 f  slc3/cpu/alu1_out_carry__2/O[3]
                         net (fo=2, routed)           0.307    10.845    slc3/cpu/cpu_control/alu1_out[15]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.306    11.151 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=6, routed)           0.671    11.822    slc3/cpu/cpu_control/databus[15]
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124    11.946 f  slc3/cpu/cpu_control/data_q[0]_i_3/O
                         net (fo=2, routed)           0.857    12.803    slc3/cpu/cpu_control/data_q[0]_i_3_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.124    12.927 r  slc3/cpu/cpu_control/data_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.927    slc3/cpu/nzp_logic/reg_z/p_0_out
    SLICE_X5Y75          FDRE                                         r  slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.490    14.819    slc3/cpu/nzp_logic/reg_z/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/C
                         clock pessimism              0.270    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X5Y75          FDRE (Setup_fdre_C_D)        0.029    15.082    slc3/cpu/nzp_logic/reg_z/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 2.523ns (32.781%)  route 5.174ns (67.219%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.606     5.114    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  slc3/cpu/ir_reg/data_q_reg[6]/Q
                         net (fo=10, routed)          0.817     6.387    slc3/cpu/ir_reg/Q[6]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     7.667    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.791 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     8.586    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     8.738 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     9.327    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     9.675 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.675    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.225 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.225    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.447 r  slc3/cpu/alu1_out_carry__2/O[0]
                         net (fo=2, routed)           0.330    10.777    slc3/cpu/cpu_control/alu1_out[12]
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.299    11.076 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_2/O
                         net (fo=6, routed)           0.627    11.703    slc3/cpu/cpu_control/databus[12]
    SLICE_X5Y76          LUT4 (Prop_lut4_I2_O)        0.124    11.826 r  slc3/cpu/cpu_control/data_q[0]_i_5/O
                         net (fo=2, routed)           0.860    12.686    slc3/cpu/cpu_control/data_q[0]_i_5_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124    12.810 r  slc3/cpu/cpu_control/data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.810    slc3/cpu/nzp_logic/reg_p/p
    SLICE_X5Y75          FDRE                                         r  slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.490    14.819    slc3/cpu/nzp_logic/reg_p/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/C
                         clock pessimism              0.270    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X5Y75          FDRE (Setup_fdre_C_D)        0.031    15.084    slc3/cpu/nzp_logic/reg_p/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 2.275ns (32.678%)  route 4.687ns (67.322%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.606     5.114    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  slc3/cpu/ir_reg/data_q_reg[6]/Q
                         net (fo=10, routed)          0.817     6.387    slc3/cpu/ir_reg/Q[6]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     7.667    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.791 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     8.586    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     8.738 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     9.327    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     9.675 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.675    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.225 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.225    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.447 r  slc3/cpu/alu1_out_carry__2/O[0]
                         net (fo=2, routed)           0.330    10.777    slc3/cpu/cpu_control/alu1_out[12]
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.299    11.076 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_2/O
                         net (fo=6, routed)           1.000    12.076    slc3/cpu/ir_reg/D[12]
    SLICE_X1Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.495    14.824    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]/C
                         clock pessimism              0.257    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X1Y77          FDRE (Setup_fdre_C_D)       -0.105    14.940    slc3/cpu/ir_reg/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 2.391ns (34.462%)  route 4.547ns (65.538%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.606     5.114    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  slc3/cpu/ir_reg/data_q_reg[6]/Q
                         net (fo=10, routed)          0.817     6.387    slc3/cpu/ir_reg/Q[6]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     7.667    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.791 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     8.586    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     8.738 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     9.327    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     9.675 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.675    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.225 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.225    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.559 r  slc3/cpu/alu1_out_carry__2/O[1]
                         net (fo=2, routed)           0.317    10.876    slc3/cpu/cpu_control/alu1_out[13]
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.303    11.179 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_1/O
                         net (fo=6, routed)           0.873    12.052    slc3/cpu/ir_reg/D[13]
    SLICE_X1Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.495    14.824    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C
                         clock pessimism              0.257    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X1Y77          FDRE (Setup_fdre_C_D)       -0.105    14.940    slc3/cpu/ir_reg/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MAR/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 2.295ns (33.020%)  route 4.655ns (66.980%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.606     5.114    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  slc3/cpu/ir_reg/data_q_reg[6]/Q
                         net (fo=10, routed)          0.817     6.387    slc3/cpu/ir_reg/Q[6]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     7.667    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.791 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     8.586    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     8.738 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     9.327    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     9.675 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.675    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.225 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.225    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.464 r  slc3/cpu/alu1_out_carry__2/O[2]
                         net (fo=2, routed)           0.498    10.962    slc3/cpu/cpu_control/alu1_out[14]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.302    11.264 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_4/O
                         net (fo=7, routed)           0.800    12.064    slc3/cpu/MAR/databus[14]
    SLICE_X7Y75          FDRE                                         r  slc3/cpu/MAR/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.490    14.819    slc3/cpu/MAR/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  slc3/cpu/MAR/data_q_reg[14]/C
                         clock pessimism              0.270    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)       -0.081    14.972    slc3/cpu/MAR/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 2.295ns (33.625%)  route 4.530ns (66.375%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.606     5.114    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  slc3/cpu/ir_reg/data_q_reg[6]/Q
                         net (fo=10, routed)          0.817     6.387    slc3/cpu/ir_reg/Q[6]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     7.667    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.791 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     8.586    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     8.738 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     9.327    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     9.675 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.675    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.225 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.225    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.464 r  slc3/cpu/alu1_out_carry__2/O[2]
                         net (fo=2, routed)           0.498    10.962    slc3/cpu/cpu_control/alu1_out[14]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.302    11.264 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_4/O
                         net (fo=7, routed)           0.675    11.939    slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/DIB0
    SLICE_X2Y77          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.495    14.824    slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/WCLK
    SLICE_X2Y77          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMB/CLK
                         clock pessimism              0.257    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X2Y77          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.860    slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 2.391ns (35.455%)  route 4.353ns (64.545%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.606     5.114    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  slc3/cpu/ir_reg/data_q_reg[6]/Q
                         net (fo=10, routed)          0.817     6.387    slc3/cpu/ir_reg/Q[6]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     7.667    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.791 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     8.586    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     8.738 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     9.327    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     9.675 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.675    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.225 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.225    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.559 r  slc3/cpu/alu1_out_carry__2/O[1]
                         net (fo=2, routed)           0.317    10.876    slc3/cpu/cpu_control/alu1_out[13]
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.303    11.179 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_1/O
                         net (fo=6, routed)           0.679    11.858    slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/DIA1
    SLICE_X2Y77          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.495    14.824    slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/WCLK
    SLICE_X2Y77          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMA_D1/CLK
                         clock pessimism              0.257    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X2Y77          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.787    slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 2.086ns (30.572%)  route 4.737ns (69.428%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.606     5.114    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  slc3/cpu/ir_reg/data_q_reg[6]/Q
                         net (fo=10, routed)          0.817     6.387    slc3/cpu/ir_reg/Q[6]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     7.667    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.791 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     8.586    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     8.738 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     9.327    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     9.675 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.675    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.255 r  slc3/cpu/alu1_out_carry__1/O[2]
                         net (fo=2, routed)           0.654    10.909    slc3/cpu/cpu_control/alu1_out[10]
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.302    11.211 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_6/O
                         net (fo=6, routed)           0.726    11.937    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/DIC0
    SLICE_X2Y76          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.494    14.823    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/WCLK
    SLICE_X2Y76          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMC/CLK
                         clock pessimism              0.257    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X2Y76          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.869    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 2.150ns (31.306%)  route 4.718ns (68.694%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.606     5.114    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  slc3/cpu/ir_reg/data_q_reg[6]/Q
                         net (fo=10, routed)          0.817     6.387    slc3/cpu/ir_reg/Q[6]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     7.667    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.791 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     8.586    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     8.738 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     9.327    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     9.675 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.675    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.315 r  slc3/cpu/alu1_out_carry__1/O[3]
                         net (fo=2, routed)           0.320    10.635    slc3/cpu/cpu_control/alu1_out[11]
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.306    10.941 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_5/O
                         net (fo=8, routed)           1.040    11.981    slc3/cpu/ir_reg/D[11]
    SLICE_X0Y78          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.497    14.826    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
                         clock pessimism              0.257    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)       -0.105    14.942    slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MAR/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 2.391ns (34.837%)  route 4.472ns (65.163%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 14.752 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.606     5.114    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  slc3/cpu/ir_reg/data_q_reg[6]/Q
                         net (fo=10, routed)          0.817     6.387    slc3/cpu/ir_reg/Q[6]
    SLICE_X3Y77          LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     7.667    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.791 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     8.586    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     8.738 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     9.327    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     9.675 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.675    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.225 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.225    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.559 r  slc3/cpu/alu1_out_carry__2/O[1]
                         net (fo=2, routed)           0.317    10.876    slc3/cpu/cpu_control/alu1_out[13]
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.303    11.179 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_1/O
                         net (fo=6, routed)           0.798    11.977    slc3/cpu/MAR/databus[13]
    SLICE_X8Y75          FDRE                                         r  slc3/cpu/MAR/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.423    14.752    slc3/cpu/MAR/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  slc3/cpu/MAR/data_q_reg[13]/C
                         clock pessimism              0.257    15.009    
                         clock uncertainty           -0.035    14.973    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)       -0.031    14.942    slc3/cpu/MAR/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  2.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.930%)  route 0.258ns (58.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.554     1.422    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  slc3/cpu/MDR/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  slc3/cpu/MDR/data_q_reg[7]/Q
                         net (fo=3, routed)           0.150     1.713    mem_subsystem/init_ram/Q[7]
    SLICE_X9Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.758 r  mem_subsystem/init_ram/sram0_i_20/O
                         net (fo=1, routed)           0.108     1.866    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.864     1.978    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.479    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.775    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.810%)  route 0.330ns (61.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.555     1.423    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  slc3/cpu/MDR/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164     1.587 r  slc3/cpu/MDR/data_q_reg[13]/Q
                         net (fo=3, routed)           0.168     1.755    mem_subsystem/init_ram/Q[13]
    SLICE_X9Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.800 r  mem_subsystem/init_ram/sram0_i_14/O
                         net (fo=1, routed)           0.161     1.962    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.864     1.978    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.499    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.795    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sw_sync[12]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[12]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.560     1.428    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  sw_sync[12]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  sw_sync[12]/ff_reg/Q
                         net (fo=1, routed)           0.116     1.686    sw_sync[12]/ff_reg_n_0
    SLICE_X10Y86         FDRE                                         r  sw_sync[12]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.828     1.942    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  sw_sync[12]/q_reg/C
                         clock pessimism             -0.501     1.441    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.059     1.500    sw_sync[12]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.238%)  route 0.324ns (60.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.579     1.447    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  slc3/cpu/MDR/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  slc3/cpu/MDR/data_q_reg[6]/Q
                         net (fo=3, routed)           0.061     1.673    mem_subsystem/init_ram/Q[6]
    SLICE_X7Y76          LUT4 (Prop_lut4_I3_O)        0.045     1.718 r  mem_subsystem/init_ram/sram0_i_21/O
                         net (fo=1, routed)           0.262     1.980    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.864     1.978    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.499    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.795    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.554     1.422    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  button_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.148     1.570 r  button_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.644    button_sync[2]/ff2
    SLICE_X12Y78         LUT4 (Prop_lut4_I1_O)        0.098     1.742 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.742    button_sync[2]/q_i_1__1_n_0
    SLICE_X12Y78         FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.822     1.935    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.513     1.422    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.120     1.542    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.552     1.420    button_sync[1]/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.128     1.548 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.069     1.617    button_sync[1]/ff1
    SLICE_X11Y76         LUT4 (Prop_lut4_I2_O)        0.099     1.716 r  button_sync[1]/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.716    button_sync[1]/q_i_1__0_n_0
    SLICE_X11Y76         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.818     1.932    button_sync[1]/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.512     1.420    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.091     1.511    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 button_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.934%)  route 0.119ns (42.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.554     1.422    button_sync[2]/clk_IBUF_BUFG
    SLICE_X14Y78         FDRE                                         r  button_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  button_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.119     1.705    button_sync[2]/ff1
    SLICE_X12Y78         FDRE                                         r  button_sync[2]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.822     1.935    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  button_sync[2]/ff2_reg/C
                         clock pessimism             -0.499     1.436    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.060     1.496    button_sync[2]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.856%)  route 0.374ns (64.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.554     1.422    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  slc3/cpu/MDR/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  slc3/cpu/MDR/data_q_reg[11]/Q
                         net (fo=3, routed)           0.148     1.735    mem_subsystem/init_ram/Q[11]
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.045     1.780 r  mem_subsystem/init_ram/sram0_i_16/O
                         net (fo=1, routed)           0.226     2.005    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.864     1.978    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.499    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.795    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.258%)  route 0.352ns (62.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.556     1.424    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  slc3/cpu/MDR/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  slc3/cpu/MDR/data_q_reg[14]/Q
                         net (fo=3, routed)           0.187     1.776    mem_subsystem/init_ram/Q[14]
    SLICE_X8Y80          LUT4 (Prop_lut4_I3_O)        0.045     1.821 r  mem_subsystem/init_ram/sram0_i_13/O
                         net (fo=1, routed)           0.165     1.985    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.864     1.978    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.479    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.775    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.413%)  route 0.137ns (45.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.582     1.450    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  slc3/cpu/MDR/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  slc3/cpu/MDR/data_q_reg[15]/Q
                         net (fo=3, routed)           0.137     1.752    slc3/io_bridge/Q[15]
    SLICE_X7Y78          FDRE                                         r  slc3/io_bridge/hex_display_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.850     1.963    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  slc3/io_bridge/hex_display_reg[15]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.072     1.535    slc3/io_bridge/hex_display_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y69   button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y71   button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y71   button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y72   button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y72   button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y72   button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y75    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.375ns  (logic 3.930ns (31.754%)  route 8.446ns (68.246%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.539     5.047    button_sync[0]/clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.518     5.565 r  button_sync[0]/q_reg/Q
                         net (fo=149, routed)         2.235     7.800    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X6Y81          LUT3 (Prop_lut3_I2_O)        0.124     7.924 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           1.166     9.090    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.124     9.214 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.171     9.385    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_5_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     9.509 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.116    10.625    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_2_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    10.749 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.758    14.506    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    17.422 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.422    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.207ns  (logic 4.157ns (34.053%)  route 8.050ns (65.947%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.539     5.047    button_sync[0]/clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.518     5.565 r  button_sync[0]/q_reg/Q
                         net (fo=149, routed)         2.235     7.800    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X6Y81          LUT3 (Prop_lut3_I2_O)        0.124     7.924 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           1.067     8.990    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_2_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.150     9.140 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.436     9.577    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.326     9.903 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.804    10.707    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124    10.831 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.508    14.339    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    17.253 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.253    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.194ns  (logic 3.931ns (32.240%)  route 8.262ns (67.760%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.539     5.047    button_sync[0]/clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.518     5.565 r  button_sync[0]/q_reg/Q
                         net (fo=149, routed)         2.235     7.800    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X6Y81          LUT3 (Prop_lut3_I2_O)        0.124     7.924 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           1.176     9.100    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.124     9.224 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.407     9.631    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_5_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.755 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.877    10.632    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.567    14.323    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    17.241 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.241    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.748ns  (logic 3.892ns (33.132%)  route 7.856ns (66.868%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.539     5.047    button_sync[0]/clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.518     5.565 r  button_sync[0]/q_reg/Q
                         net (fo=149, routed)         2.235     7.800    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X6Y81          LUT3 (Prop_lut3_I2_O)        0.124     7.924 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           1.067     8.990    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_2_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124     9.114 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.669     9.783    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_5_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.907 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.159    10.066    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124    10.190 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.727    13.917    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    16.795 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.795    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.717ns  (logic 4.180ns (35.679%)  route 7.536ns (64.321%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.539     5.047    button_sync[0]/clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.518     5.565 r  button_sync[0]/q_reg/Q
                         net (fo=149, routed)         2.235     7.800    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X6Y81          LUT3 (Prop_lut3_I2_O)        0.124     7.924 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           1.166     9.090    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.152     9.242 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.611     9.853    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.348    10.201 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.568    10.769    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.956    13.849    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    16.763 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.763    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.606ns  (logic 4.153ns (35.784%)  route 7.453ns (64.216%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.539     5.047    button_sync[0]/clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.518     5.565 r  button_sync[0]/q_reg/Q
                         net (fo=149, routed)         2.235     7.800    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X6Y81          LUT3 (Prop_lut3_I2_O)        0.124     7.924 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           1.176     9.100    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X6Y77          LUT5 (Prop_lut5_I0_O)        0.150     9.250 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.452     9.702    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.328    10.030 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.609    10.639    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.124    10.763 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.980    13.744    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    16.653 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.653    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.821ns  (logic 3.954ns (36.537%)  route 6.867ns (63.463%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.612     5.120    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=12, routed)          2.006     7.582    slc3/cpu/ir_reg/Q[9]
    SLICE_X2Y73          LUT4 (Prop_lut4_I2_O)        0.146     7.728 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.609     8.337    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.328     8.665 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.670     9.335    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_3_n_0
    SLICE_X2Y72          LUT4 (Prop_lut4_I3_O)        0.124     9.459 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.582    13.041    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    15.941 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.941    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.686ns  (logic 3.726ns (34.862%)  route 6.961ns (65.138%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.609     5.117    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.573 r  slc3/cpu/ir_reg/data_q_reg[13]/Q
                         net (fo=13, routed)          1.716     7.289    slc3/cpu/ir_reg/Q[13]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.124     7.413 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.664     8.077    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     8.201 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.797     8.998    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y71          LUT4 (Prop_lut4_I1_O)        0.124     9.122 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.784    12.906    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    15.803 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.803    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_display_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.556ns  (logic 4.215ns (39.925%)  route 6.342ns (60.075%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.609     5.117    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  slc3/io_bridge/hex_display_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.456     5.573 r  slc3/io_bridge/hex_display_reg[12]/Q
                         net (fo=7, routed)           1.090     6.663    slc3/io_bridge/hex_display_reg_n_0_[12]
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.152     6.815 r  slc3/io_bridge/hex_seg_left_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.962     7.777    slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_1_1
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.348     8.125 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.736     8.861    slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_2_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I1_O)        0.150     9.011 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.554    12.565    hex_seg_left_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.109    15.673 r  hex_seg_left_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.673    hex_seg_left[5]
    D6                                                                r  hex_seg_left[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_display_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.135ns  (logic 4.224ns (41.674%)  route 5.911ns (58.326%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.606     5.114    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  slc3/io_bridge/hex_display_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  slc3/io_bridge/hex_display_reg[11]/Q
                         net (fo=7, routed)           0.835     6.405    slc3/io_bridge/hex_display_reg_n_0_[11]
    SLICE_X7Y77          LUT4 (Prop_lut4_I0_O)        0.152     6.557 f  slc3/io_bridge/hex_seg_left_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.662     7.219    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_1_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.332     7.551 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.210     8.761    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_3_n_0
    SLICE_X6Y81          LUT4 (Prop_lut4_I3_O)        0.152     8.913 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.204    12.117    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.132    15.249 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.249    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/mem_mem_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.581     1.449    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          0.109     1.699    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[1]
    SLICE_X1Y73          LUT3 (Prop_lut3_I2_O)        0.048     1.747 r  slc3/cpu/cpu_control/mem_mem_ena_reg_i_1/O
                         net (fo=2, routed)           0.000     1.747    slc3/cpu/cpu_control/mem_mem_ena_reg_i_1_n_0
    SLICE_X1Y73          LDCE                                         r  slc3/cpu/cpu_control/mem_mem_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/addr1mux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.806%)  route 0.220ns (54.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.581     1.449    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          0.109     1.699    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[1]
    SLICE_X1Y73          LUT3 (Prop_lut3_I0_O)        0.045     1.744 r  slc3/cpu/cpu_control/addr1mux_reg_i_1/O
                         net (fo=1, routed)           0.111     1.855    slc3/cpu/cpu_control/addr1mux_reg_i_1_n_0
    SLICE_X1Y74          LDCE                                         r  slc3/cpu/cpu_control/addr1mux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/sr1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.189ns (41.050%)  route 0.271ns (58.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.581     1.449    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          0.109     1.699    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[1]
    SLICE_X1Y73          LUT3 (Prop_lut3_I2_O)        0.048     1.747 r  slc3/cpu/cpu_control/mem_mem_ena_reg_i_1/O
                         net (fo=2, routed)           0.162     1.910    slc3/cpu/cpu_control/mem_mem_ena_reg_i_1_n_0
    SLICE_X3Y73          LDCE                                         r  slc3/cpu/cpu_control/sr1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/ld_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.186ns (34.188%)  route 0.358ns (65.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.581     1.449    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=25, routed)          0.236     1.827    slc3/cpu/cpu_control/state[3]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  slc3/cpu/cpu_control/ld_reg_reg_i_1/O
                         net (fo=1, routed)           0.122     1.993    slc3/cpu/cpu_control/ld_reg_reg_i_1_n_0
    SLICE_X0Y74          LDCE                                         r  slc3/cpu/cpu_control/ld_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/addr2mux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.186ns (30.873%)  route 0.416ns (69.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.580     1.448    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=26, routed)          0.244     1.834    slc3/cpu/cpu_control/state[2]
    SLICE_X1Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.879 r  slc3/cpu/cpu_control/addr2mux_reg[0]_i_1/O
                         net (fo=1, routed)           0.172     2.051    slc3/cpu/cpu_control/addr2mux_reg[0]_i_1_n_0
    SLICE_X1Y74          LDCE                                         r  slc3/cpu/cpu_control/addr2mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/dtr_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.190ns (29.061%)  route 0.464ns (70.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.581     1.449    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=25, routed)          0.236     1.827    slc3/cpu/cpu_control/state[3]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.049     1.876 r  slc3/cpu/cpu_control/dtr_reg_i_1/O
                         net (fo=1, routed)           0.228     2.103    slc3/cpu/cpu_control/dtr_reg_i_1_n_0
    SLICE_X2Y73          LDCE                                         r  slc3/cpu/cpu_control/dtr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/addr2mux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.189ns (24.024%)  route 0.598ns (75.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.580     1.448    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=24, routed)          0.204     1.793    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_0[2]
    SLICE_X1Y74          LUT3 (Prop_lut3_I2_O)        0.048     1.841 r  slc3/cpu/cpu_control/addr2mux_reg[1]_i_1/O
                         net (fo=1, routed)           0.394     2.235    slc3/cpu/cpu_control/addr2mux_reg[1]_i_1_n_0
    SLICE_X1Y74          LDCE                                         r  slc3/cpu/cpu_control/addr2mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.371ns (82.311%)  route 0.295ns (17.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.583     1.451    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  slc3/cpu/ir_reg/data_q_reg[12]/Q
                         net (fo=13, routed)          0.295     1.887    led_o_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         1.230     3.118 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.118    led_o[12]
    C18                                                               r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.366ns (80.212%)  route 0.337ns (19.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.583     1.451    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  slc3/cpu/ir_reg/data_q_reg[13]/Q
                         net (fo=13, routed)          0.337     1.929    led_o_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.154 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.154    led_o[13]
    D18                                                               r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.386ns (78.709%)  route 0.375ns (21.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.583     1.451    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=12, routed)          0.375     1.967    led_o_OBUF[9]
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.212 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.212    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           218 Endpoints
Min Delay           218 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.638ns  (logic 2.927ns (33.887%)  route 5.711ns (66.113%))
  Logic Levels:           10  (CARRY4=2 LDCE=1 LUT3=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X3Y73          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           1.335     2.097    slc3/cpu/ir_reg/sr1_select
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     3.377    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.501 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     4.296    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     4.448 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     5.038    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     5.386 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     5.386    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.936 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.936    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.249 f  slc3/cpu/alu1_out_carry__2/O[3]
                         net (fo=2, routed)           0.307     6.555    slc3/cpu/cpu_control/alu1_out[15]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.306     6.861 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=6, routed)           0.671     7.533    slc3/cpu/cpu_control/databus[15]
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.657 f  slc3/cpu/cpu_control/data_q[0]_i_3/O
                         net (fo=2, routed)           0.857     8.514    slc3/cpu/cpu_control/data_q[0]_i_3_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.124     8.638 r  slc3/cpu/cpu_control/data_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     8.638    slc3/cpu/nzp_logic/reg_z/p_0_out
    SLICE_X5Y75          FDRE                                         r  slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.490     4.819    slc3/cpu/nzp_logic/reg_z/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 2.829ns (33.201%)  route 5.692ns (66.799%))
  Logic Levels:           10  (CARRY4=2 LDCE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X3Y73          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           1.335     2.097    slc3/cpu/ir_reg/sr1_select
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     3.377    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.501 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     4.296    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     4.448 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     5.038    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     5.386 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     5.386    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.936 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.936    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.158 r  slc3/cpu/alu1_out_carry__2/O[0]
                         net (fo=2, routed)           0.330     6.487    slc3/cpu/cpu_control/alu1_out[12]
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.299     6.786 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_2/O
                         net (fo=6, routed)           0.627     7.413    slc3/cpu/cpu_control/databus[12]
    SLICE_X5Y76          LUT4 (Prop_lut4_I2_O)        0.124     7.537 r  slc3/cpu/cpu_control/data_q[0]_i_5/O
                         net (fo=2, routed)           0.860     8.397    slc3/cpu/cpu_control/data_q[0]_i_5_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  slc3/cpu/cpu_control/data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.521    slc3/cpu/nzp_logic/reg_p/p
    SLICE_X5Y75          FDRE                                         r  slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.490     4.819    slc3/cpu/nzp_logic/reg_p/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ir_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.786ns  (logic 2.581ns (33.149%)  route 5.205ns (66.851%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X3Y73          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           1.335     2.097    slc3/cpu/ir_reg/sr1_select
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     3.377    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.501 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     4.296    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     4.448 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     5.038    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     5.386 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     5.386    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.936 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.936    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.158 r  slc3/cpu/alu1_out_carry__2/O[0]
                         net (fo=2, routed)           0.330     6.487    slc3/cpu/cpu_control/alu1_out[12]
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.299     6.786 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_2/O
                         net (fo=6, routed)           1.000     7.786    slc3/cpu/ir_reg/D[12]
    SLICE_X1Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.495     4.824    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MAR/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.775ns  (logic 2.601ns (33.455%)  route 5.174ns (66.545%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X3Y73          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           1.335     2.097    slc3/cpu/ir_reg/sr1_select
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     3.377    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.501 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     4.296    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     4.448 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     5.038    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     5.386 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     5.386    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.936 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.936    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.175 r  slc3/cpu/alu1_out_carry__2/O[2]
                         net (fo=2, routed)           0.498     6.673    slc3/cpu/cpu_control/alu1_out[14]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.302     6.975 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_4/O
                         net (fo=7, routed)           0.800     7.775    slc3/cpu/MAR/databus[14]
    SLICE_X7Y75          FDRE                                         r  slc3/cpu/MAR/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.490     4.819    slc3/cpu/MAR/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  slc3/cpu/MAR/data_q_reg[14]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ir_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.762ns  (logic 2.697ns (34.744%)  route 5.065ns (65.256%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X3Y73          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           1.335     2.097    slc3/cpu/ir_reg/sr1_select
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     3.377    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.501 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     4.296    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     4.448 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     5.038    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     5.386 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     5.386    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.936 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.936    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.270 r  slc3/cpu/alu1_out_carry__2/O[1]
                         net (fo=2, routed)           0.317     6.586    slc3/cpu/cpu_control/alu1_out[13]
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.303     6.889 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_1/O
                         net (fo=6, routed)           0.873     7.762    slc3/cpu/ir_reg/D[13]
    SLICE_X1Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.495     4.824    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ir_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.741ns  (logic 2.601ns (33.602%)  route 5.140ns (66.398%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X3Y73          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           1.335     2.097    slc3/cpu/ir_reg/sr1_select
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     3.377    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.501 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     4.296    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     4.448 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     5.038    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     5.386 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     5.386    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.936 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.936    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.175 r  slc3/cpu/alu1_out_carry__2/O[2]
                         net (fo=2, routed)           0.498     6.673    slc3/cpu/cpu_control/alu1_out[14]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.302     6.975 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_4/O
                         net (fo=7, routed)           0.766     7.741    slc3/cpu/ir_reg/D[14]
    SLICE_X2Y74          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.492     4.821    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MAR/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.717ns  (logic 2.581ns (33.444%)  route 5.136ns (66.556%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X3Y73          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           1.335     2.097    slc3/cpu/ir_reg/sr1_select
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     3.377    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.501 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     4.296    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     4.448 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     5.038    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     5.386 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     5.386    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.936 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.936    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.158 r  slc3/cpu/alu1_out_carry__2/O[0]
                         net (fo=2, routed)           0.330     6.487    slc3/cpu/cpu_control/alu1_out[12]
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.299     6.786 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_2/O
                         net (fo=6, routed)           0.931     7.717    slc3/cpu/MAR/databus[12]
    SLICE_X6Y75          FDRE                                         r  slc3/cpu/MAR/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.490     4.819    slc3/cpu/MAR/clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  slc3/cpu/MAR/data_q_reg[12]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MDR/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.696ns  (logic 2.725ns (35.408%)  route 4.971ns (64.592%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT3=2 LUT5=2 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X3Y73          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           1.335     2.097    slc3/cpu/ir_reg/sr1_select
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     3.377    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.501 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     4.296    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     4.448 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     5.038    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     5.386 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     5.386    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.936 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.936    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.175 r  slc3/cpu/alu1_out_carry__2/O[2]
                         net (fo=2, routed)           0.498     6.673    slc3/cpu/cpu_control/alu1_out[14]
    SLICE_X1Y80          LUT5 (Prop_lut5_I4_O)        0.302     6.975 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_4/O
                         net (fo=7, routed)           0.597     7.572    slc3/cpu/cpu_control/databus[14]
    SLICE_X8Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.696 r  slc3/cpu/cpu_control/data_q[14]_i_1/O
                         net (fo=1, routed)           0.000     7.696    slc3/cpu/MDR/D[14]
    SLICE_X8Y80          FDRE                                         r  slc3/cpu/MDR/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.429     4.758    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  slc3/cpu/MDR/data_q_reg[14]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.692ns  (logic 2.456ns (31.929%)  route 5.236ns (68.071%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X3Y73          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           1.335     2.097    slc3/cpu/ir_reg/sr1_select
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     3.377    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.501 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     4.296    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     4.448 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     5.038    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     5.386 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     5.386    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.026 r  slc3/cpu/alu1_out_carry__1/O[3]
                         net (fo=2, routed)           0.320     6.346    slc3/cpu/cpu_control/alu1_out[11]
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.306     6.652 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_5/O
                         net (fo=8, routed)           1.040     7.692    slc3/cpu/ir_reg/D[11]
    SLICE_X0Y78          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.497     4.826    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MAR/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.688ns  (logic 2.697ns (35.082%)  route 4.991ns (64.918%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X3Y73          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           1.335     2.097    slc3/cpu/ir_reg/sr1_select
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     2.221 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.156     3.377    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB0
    SLICE_X2Y76          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.501 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.795     4.296    slc3/cpu/pc_reg/sr1_out[9]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.152     4.448 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_2/O
                         net (fo=2, routed)           0.589     5.038    slc3/cpu/ir_reg/DI[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.348     5.386 r  slc3/cpu/ir_reg/alu1_out_carry__1_i_6/O
                         net (fo=1, routed)           0.000     5.386    slc3/cpu/ir_reg_n_35
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.936 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.936    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.270 r  slc3/cpu/alu1_out_carry__2/O[1]
                         net (fo=2, routed)           0.317     6.586    slc3/cpu/cpu_control/alu1_out[13]
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.303     6.889 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_1/O
                         net (fo=6, routed)           0.798     7.688    slc3/cpu/MAR/databus[13]
    SLICE_X8Y75          FDRE                                         r  slc3/cpu/MAR/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.423     4.752    slc3/cpu/MAR/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  slc3/cpu/MAR/data_q_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cpu_control/ld_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.220ns (48.391%)  route 0.235ns (51.609%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/ld_reg_reg/G
    SLICE_X0Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/ld_reg_reg/Q
                         net (fo=24, routed)          0.235     0.455    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WE
    SLICE_X2Y75          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.847     1.961    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/ld_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.220ns (48.391%)  route 0.235ns (51.609%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/ld_reg_reg/G
    SLICE_X0Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/ld_reg_reg/Q
                         net (fo=24, routed)          0.235     0.455    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WE
    SLICE_X2Y75          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.847     1.961    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/ld_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.220ns (48.391%)  route 0.235ns (51.609%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/ld_reg_reg/G
    SLICE_X0Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/ld_reg_reg/Q
                         net (fo=24, routed)          0.235     0.455    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WE
    SLICE_X2Y75          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.847     1.961    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/ld_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.220ns (48.391%)  route 0.235ns (51.609%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/ld_reg_reg/G
    SLICE_X0Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/ld_reg_reg/Q
                         net (fo=24, routed)          0.235     0.455    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WE
    SLICE_X2Y75          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.847     1.961    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/ld_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.220ns (48.391%)  route 0.235ns (51.609%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/ld_reg_reg/G
    SLICE_X0Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/ld_reg_reg/Q
                         net (fo=24, routed)          0.235     0.455    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WE
    SLICE_X2Y75          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.847     1.961    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/ld_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.220ns (48.391%)  route 0.235ns (51.609%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/ld_reg_reg/G
    SLICE_X0Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/ld_reg_reg/Q
                         net (fo=24, routed)          0.235     0.455    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WE
    SLICE_X2Y75          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.847     1.961    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y75          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/ld_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.220ns (48.391%)  route 0.235ns (51.609%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/ld_reg_reg/G
    SLICE_X0Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/ld_reg_reg/Q
                         net (fo=24, routed)          0.235     0.455    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WE
    SLICE_X2Y75          RAMS32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.847     1.961    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y75          RAMS32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMD/CLK

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/ld_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.220ns (48.391%)  route 0.235ns (51.609%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/ld_reg_reg/G
    SLICE_X0Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/ld_reg_reg/Q
                         net (fo=24, routed)          0.235     0.455    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WE
    SLICE_X2Y75          RAMS32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.847     1.961    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y75          RAMS32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMD_D1/CLK

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mem_mem_ena_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MDR/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.203ns (33.224%)  route 0.408ns (66.776%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mem_mem_ena_reg/G
    SLICE_X1Y73          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc3/cpu/cpu_control/mem_mem_ena_reg/Q
                         net (fo=18, routed)          0.408     0.566    slc3/cpu/cpu_control/cpu_mem_ena
    SLICE_X6Y76          LUT5 (Prop_lut5_I3_O)        0.045     0.611 r  slc3/cpu/cpu_control/data_q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.611    slc3/cpu/MDR/D[6]
    SLICE_X6Y76          FDRE                                         r  slc3/cpu/MDR/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.846     1.960    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  slc3/cpu/MDR/data_q_reg[6]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mem_mem_ena_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MDR/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.203ns (32.955%)  route 0.413ns (67.045%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mem_mem_ena_reg/G
    SLICE_X1Y73          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc3/cpu/cpu_control/mem_mem_ena_reg/Q
                         net (fo=18, routed)          0.413     0.571    slc3/cpu/cpu_control/cpu_mem_ena
    SLICE_X6Y76          LUT5 (Prop_lut5_I3_O)        0.045     0.616 r  slc3/cpu/cpu_control/data_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.616    slc3/cpu/MDR/D[5]
    SLICE_X6Y76          FDRE                                         r  slc3/cpu/MDR/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.846     1.960    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  slc3/cpu/MDR/data_q_reg[5]/C





