

================================================================
== Vitis HLS Report for 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes'
================================================================
* Date:           Sat Dec 10 13:08:40 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_sub_bytes  |       16|       16|         2|          1|          1|    16|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_promoted_i_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %state_promoted_i_reload"   --->   Operation 7 'read' 'state_promoted_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i128 %state_promoted_i_reload_read, i128 %p_Val2_s"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i13"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [hw-impl/src/pynqrypt.cpp:65]   --->   Operation 11 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln64 = icmp_eq  i5 %i_3, i5 16" [hw-impl/src/pynqrypt.cpp:64]   --->   Operation 13 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i_3, i5 1" [hw-impl/src/pynqrypt.cpp:64]   --->   Operation 15 'add' 'i_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc.i13.split, void %_ZN6crypto8Pynqrypt13aes_sub_bytesER7ap_uintILi128EE.exit14.exitStub" [hw-impl/src/pynqrypt.cpp:64]   --->   Operation 16 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i128 %p_Val2_s"   --->   Operation 17 'load' 'p_Val2_load_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i5 %i_3" [hw-impl/src/pynqrypt.cpp:65]   --->   Operation 18 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln65, i3 0" [hw-impl/src/pynqrypt.cpp:65]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln668 = zext i7 %shl_ln"   --->   Operation 20 'zext' 'zext_ln668' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln668 = lshr i128 %p_Val2_load_1, i128 %zext_ln668"   --->   Operation 21 'lshr' 'lshr_ln668' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%trunc_ln668 = trunc i128 %lshr_ln668"   --->   Operation 22 'trunc' 'trunc_ln668' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln668, i3 0"   --->   Operation 23 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln186 = zext i11 %shl_ln1"   --->   Operation 24 'zext' 'zext_ln186' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln186 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186"   --->   Operation 25 'lshr' 'lshr_ln186' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%trunc_ln186 = trunc i2048 %lshr_ln186"   --->   Operation 26 'trunc' 'trunc_ln186' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i7 %shl_ln"   --->   Operation 27 'zext' 'zext_ln368' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln368 = shl i128 255, i128 %zext_ln368"   --->   Operation 28 'shl' 'shl_ln368' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln368 = xor i128 %shl_ln368, i128 340282366920938463463374607431768211455"   --->   Operation 29 'xor' 'xor_ln368' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln368 = and i128 %p_Val2_load_1, i128 %xor_ln368"   --->   Operation 30 'and' 'and_ln368' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln368_1 = zext i8 %trunc_ln186"   --->   Operation 31 'zext' 'zext_ln368_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln368_1 = shl i128 %zext_ln368_1, i128 %zext_ln368"   --->   Operation 32 'shl' 'shl_ln368_1' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (5.94ns) (out node of the LUT)   --->   "%p_Result_s = or i128 %and_ln368, i128 %shl_ln368_1"   --->   Operation 33 'or' 'p_Result_s' <Predicate = (!icmp_ln64)> <Delay = 5.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln64 = store i5 %i_4, i5 %i" [hw-impl/src/pynqrypt.cpp:64]   --->   Operation 34 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_load = load i128 %p_Val2_s"   --->   Operation 38 'load' 'p_Val2_load' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %t_out, i128 %p_Val2_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [hw-impl/src/pynqrypt.cpp:64]   --->   Operation 35 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln64 = store i128 %p_Result_s, i128 %p_Val2_s" [hw-impl/src/pynqrypt.cpp:64]   --->   Operation 36 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc.i13" [hw-impl/src/pynqrypt.cpp:64]   --->   Operation 37 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('__Val2__') [4]  (0 ns)
	'store' operation ('store_ln0') of variable 'state_promoted_i_reload_read' on local variable '__Val2__' [6]  (1.59 ns)

 <State 2>: 5.94ns
The critical path consists of the following:
	'load' operation ('i', hw-impl/src/pynqrypt.cpp:65) on local variable 'i' [10]  (0 ns)
	'shl' operation ('shl_ln368') [29]  (0 ns)
	'xor' operation ('xor_ln368') [30]  (0 ns)
	'and' operation ('and_ln368') [31]  (0 ns)
	'or' operation ('__Result__') [34]  (5.94 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln64', hw-impl/src/pynqrypt.cpp:64) of variable '__Result__' on local variable '__Val2__' [35]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
