// Seed: 1210651215
module module_0 (
    input tri0 id_0,
    input tri1 module_0,
    output tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output tri0 id_6
    , id_17,
    output wand id_7,
    input uwire id_8,
    output tri1 id_9,
    input wire id_10
    , id_18,
    input tri id_11,
    output tri1 id_12,
    input tri id_13,
    input supply1 id_14,
    input tri id_15
);
  parameter id_19 = 1;
  assign module_1.id_11 = 0;
  wire id_20;
  assign id_17 = id_4;
endmodule
module module_1 #(
    parameter id_14 = 32'd29,
    parameter id_18 = 32'd28
) (
    input uwire id_0
    , id_30,
    input wire id_1,
    input supply1 id_2,
    input tri id_3,
    input wand id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wand id_7,
    input wor id_8,
    input tri1 id_9,
    output tri1 id_10,
    output wire id_11,
    output uwire id_12,
    output tri id_13,
    input supply0 _id_14,
    input supply0 id_15,
    input wire id_16,
    output wor id_17
    , id_31,
    input wor _id_18,
    input supply1 id_19,
    input tri0 id_20,
    input wand id_21,
    input tri id_22,
    input wand id_23,
    output tri id_24,
    input uwire id_25,
    inout supply0 id_26,
    input wor id_27,
    output wand id_28
);
  wire [id_14 : -1  &  id_18] id_32, id_33;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_13,
      id_11,
      id_20,
      id_0,
      id_10,
      id_24,
      id_4,
      id_24,
      id_8,
      id_23,
      id_10,
      id_3,
      id_21,
      id_22
  );
  wire id_34;
  assign id_28 = 'b0 < id_16;
  assign id_6  = id_5;
endmodule
