#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep  9 22:39:50 2021
# Process ID: 27340
# Current directory: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_multi_sha256d_axi_ip_0_1/design_1_multi_sha256d_axi_ip_0_1.dcp' for cell 'design_1_i/multi_sha256d_axi_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.698 . Memory (MB): peak = 1106.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9852 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/constrs_1/imports/RL/zedboard_master.xdc]
Finished Parsing XDC File [D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/constrs_1/imports/RL/zedboard_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1106.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1106.801 ; gain = 0.000
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1106.801 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 137851cbf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1671.812 ; gain = 565.012

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11404a2f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.531 ; gain = 0.277
INFO: [Opt 31-389] Phase Retarget created 37 cells and removed 63 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ec0f74fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1890.531 ; gain = 0.277
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17d350b98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1890.531 ; gain = 0.277
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 165 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17d350b98

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1890.531 ; gain = 0.277
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17d350b98

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1890.531 ; gain = 0.277
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17d350b98

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1890.531 ; gain = 0.277
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              37  |              63  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             165  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1890.531 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1848b3260

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1890.531 ; gain = 0.277

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1848b3260

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1890.531 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1848b3260

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.531 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1890.531 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1848b3260

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1890.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1890.531 ; gain = 783.730
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1890.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1965.000 ; gain = 74.469
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1969.516 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 158dce223

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1969.516 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1969.516 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10923c9e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1969.516 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13fd9cc35

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13fd9cc35

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2125.531 ; gain = 156.016
Phase 1 Placer Initialization | Checksum: 13fd9cc35

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fa76c3a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 7a1bbfa7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 601 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 267 nets or cells. Created 1 new cell, deleted 266 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2125.531 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            266  |                   267  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            266  |                   267  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1115094ba

Time (s): cpu = 00:01:24 ; elapsed = 00:00:49 . Memory (MB): peak = 2125.531 ; gain = 156.016
Phase 2.3 Global Placement Core | Checksum: 1b74e5a2e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:51 . Memory (MB): peak = 2125.531 ; gain = 156.016
Phase 2 Global Placement | Checksum: 1b74e5a2e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:51 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 191d6ce4e

Time (s): cpu = 00:01:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19fe06e53

Time (s): cpu = 00:01:42 ; elapsed = 00:01:00 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13dc3a419

Time (s): cpu = 00:01:43 ; elapsed = 00:01:01 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 131358a65

Time (s): cpu = 00:01:43 ; elapsed = 00:01:01 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 176cbeb48

Time (s): cpu = 00:01:57 ; elapsed = 00:01:12 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 100b6b5ea

Time (s): cpu = 00:02:24 ; elapsed = 00:01:38 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a0f68ddb

Time (s): cpu = 00:02:28 ; elapsed = 00:01:43 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19c6917b7

Time (s): cpu = 00:02:28 ; elapsed = 00:01:44 . Memory (MB): peak = 2125.531 ; gain = 156.016
Phase 3 Detail Placement | Checksum: 19c6917b7

Time (s): cpu = 00:02:29 ; elapsed = 00:01:44 . Memory (MB): peak = 2125.531 ; gain = 156.016

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1aae66b21

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-25.068 |
Phase 1 Physical Synthesis Initialization | Checksum: ecc4777d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2160.090 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha1/w_counter/slv_reg27_reg[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a4cbf31e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2160.090 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1aae66b21

Time (s): cpu = 00:02:49 ; elapsed = 00:01:57 . Memory (MB): peak = 2160.090 ; gain = 190.574
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.233. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:04:24 ; elapsed = 00:03:28 . Memory (MB): peak = 2160.090 ; gain = 190.574
Phase 4.1 Post Commit Optimization | Checksum: 17e9feb63

Time (s): cpu = 00:04:24 ; elapsed = 00:03:28 . Memory (MB): peak = 2160.090 ; gain = 190.574

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17e9feb63

Time (s): cpu = 00:04:25 ; elapsed = 00:03:31 . Memory (MB): peak = 2160.090 ; gain = 190.574

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17e9feb63

Time (s): cpu = 00:04:25 ; elapsed = 00:03:31 . Memory (MB): peak = 2160.090 ; gain = 190.574
Phase 4.3 Placer Reporting | Checksum: 17e9feb63

Time (s): cpu = 00:04:26 ; elapsed = 00:03:31 . Memory (MB): peak = 2160.090 ; gain = 190.574

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2160.090 ; gain = 0.000

Time (s): cpu = 00:04:26 ; elapsed = 00:03:31 . Memory (MB): peak = 2160.090 ; gain = 190.574
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19784f582

Time (s): cpu = 00:04:26 ; elapsed = 00:03:31 . Memory (MB): peak = 2160.090 ; gain = 190.574
Ending Placer Task | Checksum: 163ad41c4

Time (s): cpu = 00:04:26 ; elapsed = 00:03:31 . Memory (MB): peak = 2160.090 ; gain = 190.574
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:30 ; elapsed = 00:03:34 . Memory (MB): peak = 2160.090 ; gain = 195.090
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2160.090 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2160.090 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2160.090 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2160.090 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2165.152 ; gain = 5.062
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2175.121 ; gain = 9.969
INFO: [Common 17-1381] The checkpoint 'D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2175.121 ; gain = 9.969
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bb7ad8a5 ConstDB: 0 ShapeSum: a832691f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7ad9a54b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2279.785 ; gain = 67.570
Post Restoration Checksum: NetGraph: 40d9242 NumContArr: 76cc1309 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7ad9a54b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2279.785 ; gain = 67.570

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7ad9a54b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2287.758 ; gain = 75.543

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7ad9a54b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2287.758 ; gain = 75.543
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a1cf9daa

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 2323.176 ; gain = 110.961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.422  | TNS=0.000  | WHS=-0.186 | THS=-57.523|

Phase 2 Router Initialization | Checksum: 1a5ca427a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:48 . Memory (MB): peak = 2325.156 ; gain = 112.941

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 36661
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36661
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a5ca427a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:48 . Memory (MB): peak = 2325.156 ; gain = 112.941
Phase 3 Initial Routing | Checksum: f7030db0

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21195
 Number of Nodes with overlaps = 9208
 Number of Nodes with overlaps = 4500
 Number of Nodes with overlaps = 2504
 Number of Nodes with overlaps = 882
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.657 | TNS=-106.883| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15e62bb1a

Time (s): cpu = 00:06:25 ; elapsed = 00:04:48 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 479
 Number of Nodes with overlaps = 255
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.403 | TNS=-19.613| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 132bf5813

Time (s): cpu = 00:07:22 ; elapsed = 00:05:34 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1600
 Number of Nodes with overlaps = 934
 Number of Nodes with overlaps = 738
 Number of Nodes with overlaps = 480
 Number of Nodes with overlaps = 327
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.367 | TNS=-20.053| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 162ec4337

Time (s): cpu = 00:09:14 ; elapsed = 00:06:51 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 918
 Number of Nodes with overlaps = 513
 Number of Nodes with overlaps = 278
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.289 | TNS=-14.100| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1c9cc2b31

Time (s): cpu = 00:10:32 ; elapsed = 00:07:47 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 340
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.321 | TNS=-17.606| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 8d52bcfc

Time (s): cpu = 00:11:38 ; elapsed = 00:08:41 . Memory (MB): peak = 2371.727 ; gain = 159.512
Phase 4 Rip-up And Reroute | Checksum: 8d52bcfc

Time (s): cpu = 00:11:38 ; elapsed = 00:08:41 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: b0d3a211

Time (s): cpu = 00:11:43 ; elapsed = 00:08:44 . Memory (MB): peak = 2371.727 ; gain = 159.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.238 | TNS=-6.230 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 19d99b7f7

Time (s): cpu = 00:11:44 ; elapsed = 00:08:45 . Memory (MB): peak = 2371.727 ; gain = 159.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.238 | TNS=-6.105 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 23e4b0c46

Time (s): cpu = 00:11:45 ; elapsed = 00:08:46 . Memory (MB): peak = 2371.727 ; gain = 159.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.238 | TNS=-6.089 | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 2576207dc

Time (s): cpu = 00:11:46 ; elapsed = 00:08:47 . Memory (MB): peak = 2371.727 ; gain = 159.512
Phase 5.1 TNS Cleanup | Checksum: 2576207dc

Time (s): cpu = 00:11:46 ; elapsed = 00:08:47 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2576207dc

Time (s): cpu = 00:11:46 ; elapsed = 00:08:47 . Memory (MB): peak = 2371.727 ; gain = 159.512
Phase 5 Delay and Skew Optimization | Checksum: 2576207dc

Time (s): cpu = 00:11:46 ; elapsed = 00:08:47 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2086d6c26

Time (s): cpu = 00:11:53 ; elapsed = 00:08:53 . Memory (MB): peak = 2371.727 ; gain = 159.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.238 | TNS=-6.089 | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2728ef25f

Time (s): cpu = 00:11:54 ; elapsed = 00:08:53 . Memory (MB): peak = 2371.727 ; gain = 159.512
Phase 6 Post Hold Fix | Checksum: 2728ef25f

Time (s): cpu = 00:11:54 ; elapsed = 00:08:53 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 22b2c597c

Time (s): cpu = 00:12:03 ; elapsed = 00:08:59 . Memory (MB): peak = 2371.727 ; gain = 159.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.238 | TNS=-6.089 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 22b2c597c

Time (s): cpu = 00:12:04 ; elapsed = 00:08:59 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.0448 %
  Global Horizontal Routing Utilization  = 25.9926 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X37Y73 -> INT_R_X37Y73
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y40 -> INT_R_X27Y40
   INT_L_X20Y38 -> INT_L_X20Y38
   INT_L_X22Y38 -> INT_L_X22Y38
   INT_R_X13Y36 -> INT_R_X13Y36
   INT_R_X23Y35 -> INT_R_X23Y35
West Dir 1x1 Area, Max Cong = 98.5294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y108 -> INT_R_X39Y108
   INT_R_X41Y106 -> INT_R_X41Y106
   INT_L_X20Y48 -> INT_L_X20Y48
   INT_L_X22Y45 -> INT_L_X22Y45
   INT_R_X21Y43 -> INT_R_X21Y43

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1

Phase 8 Route finalize | Checksum: 22b2c597c

Time (s): cpu = 00:12:04 ; elapsed = 00:08:59 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 22b2c597c

Time (s): cpu = 00:12:04 ; elapsed = 00:08:59 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 16dfbf2b0

Time (s): cpu = 00:12:11 ; elapsed = 00:09:07 . Memory (MB): peak = 2371.727 ; gain = 159.512

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2371.727 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.172. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 8e3b5eaa

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2444.766 ; gain = 73.039
Phase 11 Incr Placement Change | Checksum: 16dfbf2b0

Time (s): cpu = 00:13:04 ; elapsed = 00:09:47 . Memory (MB): peak = 2444.766 ; gain = 232.551

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: ef97d350

Time (s): cpu = 00:13:10 ; elapsed = 00:09:52 . Memory (MB): peak = 2444.766 ; gain = 232.551
Post Restoration Checksum: NetGraph: 9edadbe9 NumContArr: 7213587 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: a5fc1170

Time (s): cpu = 00:13:13 ; elapsed = 00:09:55 . Memory (MB): peak = 2444.766 ; gain = 232.551

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: a5fc1170

Time (s): cpu = 00:13:14 ; elapsed = 00:09:55 . Memory (MB): peak = 2444.766 ; gain = 232.551

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 1094f77c2

Time (s): cpu = 00:13:14 ; elapsed = 00:09:55 . Memory (MB): peak = 2444.766 ; gain = 232.551
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 186dbcb42

Time (s): cpu = 00:13:42 ; elapsed = 00:10:15 . Memory (MB): peak = 2498.336 ; gain = 286.121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.194 | TNS=-2.507 | WHS=-0.186 | THS=-56.866|

Phase 13 Router Initialization | Checksum: 1edbd19a6

Time (s): cpu = 00:13:52 ; elapsed = 00:10:21 . Memory (MB): peak = 2532.094 ; gain = 319.879

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.013 %
  Global Horizontal Routing Utilization  = 25.9646 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 126
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24
  Number of Partially Routed Nets     = 102
  Number of Node Overlaps             = 0


Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 1edbd19a6

Time (s): cpu = 00:13:53 ; elapsed = 00:10:21 . Memory (MB): peak = 2532.094 ; gain = 319.879
Phase 14 Initial Routing | Checksum: 2a7e0ae91

Time (s): cpu = 00:13:54 ; elapsed = 00:10:22 . Memory (MB): peak = 2532.355 ; gain = 320.141
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |       design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/output_q_reg[30]/D|
|               clk_fpga_0 |               clk_fpga_0 |       design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/output_q_reg[29]/D|
|               clk_fpga_0 |               clk_fpga_0 |       design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/output_q_reg[20]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.356 | TNS=-15.248| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 2a562d157

Time (s): cpu = 00:14:33 ; elapsed = 00:10:57 . Memory (MB): peak = 2545.645 ; gain = 333.430

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 1581
 Number of Nodes with overlaps = 968
 Number of Nodes with overlaps = 887
 Number of Nodes with overlaps = 650
 Number of Nodes with overlaps = 431
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.480 | TNS=-21.794| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1ebb949ba

Time (s): cpu = 00:16:01 ; elapsed = 00:11:59 . Memory (MB): peak = 2545.645 ; gain = 333.430
Phase 15 Rip-up And Reroute | Checksum: 1ebb949ba

Time (s): cpu = 00:16:01 ; elapsed = 00:11:59 . Memory (MB): peak = 2545.645 ; gain = 333.430

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 22b28bb9e

Time (s): cpu = 00:16:08 ; elapsed = 00:12:03 . Memory (MB): peak = 2545.645 ; gain = 333.430
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.342 | TNS=-10.318| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 24ab5cab9

Time (s): cpu = 00:16:10 ; elapsed = 00:12:05 . Memory (MB): peak = 2551.742 ; gain = 339.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.340 | TNS=-10.072| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 17cc511a0

Time (s): cpu = 00:16:12 ; elapsed = 00:12:06 . Memory (MB): peak = 2551.742 ; gain = 339.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.340 | TNS=-10.110| WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: 18bad2540

Time (s): cpu = 00:16:13 ; elapsed = 00:12:07 . Memory (MB): peak = 2551.742 ; gain = 339.527
Phase 16.1 TNS Cleanup | Checksum: 18bad2540

Time (s): cpu = 00:16:13 ; elapsed = 00:12:07 . Memory (MB): peak = 2551.742 ; gain = 339.527

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 18bad2540

Time (s): cpu = 00:16:13 ; elapsed = 00:12:07 . Memory (MB): peak = 2551.742 ; gain = 339.527
Phase 16 Delay and Skew Optimization | Checksum: 18bad2540

Time (s): cpu = 00:16:13 ; elapsed = 00:12:07 . Memory (MB): peak = 2551.742 ; gain = 339.527

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1ccbc5c7b

Time (s): cpu = 00:16:22 ; elapsed = 00:12:14 . Memory (MB): peak = 2551.742 ; gain = 339.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.340 | TNS=-10.110| WHS=0.027  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 179e6fa50

Time (s): cpu = 00:16:22 ; elapsed = 00:12:14 . Memory (MB): peak = 2551.742 ; gain = 339.527
Phase 17 Post Hold Fix | Checksum: 179e6fa50

Time (s): cpu = 00:16:22 ; elapsed = 00:12:14 . Memory (MB): peak = 2551.742 ; gain = 339.527

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 189823d66

Time (s): cpu = 00:16:33 ; elapsed = 00:12:21 . Memory (MB): peak = 2551.742 ; gain = 339.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.340 | TNS=-10.110| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 189823d66

Time (s): cpu = 00:16:33 ; elapsed = 00:12:21 . Memory (MB): peak = 2551.742 ; gain = 339.527

Phase 19 Reset Design
INFO: [Route 35-307] 36665 nets already restored were skipped.
Post Restoration Checksum: NetGraph: dba3c69d NumContArr: 1ff349ae Constraints: 0 Timing: 7264e265
Phase 19 Reset Design | Checksum: 16dfbf2b0

Time (s): cpu = 00:16:42 ; elapsed = 00:12:26 . Memory (MB): peak = 2551.742 ; gain = 339.527

Phase 20 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.240 | TNS=-6.181 | WHS=0.027  | THS=0.000  |

Phase 20 Post Router Timing | Checksum: 184b51622

Time (s): cpu = 00:17:08 ; elapsed = 00:12:43 . Memory (MB): peak = 2551.742 ; gain = 339.527
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+---------+-------+-----+--------+--------------+-------------------+
| Pass |  WNS   |   TNS   |  WHS  | THS | Status | Elapsed Time | Solution Selected |
+------+--------+---------+-------+-----+--------+--------------+-------------------+
|  1   | -0.238 | -6.089  | 0.027 |  -  |  Pass  |   00:08:41   |         x         |
+------+--------+---------+-------+-----+--------+--------------+-------------------+
|  2   | -0.340 | -10.110 | 0.027 |  -  |  Fail  |   00:02:26   |                   |
+------+--------+---------+-------+-----+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:17:09 ; elapsed = 00:12:43 . Memory (MB): peak = 2551.742 ; gain = 339.527

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:17:19 ; elapsed = 00:12:48 . Memory (MB): peak = 2551.742 ; gain = 376.621
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.742 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.742 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2551.742 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.742 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
134 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2551.742 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2551.742 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.240 | TNS=-6.181 | WHS=0.027 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b52ec360

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 2551.742 ; gain = 0.000

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.240 | TNS=-6.181 | WHS=0.027 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/data8[25].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.226. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output_q[31]_i_5_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.218. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output_q[31]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output_q[31]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/nonce_q[2][0]_i_291_n_0.
INFO: [Physopt 32-663] Processed net design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output[2]_0[248].  Re-placed instance design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/hash_q[248]_i_2
INFO: [Physopt 32-952] Improved path group WNS = -0.156. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output[2]_0[248].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/data6[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.148. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output_q[16]_i_4_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.139. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output_q[31]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/nonce_q[2][0]_i_282_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output[2]_0[242].
INFO: [Physopt 32-952] Improved path group WNS = -0.120. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/hash_q[255]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/data8[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.106. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output_q[16]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/nonce_q[2][0]_i_290_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output[2]_0[251].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/hash_q[255]_i_5_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.077. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/out_hash[249].
INFO: [Physopt 32-663] Processed net design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[48]_311[27].  Re-placed instance design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[48][27]
INFO: [Physopt 32-952] Improved path group WNS = -0.071. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[48]_311[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/data4[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output_q[16]_i_4_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.064. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/slv_reg26_reg[6][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/data8[31].
INFO: [Physopt 32-952] Improved path group WNS = -0.060. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output_q[31]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/nonce_q[0][0]_i_291_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/output[0]_2[249].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hash_q[255]_i_7_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.056. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/out_hash[236].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/slv_reg26_reg[6][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q[1][0]_i_283_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/output[1]_1[241].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/hash_q[255]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/out_hash[109].
INFO: [Physopt 32-703] Processed net design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/Q[1]. Clock skew was adjusted for instance design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/currentstate_reg[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.054. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/Q[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output_q[31]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/out_hash[249].
INFO: [Physopt 32-703] Processed net design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/Q[3]. Clock skew was adjusted for instance design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/currentstate_reg[3].
INFO: [Physopt 32-952] Improved path group WNS = -0.038. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/Q[3].
INFO: [Physopt 32-663] Processed net design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/currentstate[1].  Re-placed instance design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/FSM_sequential_currentstate_reg[1]
INFO: [Physopt 32-952] Improved path group WNS = -0.038. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/currentstate[1].
INFO: [Physopt 32-663] Processed net design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/currentstate[2].  Re-placed instance design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/FSM_sequential_currentstate_reg[2]
INFO: [Physopt 32-952] Improved path group WNS = -0.021. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/currentstate[2].
INFO: [Physopt 32-663] Processed net design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[43]_316[27].  Re-placed instance design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[43][27]
INFO: [Physopt 32-952] Improved path group WNS = -0.016. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[43]_316[27].
INFO: [Physopt 32-663] Processed net design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[56]_303[27].  Re-placed instance design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[56][27]
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[56]_303[27].
INFO: [Physopt 32-663] Processed net design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[23]_336[27].  Re-placed instance design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[23][27]
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[23]_336[27].
INFO: [Physopt 32-663] Processed net design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[46]_313[29].  Re-placed instance design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[46][29]
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[46]_313[29].
INFO: [Physopt 32-663] Processed net design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[47]_312[27].  Re-placed instance design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[47][27]
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[47]_312[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/Q[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/data4[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/output_q[16]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/nonce_q[0][0]_i_291_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/output[0]_2[249].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hash_q[255]_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[2].sha256_inst/sha2/out_hash[109].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/Q[1].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.008 | TNS=-0.015 | WHS=0.015 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 1b52ec360

Time (s): cpu = 00:07:22 ; elapsed = 00:06:12 . Memory (MB): peak = 2918.602 ; gain = 366.859
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2918.602 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.008 | TNS=-0.015 | WHS=0.015 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.232  |          6.166  |            0  |              0  |                    21  |           0  |           1  |  00:05:57  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2918.602 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1a435000f

Time (s): cpu = 00:07:22 ; elapsed = 00:06:12 . Memory (MB): peak = 2918.602 ; gain = 366.859
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:07:26 ; elapsed = 00:06:16 . Memory (MB): peak = 2918.602 ; gain = 366.859
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2918.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/design_1_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2918.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2918.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_postroute_physopted.rpt -pb design_1_wrapper_bus_skew_postroute_physopted.pb -rpx design_1_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG is driven by another global buffer design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica. Remove non-muxed BUFG if it is not desired
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Sep  9 23:06:17 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2918.602 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep  9 23:06:17 2021...
