Alomary, A., Nakato, T., Honma, Y., Sato, J., Hikichi, N., and Imai, M. 1993. PEAS-I: A hardware/software co-design system for ASIPs. In Proceedings of EURO-DAC. 2--7.
ARC. ARC International. http://www.arc.com.
Marnix Arnold , Henk Corporaal, Designing domain-specific processors, Proceedings of the ninth international symposium on Hardware/software codesign, p.61-66, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371677]
Yun Cao , Hiroto Yasuura, A system-level energy minimization approach using datapath width optimization, Proceedings of the 2001 international symposium on Low power electronics and design, p.231-236, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383142]
Hoon Choi , Jong-Sun Kim , Chi-Won Yoon , In-Cheol Park , Seung Ho Hwang , Chong-Min Kyung, Synthesis of Application Specific Instructions for Embedded DSP Software, IEEE Transactions on Computers, v.48 n.6, p.603-614, June 1999[doi>10.1109/12.773797]
Junghwan Choi , Jinhwan Jeon , Kiyoung Choi, Power minimization of functional units partially guarded computation, Proceedings of the 2000 international symposium on Low power electronics and design, p.131-136, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344549]
Nathan Clark , Hongtao Zhong , Scott Mahlke, Processor Acceleration Through Automated Instruction Set Customization, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.129, December 03-05, 2003
Thomas M. Cover , Joy A. Thomas, Elements of information theory, Wiley-Interscience, New York, NY, 1991
Express. EXPRESS Retargetable Compiler. http://www.cecs.uci.edu/~express/. University of California, Irvine.
Joseph A. Fisher, Customized instruction-sets for embedded processors, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.253-257, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309923]
Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
GCC. GNU Compiler Collection. http://gcc.gnu.org/.
Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000[doi>10.1109/40.848473]
Liam Goudge , Simon Segars, Thumb: Reducing the Cost of 32-bit RISC Performance in Portable and Consumer Applications, Proceedings of the 41st IEEE International Computer Conference, p.176, February 25-28, 1996
Ashok Halambi , Aviral Shrivastava , Partha Biswas , Nikil Dutt , Alex Nicolau, A design space exploration framework for reduced bit-width instruction set architecture (rISA) design, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581228]
A. Halambi , A. Shrivastava , P. Biswas , N. Dutt , A. Nicolau, An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs, Proceedings of the conference on Design, automation and test in Europe, p.402, March 04-08, 2002
Halambi, A., Shrivastava, A., Dutt, N., and Nicolau, A. 2001. A customizable compiler framework for embedded systems. In SCOPES.
Bruce Kester Holmer , David E. Culler , Alvin M. Despain, Automatic design of computer instruction sets, University of California, Berkeley, 1993
Ing-Jer Huang , A. M. Despain, Synthesis of application specific instruction sets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.6, p.663-675, November 2006[doi>10.1109/43.387728]
Kissell, K. 1997. MIPS16: High-density MIPS for the embedded market. Tech. Rep., Silicon Graphics MIPS Group, Mt. View, CA.
Kwon, Y.-J., Ma, X., and Lee, H. 1999. PARE: Instruction set architecture for efficient code size reduction. IEEE Elect. Lett., 2098--2099.
Jong-eun Lee , Kiyoung Choi , Nikil Dutt, Efficient instruction encoding for automatic instruction set design of configurable ASIPs, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.649-654, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774668]
Rainer Leupers , Peter Marwedel, Retargetable compiler technology for embedded systems: tools and applications, Kluwer Academic Publishers, Norwell, MA, 2001
lp_solve. lp_solve, version 3.2. ftp://ftp.ics.ele.tue.nl/pub/lp_solve/.
Atsushi Mizuno , Hironori Uetani , Hans Eichel, Design Methodology and System for a Configurable Media Embedded Processor Extensible to VLIW Architecture, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.2, September 16-18, 2002
F. Onion , A. Nicolau , N. Dutt, Incorporating compiler feedback into the design of ASIPs, Proceedings of the 1995 European conference on Design and Test, p.508, March 06-09, 1995
John L. Hennessy , David A. Patterson, Computer organization and design (2nd ed.): the hardware/software interface, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
SH-3. SH-3/SH-3E/SH3-DSP Programming Manual. http://www.superh.com. SuperH, Ltd.
Fei Sun , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Synthesis of custom processors based on extensible platforms, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.641-648, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774667]
Target Compiler Tech. Target Compiler Technologies N.V. Leuven, Belgium. http://www.retarget.com.
Tensilica. Tensilica, Inc. http://www.tensilica.com.
Johan Van Praet , Gert Goossens , Dirk Lanneer , Hugo De Man, Instruction set definition and instruction selection for ASIPs, Proceedings of the 7th international symposium on High-level synthesis, p.11-16, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
Matching Architecture to Application via Configurable Processors: A Case Study with Boolean Satisfiability Problem, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.447, September 23-26, 2001
