###############################################################
#  Generated by:      Cadence Innovus 18.13-s088_1
#  OS:                Linux x86_64(Host ID hansolo.poly.edu)
#  Generated on:      Sun Mar 14 20:06:55 2021
#  Design:            picorv32
#  Command:           report_timing -max_paths 150000 > ${REPORTS_DIR}/timing.rpt
###############################################################
Path 1: VIOLATED (-0.277 ns) Setup Check with Pin reg_op1_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.447
              Slack:=   -0.277

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.043    0.299  
  g166994/ZN                -      B1->ZN  R     OAI22_X2        1  0.030   0.048    0.348  
  FE_RC_2751_0/ZN           -      A1->ZN  F     NOR2_X2         1  0.031   0.011    0.359  
  FE_RC_2750_0/ZN           -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.379  
  g164758/ZN                -      A2->ZN  F     NOR2_X2         1  0.015   0.010    0.389  
  FE_RC_2646_0/ZN           -      C1->ZN  R     OAI211_X1       1  0.006   0.030    0.419  
  g161465/ZN                -      A->ZN   F     INV_X1          1  0.023   0.013    0.432  
  FE_RC_73_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.008   0.017    0.448  
  reg_op1_reg[29]/D         -      D       R     DFF_X1          1  0.012   0.000    0.448  
#-----------------------------------------------------------------------------------------
Path 2: VIOLATED (-0.274 ns) Setup Check with Pin reg_op1_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.444
              Slack:=   -0.274

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.043    0.300  
  g166986/ZN                -      B1->ZN  R     OAI22_X4        1  0.030   0.045    0.344  
  g165494/ZN                -      A1->ZN  F     NOR2_X2         1  0.028   0.011    0.356  
  g165147/ZN                -      A2->ZN  R     NAND3_X2        1  0.009   0.022    0.378  
  g164757/ZN                -      A2->ZN  F     NOR2_X4         1  0.016   0.014    0.392  
  FE_RC_1857_0/ZN           -      C1->ZN  R     OAI211_X2       1  0.007   0.030    0.422  
  g161464/ZN                -      A->ZN   F     INV_X2          1  0.022   0.009    0.431  
  g161301/ZN                -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.445  
  reg_op1_reg[28]/D         -      D       R     DFF_X1          1  0.011   0.000    0.445  
#-----------------------------------------------------------------------------------------
Path 3: VIOLATED (-0.273 ns) Setup Check with Pin reg_op1_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.442
              Slack:=   -0.273

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.039    0.296  
  g166830/ZN                -      B1->ZN  R     OAI22_X4        1  0.030   0.044    0.340  
  g165911/ZN                -      A1->ZN  F     NOR2_X2         1  0.027   0.016    0.355  
  FE_RC_865_0/ZN            -      A2->ZN  R     NAND3_X4        1  0.011   0.023    0.378  
  g164750/ZN                -      A1->ZN  F     NOR2_X2         1  0.014   0.010    0.388  
  FE_RC_3142_0/ZN           -      B1->ZN  R     OAI21_X1        1  0.008   0.026    0.415  
  g161462/ZN                -      A->ZN   F     INV_X1          1  0.020   0.012    0.427  
  FE_RC_909_0/ZN            -      A1->ZN  R     NAND2_X1        1  0.008   0.016    0.443  
  reg_op1_reg[13]/D         -      D       R     DFF_X1          1  0.011   0.000    0.443  
#-----------------------------------------------------------------------------------------
Path 4: VIOLATED (-0.272 ns) Setup Check with Pin reg_op1_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.030
      Required Time:=    0.168
       Launch Clock:=    0.001
          Data Path:+    0.438
              Slack:=   -0.272

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.043    0.299  
  g166497/ZN                -      B1->ZN  R     OAI22_X1        1  0.030   0.049    0.349  
  g165874/ZN                -      A1->ZN  F     NOR2_X1         1  0.032   0.016    0.364  
  FE_RC_2578_0/ZN           -      A1->ZN  R     NAND3_X2        1  0.011   0.029    0.393  
  g178490/ZN                -      A1->ZN  F     NOR2_X4         1  0.021   0.015    0.408  
  FE_RC_2412_0/ZN           -      C2->ZN  R     OAI211_X4       1  0.009   0.032    0.439  
  reg_op1_reg[6]/D          -      D       R     DFF_X1          1  0.019   0.000    0.439  
#-----------------------------------------------------------------------------------------
Path 5: VIOLATED (-0.271 ns) Setup Check with Pin reg_op1_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.028
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.441
              Slack:=   -0.271

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.039    0.295  
  FE_RC_2460_0/ZN           -      B1->ZN  R     OAI22_X2        1  0.030   0.048    0.343  
  FE_RC_2862_0/ZN           -      A1->ZN  F     NOR2_X2         1  0.031   0.016    0.358  
  FE_RC_2861_0/ZN           -      A1->ZN  R     NAND3_X4        1  0.011   0.024    0.383  
  g164751/ZN                -      A1->ZN  F     NOR2_X4         1  0.017   0.010    0.393  
  FE_RC_2761_0/ZN           -      B1->ZN  R     OAI21_X2        1  0.007   0.023    0.416  
  FE_RC_2731_0/ZN           -      A->ZN   F     INV_X1          1  0.017   0.013    0.429  
  FE_RC_7_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.442  
  reg_op1_reg[14]/D         -      D       R     DFF_X1          1  0.009   0.000    0.442  
#-----------------------------------------------------------------------------------------
Path 6: VIOLATED (-0.271 ns) Setup Check with Pin reg_op1_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.028
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.440
              Slack:=   -0.271

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.039    0.296  
  g166796/ZN                -      B1->ZN  R     OAI22_X2        1  0.030   0.048    0.344  
  FE_RC_2671_0/ZN           -      A1->ZN  F     NOR2_X2         1  0.031   0.016    0.360  
  FE_RC_2670_0/ZN           -      A1->ZN  R     NAND3_X4        1  0.011   0.022    0.382  
  g178506/ZN                -      A2->ZN  F     NOR2_X4         1  0.015   0.012    0.394  
  FE_RC_1843_0/ZN           -      B1->ZN  R     OAI21_X2        1  0.007   0.026    0.420  
  g161461/ZN                -      A->ZN   F     INV_X2          1  0.019   0.009    0.428  
  FE_RC_2466_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.006   0.014    0.442  
  reg_op1_reg[10]/D         -      D       R     DFF_X1          1  0.010   0.000    0.442  
#-----------------------------------------------------------------------------------------
Path 7: VIOLATED (-0.267 ns) Setup Check with Pin reg_op1_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.030
      Required Time:=    0.168
       Launch Clock:=    0.001
          Data Path:+    0.433
              Slack:=   -0.267

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.043    0.300  
  FE_RC_2431_0/ZN           -      B1->ZN  R     OAI22_X2        1  0.030   0.048    0.347  
  g165864/ZN                -      A1->ZN  F     NOR2_X1         1  0.031   0.017    0.365  
  FE_RC_2744_0/ZN           -      A3->ZN  R     NAND3_X2        1  0.012   0.027    0.391  
  g178486/ZN                -      A1->ZN  F     NOR2_X4         1  0.016   0.012    0.404  
  FE_RC_2523_0/ZN           -      C2->ZN  R     OAI211_X2       1  0.007   0.031    0.434  
  reg_op1_reg[4]/D          -      D       R     DFF_X1          1  0.019   0.000    0.434  
#-----------------------------------------------------------------------------------------
Path 8: VIOLATED (-0.264 ns) Setup Check with Pin reg_op1_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.032
      Required Time:=    0.167
       Launch Clock:=    0.001
          Data Path:+    0.429
              Slack:=   -0.264

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.043    0.300  
  g166530/ZN                -      B1->ZN  R     OAI22_X2        1  0.030   0.047    0.347  
  g165859/ZN                -      A1->ZN  F     NOR2_X1         1  0.030   0.016    0.363  
  g165332/ZN                -      A2->ZN  R     NAND3_X2        1  0.012   0.025    0.388  
  g178482/ZN                -      A1->ZN  F     NOR2_X4         1  0.016   0.010    0.398  
  FE_RC_2605_0/ZN           -      C1->ZN  R     OAI211_X2       1  0.007   0.033    0.431  
  reg_op1_reg[3]/D          -      D       R     DFF_X1          1  0.024   0.000    0.431  
#-----------------------------------------------------------------------------------------
Path 9: VIOLATED (-0.262 ns) Setup Check with Pin reg_op1_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.030
      Required Time:=    0.168
       Launch Clock:=    0.001
          Data Path:+    0.428
              Slack:=   -0.262

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.041    0.297  
  g166543/ZN                -      B1->ZN  R     OAI22_X2        1  0.030   0.049    0.346  
  g165854/ZN                -      A1->ZN  F     NOR2_X2         1  0.032   0.016    0.362  
  FE_RC_2293_0/ZN           -      A3->ZN  R     NAND3_X4        1  0.012   0.028    0.390  
  g164739/ZN                -      A1->ZN  F     NOR2_X4         1  0.016   0.014    0.404  
  FE_RC_2890_0/ZN           -      C1->ZN  R     OAI211_X4       1  0.009   0.026    0.430  
  reg_op1_reg[2]/D          -      D       R     DFF_X1          1  0.017   0.000    0.430  
#-----------------------------------------------------------------------------------------
Path 10: VIOLATED (-0.262 ns) Setup Check with Pin reg_op2_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.109 (P)
            Arrival:=    0.197        0.001

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=    0.001
          Data Path:+    0.428
              Slack:=   -0.262

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.208  
  g168781/ZN               -      A1->ZN  R     AND2_X4        22  0.028   0.084    0.292  
  g168106/ZN               -      A1->ZN  F     NAND2_X2        1  0.050   0.015    0.307  
  FE_RC_2666_0/ZN          -      A1->ZN  R     NAND4_X1        1  0.014   0.022    0.329  
  g165749/ZN               -      A1->ZN  F     NOR2_X1         1  0.016   0.010    0.339  
  FE_RC_166_0/ZN           -      A2->ZN  F     AND2_X2         1  0.006   0.033    0.372  
  FE_RC_971_0/ZN           -      A1->ZN  R     NAND3_X4        1  0.008   0.020    0.392  
  g198795/ZN               -      A1->ZN  F     NAND2_X2        1  0.015   0.015    0.408  
  FE_RC_1460_0/ZN          -      A2->ZN  R     NAND3_X1        1  0.009   0.021    0.429  
  reg_op2_reg[23]/D        -      D       R     DFF_X1          1  0.015   0.000    0.429  
#----------------------------------------------------------------------------------------
Path 11: VIOLATED (-0.261 ns) Setup Check with Pin reg_op1_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.432
              Slack:=   -0.261

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.027    0.284  
  g166936/ZN                -      B1->ZN  R     OAI22_X2        1  0.026   0.043    0.327  
  g165983/ZN                -      A1->ZN  F     NOR2_X1         1  0.028   0.015    0.342  
  FE_RC_2619_0/ZN           -      A1->ZN  R     NAND3_X2        1  0.011   0.024    0.366  
  g164768/ZN                -      A1->ZN  F     NOR2_X4         1  0.018   0.014    0.380  
  g161526/ZN                -      C1->ZN  R     OAI211_X2       1  0.008   0.030    0.410  
  g161481/ZN                -      A->ZN   F     INV_X2          1  0.022   0.010    0.419  
  g179848/ZN                -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.433  
  reg_op1_reg[24]/D         -      D       R     DFF_X1          1  0.010   0.000    0.433  
#-----------------------------------------------------------------------------------------
Path 12: VIOLATED (-0.261 ns) Setup Check with Pin reg_op2_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.024
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.434
              Slack:=   -0.261

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.072   0.098    0.099  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   F     INV_X2          5  0.023   0.027    0.125  
  g187981/ZN               -      A3->ZN  F     AND3_X4         8  0.015   0.050    0.175  
  g168805/ZN               -      A2->ZN  F     AND2_X4        22  0.014   0.062    0.237  
  g167164/ZN               -      A1->ZN  R     NAND2_X2        1  0.026   0.026    0.263  
  FE_RC_1876_0/ZN          -      A3->ZN  F     NAND4_X4        1  0.014   0.032    0.295  
  g165712/ZN               -      A2->ZN  R     NOR2_X4         1  0.016   0.044    0.339  
  FE_RC_1119_0/ZN          -      A3->ZN  F     NAND4_X4        2  0.026   0.047    0.386  
  g190399/ZN               -      A1->ZN  R     AOI22_X2        1  0.026   0.034    0.420  
  g180801/ZN               -      A1->ZN  F     NAND2_X1        1  0.021   0.015    0.435  
  reg_op2_reg[2]/D         -      D       F     DFF_X1          1  0.009   0.000    0.435  
#----------------------------------------------------------------------------------------
Path 13: VIOLATED (-0.260 ns) Setup Check with Pin reg_next_pc_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.095 (P)    0.109 (P)
            Arrival:=    0.187        0.001

              Setup:-    0.029
      Required Time:=    0.158
       Launch Clock:=    0.001
          Data Path:+    0.418
              Slack:=   -0.260

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN    -      A->ZN   R     INV_X8         15  0.020   0.047    0.200  
  g200493/ZN             -      A1->ZN  F     NAND2_X4        3  0.031   0.022    0.222  
  FE_RC_1229_0/ZN        -      A1->ZN  R     NAND3_X4        3  0.013   0.022    0.244  
  g173946/ZN             -      A2->ZN  F     NAND2_X4        1  0.015   0.015    0.259  
  g175645/ZN             -      A2->ZN  R     NOR2_X4         1  0.007   0.027    0.286  
  g174038/ZN             -      A2->ZN  F     NAND2_X4        4  0.015   0.022    0.308  
  FE_RC_725_0/ZN         -      A1->ZN  R     NAND3_X4        2  0.011   0.021    0.330  
  g180320/ZN             -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.344  
  g175218/ZN             -      A1->ZN  R     NAND2_X4        2  0.008   0.018    0.361  
  FE_RC_2359_0/ZN        -      A->ZN   F     INV_X4          2  0.012   0.010    0.371  
  FE_RC_2554_0/ZN        -      B1->ZN  R     OAI21_X4        1  0.005   0.020    0.392  
  FE_RC_2553_0/ZN        -      A1->ZN  F     NAND2_X2        1  0.014   0.013    0.405  
  FE_RC_2552_0/ZN        -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.419  
  reg_next_pc_reg[24]/D  -      D       R     DFF_X1          1  0.011   0.000    0.419  
#--------------------------------------------------------------------------------------
Path 14: VIOLATED (-0.260 ns) Setup Check with Pin reg_op1_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.031
      Required Time:=    0.167
       Launch Clock:=    0.001
          Data Path:+    0.426
              Slack:=   -0.260

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.041    0.297  
  g166507/ZN                -      B1->ZN  R     OAI22_X2        1  0.030   0.048    0.346  
  g165869/ZN                -      A1->ZN  F     NOR2_X2         1  0.031   0.016    0.362  
  FE_RC_2472_0/ZN           -      A1->ZN  R     NAND3_X4        1  0.014   0.025    0.387  
  g164742/ZN                -      A1->ZN  F     NOR2_X4         1  0.017   0.011    0.399  
  FE_RC_2732_0/ZN           -      C1->ZN  R     OAI211_X2       1  0.008   0.029    0.428  
  reg_op1_reg[5]/D          -      D       R     DFF_X1          1  0.021   0.000    0.428  
#-----------------------------------------------------------------------------------------
Path 15: VIOLATED (-0.260 ns) Setup Check with Pin reg_next_pc_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.140 (P)    0.109 (P)
            Arrival:=    0.232        0.001

              Setup:-    0.038
      Required Time:=    0.194
       Launch Clock:=    0.001
          Data Path:+    0.453
              Slack:=   -0.260

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                        -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC30_n_13860/Z                    -      A->Z    F     BUF_X8         14  0.020   0.039    0.192  
  FE_RC_2227_0/ZN                       -      A1->ZN  R     NAND2_X4        1  0.011   0.015    0.207  
  FE_RC_2226_0/ZN                       -      A1->ZN  F     NAND2_X4        3  0.009   0.014    0.221  
  g184891/ZN                            -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.236  
  FE_DBTC11_n_24039/ZN                  -      A->ZN   F     INV_X4          2  0.010   0.009    0.245  
  FE_RC_781_0/ZN                        -      A1->ZN  R     NAND3_X4        1  0.005   0.014    0.259  
  FE_RC_605_0/ZN                        -      A2->ZN  F     NAND3_X4        2  0.012   0.023    0.282  
  g174038/ZN                            -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.306  
  FE_RC_725_0/ZN                        -      A1->ZN  F     NAND3_X4        2  0.016   0.025    0.331  
  FE_RC_2092_0/ZN                       -      A1->ZN  R     NAND2_X4        3  0.014   0.025    0.356  
  g183600_dup/ZN                        -      A1->ZN  F     NAND2_X4        8  0.016   0.024    0.380  
  add_1564_33_Y_add_1555_32_g183602/ZN  -      A1->ZN  R     NAND2_X1        2  0.014   0.023    0.403  
  FE_RC_2096_0/ZN                       -      A->ZN   F     INV_X1          1  0.014   0.011    0.414  
  FE_RC_2351_0/ZN                       -      B1->ZN  R     OAI21_X2        1  0.006   0.022    0.436  
  FE_RC_2149_0/ZN                       -      A1->ZN  F     NAND3_X1        1  0.015   0.018    0.454  
  reg_next_pc_reg[31]/D                 -      D       F     DFF_X1          1  0.010   0.000    0.454  
#-----------------------------------------------------------------------------------------------------
Path 16: VIOLATED (-0.259 ns) Setup Check with Pin reg_op1_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.028
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.429
              Slack:=   -0.259

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[15]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.098    0.100  
  FE_OCPC2010_n_7848/ZN     -      A->ZN   F     INV_X4          2  0.024   0.013    0.113  
  FE_OCPC2011_n_7848/ZN     -      A->ZN   R     INV_X4          4  0.009   0.021    0.135  
  g186997/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.018    0.152  
  g169381/ZN                -      A1->ZN  R     NOR2_X4         4  0.009   0.033    0.185  
  FE_RC_2703_0/ZN           -      A->ZN   F     INV_X2          1  0.024   0.014    0.200  
  g168780/ZN                -      A2->ZN  R     NOR2_X4         1  0.009   0.035    0.234  
  FE_OCPC1748_n_2321/ZN     -      A->ZN   F     INV_X8          7  0.021   0.018    0.253  
  FE_OCPC1771_n_2321/Z      -      A->Z    F     BUF_X8          8  0.010   0.034    0.286  
  g166890/ZN                -      B1->ZN  R     OAI21_X2        1  0.010   0.036    0.322  
  g165945/ZN                -      A2->ZN  F     NOR2_X4         1  0.026   0.014    0.337  
  FE_RC_2624_0/ZN           -      A3->ZN  R     NAND4_X4        1  0.009   0.024    0.361  
  g164762/ZN                -      A2->ZN  F     NOR2_X4         1  0.016   0.016    0.377  
  g161520/ZN                -      C1->ZN  R     OAI211_X2       1  0.009   0.030    0.408  
  g161475/ZN                -      A->ZN   F     INV_X2          1  0.022   0.009    0.416  
  g161306/ZN                -      A2->ZN  R     NAND2_X1        1  0.007   0.014    0.431  
  reg_op1_reg[18]/D         -      D       R     DFF_X1          1  0.008   0.000    0.431  
#-----------------------------------------------------------------------------------------
Path 17: VIOLATED (-0.259 ns) Setup Check with Pin reg_next_pc_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.025
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.429
              Slack:=   -0.259

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN    -      A->ZN   R     INV_X8         15  0.020   0.047    0.200  
  g200493/ZN             -      A1->ZN  F     NAND2_X4        3  0.031   0.022    0.222  
  FE_RC_1229_0/ZN        -      A1->ZN  R     NAND3_X4        3  0.013   0.022    0.244  
  g173946/ZN             -      A2->ZN  F     NAND2_X4        1  0.015   0.015    0.259  
  g175645/ZN             -      A2->ZN  R     NOR2_X4         1  0.007   0.027    0.286  
  g174038/ZN             -      A2->ZN  F     NAND2_X4        4  0.015   0.022    0.308  
  FE_OCPC2024_n_12029/Z  -      A->Z    F     BUF_X4          1  0.011   0.026    0.334  
  g174980_dup/ZN         -      A2->ZN  R     NAND2_X4        4  0.005   0.021    0.355  
  g174234/ZN             -      A1->ZN  F     NAND2_X4        2  0.014   0.013    0.368  
  FE_RC_2544_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.381  
  FE_RC_2131_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.397  
  FE_RC_2130_0/ZN        -      A1->ZN  R     NOR2_X2         1  0.009   0.020    0.416  
  g182334/ZN             -      B1->ZN  F     OAI21_X1        1  0.013   0.014    0.430  
  reg_next_pc_reg[13]/D  -      D       F     DFF_X1          1  0.010   0.000    0.430  
#--------------------------------------------------------------------------------------
Path 18: VIOLATED (-0.259 ns) Setup Check with Pin reg_op1_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.028
      Required Time:=    0.167
       Launch Clock:=    0.001
          Data Path:+    0.425
              Slack:=   -0.259

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.020    0.277  
  g166817/ZN                -      B1->ZN  R     OAI22_X2        1  0.019   0.041    0.317  
  g165906/ZN                -      A1->ZN  F     NOR2_X1         1  0.028   0.015    0.333  
  FE_RC_2661_0/ZN           -      A2->ZN  R     NAND3_X2        1  0.010   0.026    0.359  
  g164749/ZN                -      A1->ZN  F     NOR2_X4         1  0.018   0.013    0.372  
  g161517/ZN                -      C1->ZN  R     OAI211_X2       1  0.008   0.030    0.402  
  FE_RC_2446_0/ZN           -      A->ZN   F     INV_X2          1  0.022   0.012    0.414  
  FE_RC_2445_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.008   0.012    0.426  
  reg_op1_reg[12]/D         -      D       R     DFF_X1          1  0.008   0.000    0.426  
#-----------------------------------------------------------------------------------------
Path 19: VIOLATED (-0.259 ns) Setup Check with Pin reg_next_pc_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.143 (P)    0.109 (P)
            Arrival:=    0.235        0.001

              Setup:-    0.031
      Required Time:=    0.204
       Launch Clock:=    0.001
          Data Path:+    0.463
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q     -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN          -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN     -      A->ZN   R     INV_X8         15  0.020   0.047    0.200  
  g200493/ZN              -      A1->ZN  F     NAND2_X4        3  0.031   0.022    0.222  
  FE_RC_1229_0/ZN         -      A1->ZN  R     NAND3_X4        3  0.013   0.022    0.244  
  g173946/ZN              -      A2->ZN  F     NAND2_X4        1  0.015   0.015    0.259  
  g175645/ZN              -      A2->ZN  R     NOR2_X4         1  0.007   0.027    0.286  
  g174038/ZN              -      A2->ZN  F     NAND2_X4        4  0.015   0.022    0.308  
  FE_OCPC2024_n_12029/Z   -      A->Z    F     BUF_X4          1  0.011   0.026    0.334  
  g174980_dup/ZN          -      A2->ZN  R     NAND2_X4        4  0.005   0.021    0.355  
  FE_OCPC2291_FE_RN_75/Z  -      A->Z    R     BUF_X2          1  0.014   0.024    0.379  
  g174237/ZN              -      A->ZN   F     INV_X2          2  0.007   0.008    0.387  
  g225/ZN                 -      B1->ZN  R     OAI21_X2        1  0.004   0.020    0.408  
  g223/ZN                 -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.422  
  g174026/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.016    0.438  
  g168649/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.451  
  g166282/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.463  
  reg_next_pc_reg[12]/D   -      D       R     DFF_X1          1  0.009   0.000    0.463  
#---------------------------------------------------------------------------------------
Path 20: VIOLATED (-0.259 ns) Setup Check with Pin reg_sh_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.031
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.427
              Slack:=   -0.259

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.208  
  g168781/ZN               -      A1->ZN  R     AND2_X4        22  0.028   0.086    0.293  
  g167843/ZN               -      A1->ZN  F     NAND2_X2        1  0.050   0.024    0.318  
  FE_RC_1876_0/ZN          -      A4->ZN  R     NAND4_X4        1  0.017   0.028    0.345  
  g165712/ZN               -      A2->ZN  F     NOR2_X4         1  0.015   0.016    0.362  
  FE_RC_1119_0/ZN          -      A3->ZN  R     NAND4_X4        2  0.008   0.031    0.393  
  g165119/ZN               -      A->ZN   F     INV_X1          1  0.021   0.009    0.402  
  g162984/ZN               -      B1->ZN  R     OAI21_X1        1  0.007   0.026    0.428  
  reg_sh_reg[2]/D          -      D       R     DFF_X1          1  0.019   0.000    0.428  
#----------------------------------------------------------------------------------------
Path 21: VIOLATED (-0.259 ns) Setup Check with Pin reg_next_pc_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.038
      Required Time:=    0.192
       Launch Clock:=    0.001
          Data Path:+    0.450
              Slack:=   -0.259

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                   -      CK->Q   F     DFF_X1          2  0.072   0.107    0.108  
  FE_RC_609_0/ZN                        -      A1->ZN  R     NAND2_X4        4  0.012   0.038    0.146  
  FE_OFC30_n_13860/Z                    -      A->Z    R     BUF_X8         14  0.029   0.042    0.188  
  FE_RC_51_0/ZN                         -      A->ZN   F     INV_X2          1  0.020   0.013    0.201  
  FE_RC_49_0/ZN                         -      A2->ZN  R     NAND2_X4        1  0.008   0.016    0.217  
  FE_RC_48_0/ZN                         -      A1->ZN  F     NAND2_X4        3  0.009   0.016    0.232  
  g37/ZN                                -      A1->ZN  R     NOR2_X4         2  0.009   0.028    0.260  
  g36/ZN                                -      A->ZN   F     INV_X2          2  0.020   0.013    0.274  
  FE_RC_58_0/ZN                         -      B1->ZN  R     AOI21_X4        1  0.008   0.027    0.301  
  g107/ZN                               -      A2->ZN  F     NAND2_X4        4  0.023   0.021    0.322  
  g174906/ZN                            -      A1->ZN  R     NAND2_X4        2  0.010   0.019    0.341  
  g192226_dup1/ZN                       -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.356  
  FE_OCPC2089_FE_RN_89/ZN               -      A->ZN   R     INV_X4          4  0.009   0.020    0.376  
  FE_RC_2383_0/ZN                       -      B2->ZN  F     OAI21_X2        1  0.012   0.015    0.391  
  add_1564_33_Y_add_1555_32_g180265/ZN  -      A->ZN   R     INV_X1          2  0.008   0.016    0.407  
  g188543/ZN                            -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.421  
  g188542/ZN                            -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.434  
  g188541/ZN                            -      A1->ZN  F     NAND3_X1        1  0.009   0.016    0.450  
  reg_next_pc_reg[28]/D                 -      D       F     DFF_X1          1  0.011   0.000    0.450  
#-----------------------------------------------------------------------------------------------------
Path 22: VIOLATED (-0.258 ns) Setup Check with Pin reg_op1_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.028
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.427
              Slack:=   -0.258

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[15]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.098    0.100  
  FE_OCPC2010_n_7848/ZN     -      A->ZN   F     INV_X4          2  0.024   0.013    0.113  
  FE_OCPC2011_n_7848/ZN     -      A->ZN   R     INV_X4          4  0.009   0.022    0.135  
  FE_OCPC2014_n_7848/ZN     -      A->ZN   F     INV_X4          3  0.014   0.012    0.146  
  g187595/ZN                -      A2->ZN  R     NOR2_X1         2  0.006   0.060    0.206  
  g169143_dup/ZN            -      A2->ZN  R     AND2_X4         1  0.046   0.055    0.261  
  g168919/ZN                -      A->ZN   F     INV_X16        26  0.021   0.020    0.281  
  g186277/ZN                -      A1->ZN  R     OAI22_X2        1  0.012   0.040    0.321  
  g165887/ZN                -      A1->ZN  F     NOR2_X4         1  0.040   0.011    0.332  
  FE_RC_2644_0/ZN           -      A2->ZN  R     NAND4_X4        1  0.011   0.027    0.359  
  g164745/ZN                -      A2->ZN  F     NOR2_X4         1  0.019   0.016    0.375  
  g161514/ZN                -      C1->ZN  R     OAI211_X2       1  0.008   0.030    0.405  
  g161469/ZN                -      A->ZN   F     INV_X2          1  0.022   0.011    0.416  
  FE_RC_876_0/ZN            -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.428  
  reg_op1_reg[8]/D          -      D       R     DFF_X1          1  0.008   0.000    0.428  
#-----------------------------------------------------------------------------------------
Path 23: VIOLATED (-0.258 ns) Setup Check with Pin reg_op1_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.031
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.425
              Slack:=   -0.258

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.043    0.299  
  g186421/ZN                -      B1->ZN  R     OAI22_X1        1  0.030   0.049    0.348  
  FE_RC_898_0/ZN            -      A1->ZN  F     NOR2_X1         1  0.031   0.015    0.363  
  FE_RC_2712_0/ZN           -      A2->ZN  R     NAND3_X2        1  0.011   0.027    0.390  
  g178514/ZN                -      A1->ZN  F     NOR2_X4         1  0.018   0.010    0.399  
  FE_RC_2575_0/ZN           -      C1->ZN  R     OAI211_X2       1  0.007   0.027    0.427  
  reg_op1_reg[16]/D         -      D       R     DFF_X1          1  0.020   0.000    0.427  
#-----------------------------------------------------------------------------------------
Path 24: VIOLATED (-0.258 ns) Setup Check with Pin reg_op2_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.024
      Required Time:=    0.176
       Launch Clock:=    0.001
          Data Path:+    0.433
              Slack:=   -0.258

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN            -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1799_n_7838/ZN              -      A->ZN   R     INV_X2          2  0.018   0.025    0.120  
  FE_OCPC1802_FE_OFN39605_n_7838/ZN  -      A->ZN   F     INV_X4          4  0.013   0.015    0.135  
  g194549/ZN                         -      A1->ZN  F     AND3_X4         4  0.008   0.037    0.173  
  g168793/ZN                         -      A1->ZN  R     NAND2_X4        4  0.011   0.022    0.195  
  g168566/ZN                         -      A->ZN   F     INV_X8         29  0.016   0.028    0.223  
  g167403/ZN                         -      A1->ZN  R     NAND2_X2        1  0.017   0.020    0.242  
  g166156/ZN                         -      A2->ZN  F     NAND4_X2        1  0.010   0.028    0.271  
  g165750/ZN                         -      A2->ZN  R     NOR2_X2         1  0.016   0.039    0.310  
  g165219/ZN                         -      A2->ZN  F     NAND2_X2        1  0.022   0.034    0.344  
  g165160/ZN                         -      A2->ZN  R     NOR2_X2         1  0.020   0.043    0.387  
  g176574/ZN                         -      A1->ZN  F     NOR2_X1         1  0.024   0.011    0.398  
  g180671/ZN                         -      A1->ZN  R     NOR2_X1         1  0.008   0.022    0.420  
  g180670/ZN                         -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.434  
  reg_op2_reg[16]/D                  -      D       F     DFF_X1          1  0.008   0.000    0.434  
#--------------------------------------------------------------------------------------------------
Path 25: VIOLATED (-0.258 ns) Setup Check with Pin reg_op1_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.029
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.425
              Slack:=   -0.258

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.039    0.296  
  g166485/ZN                -      B1->ZN  R     OAI22_X2        1  0.030   0.049    0.345  
  g165880/ZN                -      A1->ZN  F     NOR2_X2         1  0.032   0.016    0.361  
  FE_RC_867_0/ZN            -      A3->ZN  R     NAND3_X4        1  0.011   0.030    0.391  
  FE_RC_2602_0/ZN           -      B1->ZN  F     OAI21_X4        1  0.018   0.018    0.409  
  FE_RC_2601_0/ZN           -      A1->ZN  R     NAND3_X2        1  0.011   0.018    0.427  
  reg_op1_reg[7]/D          -      D       R     DFF_X1          1  0.013   0.000    0.427  
#-----------------------------------------------------------------------------------------
Path 26: VIOLATED (-0.257 ns) Setup Check with Pin reg_op1_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.023
      Required Time:=    0.177
       Launch Clock:=    0.001
          Data Path:+    0.433
              Slack:=   -0.257

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   F     DFF_X1          3  0.070   0.107    0.109  
  g182434/ZN                -      A1->ZN  F     AND2_X4         5  0.013   0.038    0.147  
  g169385/ZN                -      A2->ZN  R     NAND2_X4        2  0.011   0.024    0.171  
  g169165/ZN                -      A->ZN   F     INV_X4          5  0.014   0.014    0.184  
  FE_RC_81_0/ZN             -      A1->ZN  F     AND2_X4         1  0.007   0.034    0.218  
  FE_RC_82_0/ZN             -      A->ZN   R     INV_X16        28  0.010   0.037    0.255  
  FE_RC_2767_0/ZN           -      A1->ZN  F     OAI22_X2        1  0.037   0.024    0.280  
  g165989/ZN                -      A1->ZN  R     NOR2_X2         1  0.014   0.033    0.312  
  FE_RC_2254_0/ZN           -      A4->ZN  F     NAND4_X4        1  0.022   0.033    0.345  
  g164769/ZN                -      A1->ZN  R     NOR2_X4         1  0.015   0.033    0.378  
  FE_RC_653_0/ZN            -      C1->ZN  F     OAI211_X2       1  0.021   0.021    0.398  
  g161482/ZN                -      A->ZN   R     INV_X1          1  0.017   0.022    0.420  
  g161319/ZN                -      A2->ZN  F     NAND2_X1        1  0.012   0.014    0.434  
  reg_op1_reg[25]/D         -      D       F     DFF_X1          1  0.006   0.000    0.434  
#-----------------------------------------------------------------------------------------
Path 27: VIOLATED (-0.257 ns) Setup Check with Pin mem_do_rinst_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_rinst_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.134 (P)
            Arrival:=    0.195        0.026

              Setup:-    0.027
      Required Time:=    0.167
       Launch Clock:=    0.026
          Data Path:+    0.398
              Slack:=   -0.257

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[23]/CK    -      CK      R     (arrival)      62  0.068       -    0.026  
  reg_op1_reg[23]/QN    -      CK->QN  F     DFF_X1          1  0.068   0.084    0.111  
  FE_OCPC2015_n_8126/Z  -      A->Z    F     BUF_X4          4  0.014   0.035    0.146  
  g175636/ZN            -      A1->ZN  R     NAND2_X4        3  0.010   0.018    0.164  
  g175637/ZN            -      A->ZN   F     INV_X2          1  0.012   0.008    0.172  
  g169558/ZN            -      A->ZN   R     AOI21_X2        1  0.004   0.047    0.219  
  FE_RC_1011_0/ZN       -      A2->ZN  F     NOR2_X4         1  0.031   0.012    0.231  
  FE_RC_92_0/ZN         -      A1->ZN  R     NAND3_X2        1  0.009   0.017    0.249  
  FE_RC_93_0/ZN         -      A->ZN   F     INV_X2          1  0.013   0.012    0.261  
  g194849/ZN            -      A3->ZN  R     NAND3_X4        2  0.007   0.025    0.285  
  g189282/ZN            -      A1->ZN  F     NAND2_X4        2  0.016   0.024    0.309  
  g173857/ZN            -      A1->ZN  R     NAND2_X4        1  0.014   0.016    0.326  
  g62/ZN                -      A1->ZN  F     NAND2_X4        1  0.010   0.012    0.338  
  g61/ZN                -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.353  
  FE_RC_1163_0/ZN       -      A->ZN   F     INV_X4          1  0.011   0.008    0.362  
  FE_RC_1161_0/ZN       -      B2->ZN  R     AOI21_X4        2  0.004   0.032    0.394  
  g178816/ZN            -      A1->ZN  F     NAND2_X4        2  0.024   0.018    0.412  
  FE_RC_2529_0/ZN       -      A1->ZN  R     NAND2_X2        1  0.010   0.013    0.425  
  mem_do_rinst_reg/D    -      D       R     DFFS_X1         1  0.008   0.000    0.425  
#-------------------------------------------------------------------------------------
Path 28: VIOLATED (-0.257 ns) Setup Check with Pin reg_op1_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.131 (P)    0.109 (P)
            Arrival:=    0.223        0.001

              Setup:-    0.028
      Required Time:=    0.194
       Launch Clock:=    0.001
          Data Path:+    0.450
              Slack:=   -0.257

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.037    0.293  
  g166960/ZN                -      B1->ZN  R     OAI22_X1        1  0.030   0.048    0.342  
  g165996/ZN                -      A1->ZN  F     NOR2_X1         1  0.031   0.016    0.357  
  FE_RC_2577_0/ZN           -      A2->ZN  R     NAND3_X2        1  0.011   0.025    0.383  
  g164770/ZN                -      A1->ZN  F     NOR2_X4         1  0.017   0.013    0.395  
  FE_RC_1869_0/ZN           -      C1->ZN  R     OAI211_X2       1  0.008   0.030    0.426  
  g161483/ZN                -      A->ZN   F     INV_X2          1  0.023   0.009    0.435  
  g161312/ZN                -      A2->ZN  R     NAND2_X1        1  0.007   0.017    0.451  
  reg_op1_reg[26]/D         -      D       R     DFF_X1          1  0.010   0.000    0.451  
#-----------------------------------------------------------------------------------------
Path 29: VIOLATED (-0.257 ns) Setup Check with Pin reg_op1_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.426
              Slack:=   -0.257

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[15]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.098    0.100  
  FE_OCPC2010_n_7848/ZN     -      A->ZN   F     INV_X4          2  0.024   0.013    0.113  
  FE_OCPC2011_n_7848/ZN     -      A->ZN   R     INV_X4          4  0.009   0.021    0.135  
  g186997/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.018    0.152  
  g169381/ZN                -      A1->ZN  R     NOR2_X4         4  0.009   0.033    0.185  
  FE_RC_2703_0/ZN           -      A->ZN   F     INV_X2          1  0.024   0.014    0.200  
  g168780/ZN                -      A2->ZN  R     NOR2_X4         1  0.009   0.035    0.234  
  FE_OCPC1748_n_2321/ZN     -      A->ZN   F     INV_X8          7  0.021   0.018    0.252  
  FE_OCPC1765_n_2321/Z      -      A->Z    F     BUF_X8          6  0.010   0.030    0.282  
  g186268/ZN                -      B1->ZN  R     OAI22_X2        1  0.007   0.038    0.320  
  g165851/ZN                -      A2->ZN  F     NOR2_X2         1  0.030   0.018    0.338  
  FE_RC_2699_0/ZN           -      A2->ZN  R     NAND4_X4        1  0.011   0.026    0.364  
  g164738/ZN                -      A1->ZN  F     NOR2_X4         1  0.018   0.013    0.377  
  g161533/ZN                -      C1->ZN  R     OAI211_X2       1  0.007   0.026    0.403  
  g161486/ZN                -      A->ZN   F     INV_X1          1  0.018   0.009    0.412  
  FE_RC_2447_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.006   0.016    0.428  
  reg_op1_reg[1]/D          -      D       R     DFF_X1          1  0.011   0.000    0.428  
#-----------------------------------------------------------------------------------------
Path 30: VIOLATED (-0.257 ns) Setup Check with Pin reg_next_pc_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.038
      Required Time:=    0.191
       Launch Clock:=    0.001
          Data Path:+    0.447
              Slack:=   -0.257

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                        -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC30_n_13860/Z                    -      A->Z    F     BUF_X8         14  0.020   0.039    0.192  
  FE_RC_2227_0/ZN                       -      A1->ZN  R     NAND2_X4        1  0.011   0.015    0.207  
  FE_RC_2226_0/ZN                       -      A1->ZN  F     NAND2_X4        3  0.009   0.014    0.221  
  g184891/ZN                            -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.236  
  FE_DBTC11_n_24039/ZN                  -      A->ZN   F     INV_X4          2  0.010   0.009    0.245  
  FE_RC_781_0/ZN                        -      A1->ZN  R     NAND3_X4        1  0.005   0.014    0.259  
  FE_RC_605_0/ZN                        -      A2->ZN  F     NAND3_X4        2  0.012   0.023    0.282  
  g174038/ZN                            -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.306  
  FE_RC_725_0/ZN                        -      A1->ZN  F     NAND3_X4        2  0.016   0.025    0.331  
  FE_RC_2092_0/ZN                       -      A1->ZN  R     NAND2_X4        3  0.014   0.025    0.356  
  g183600_dup/ZN                        -      A1->ZN  F     NAND2_X4        8  0.016   0.023    0.379  
  add_1564_33_Y_add_1555_32_g180325/ZN  -      A1->ZN  R     NAND2_X1        2  0.014   0.026    0.405  
  g175143/ZN                            -      A2->ZN  F     NAND2_X2        1  0.018   0.015    0.421  
  FE_RC_760_0/ZN                        -      A1->ZN  R     NAND2_X2        1  0.007   0.012    0.432  
  FE_RC_672_0/ZN                        -      A1->ZN  F     NAND3_X1        1  0.008   0.015    0.448  
  reg_next_pc_reg[26]/D                 -      D       F     DFF_X1          1  0.010   0.000    0.448  
#-----------------------------------------------------------------------------------------------------
Path 31: VIOLATED (-0.257 ns) Setup Check with Pin reg_next_pc_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.142 (P)    0.109 (P)
            Arrival:=    0.234        0.001

              Setup:-    0.036
      Required Time:=    0.198
       Launch Clock:=    0.001
          Data Path:+    0.454
              Slack:=   -0.257

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN    -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC561_n_13860/Z    -      A->Z    R     BUF_X16        10  0.018   0.029    0.213  
  g192561/ZN             -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.229  
  g174961/ZN             -      A1->ZN  R     NAND3_X4        5  0.009   0.022    0.251  
  FE_RC_2637_0/ZN        -      A1->ZN  R     AND2_X4         2  0.017   0.037    0.288  
  FE_RC_846_0_dup1/ZN    -      A1->ZN  F     NAND3_X4        1  0.012   0.019    0.307  
  FE_RC_2093_0/ZN        -      A2->ZN  R     NOR2_X4         1  0.011   0.029    0.336  
  FE_RC_2092_0/ZN        -      A2->ZN  F     NAND2_X4        3  0.015   0.022    0.358  
  g183600/ZN             -      A2->ZN  R     NAND2_X4        3  0.012   0.021    0.379  
  FE_RC_2701_0/ZN        -      A1->ZN  F     NAND3_X2        2  0.012   0.019    0.398  
  FE_RC_2108_0/ZN        -      A2->ZN  R     NAND2_X1        1  0.011   0.019    0.417  
  FE_RC_2107_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.430  
  g175096/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.443  
  FE_RC_2375_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.455  
  reg_next_pc_reg[30]/D  -      D       F     DFF_X1          1  0.007   0.000    0.455  
#--------------------------------------------------------------------------------------
Path 32: VIOLATED (-0.256 ns) Setup Check with Pin reg_next_pc_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.095 (P)    0.109 (P)
            Arrival:=    0.187        0.001

              Setup:-    0.028
      Required Time:=    0.159
       Launch Clock:=    0.001
          Data Path:+    0.415
              Slack:=   -0.256

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC30_n_13860/Z     -      A->Z    F     BUF_X8         14  0.020   0.039    0.192  
  FE_RC_2227_0/ZN        -      A1->ZN  R     NAND2_X4        1  0.011   0.015    0.207  
  FE_RC_2226_0/ZN        -      A1->ZN  F     NAND2_X4        3  0.009   0.014    0.221  
  g184891/ZN             -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.236  
  FE_DBTC11_n_24039/ZN   -      A->ZN   F     INV_X4          2  0.010   0.009    0.245  
  FE_RC_781_0/ZN         -      A1->ZN  R     NAND3_X4        1  0.005   0.014    0.259  
  FE_RC_605_0/ZN         -      A2->ZN  F     NAND3_X4        2  0.012   0.023    0.282  
  g174038/ZN             -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.306  
  FE_OCPC2017_n_12029/Z  -      A->Z    R     BUF_X4          1  0.016   0.023    0.330  
  g174980/ZN             -      A2->ZN  F     NAND2_X4        3  0.007   0.015    0.345  
  g180304/ZN             -      A1->ZN  R     NAND2_X4        2  0.008   0.012    0.357  
  FE_RC_1288_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.008   0.013    0.370  
  FE_RC_1287_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.383  
  FE_RC_1286_0/ZN        -      A1->ZN  F     NAND3_X1        1  0.009   0.018    0.401  
  g166281/ZN             -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.416  
  reg_next_pc_reg[11]/D  -      D       R     DFF_X1          1  0.009   0.000    0.416  
#--------------------------------------------------------------------------------------
Path 33: VIOLATED (-0.256 ns) Setup Check with Pin reg_op1_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.132 (P)    0.109 (P)
            Arrival:=    0.224        0.001

              Setup:-    0.029
      Required Time:=    0.195
       Launch Clock:=    0.001
          Data Path:+    0.450
              Slack:=   -0.256

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.042    0.299  
  g166911/ZN                -      B1->ZN  R     OAI22_X1        1  0.030   0.048    0.347  
  g165961/ZN                -      A1->ZN  F     NOR2_X1         1  0.031   0.012    0.359  
  FE_RC_2799_0/ZN           -      A3->ZN  R     NAND3_X1        1  0.009   0.025    0.383  
  g164765/ZN                -      A1->ZN  F     NOR2_X2         1  0.016   0.011    0.395  
  g161523/ZN                -      C1->ZN  R     OAI211_X1       1  0.007   0.029    0.424  
  g161478/ZN                -      A->ZN   F     INV_X1          1  0.021   0.013    0.437  
  g161308/ZN                -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.452  
  reg_op1_reg[21]/D         -      D       R     DFF_X1          1  0.010   0.000    0.452  
#-----------------------------------------------------------------------------------------
Path 34: VIOLATED (-0.256 ns) Setup Check with Pin reg_next_pc_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.140 (P)    0.109 (P)
            Arrival:=    0.232        0.001

              Setup:-    0.030
      Required Time:=    0.203
       Launch Clock:=    0.001
          Data Path:+    0.458
              Slack:=   -0.256

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC30_n_13860/Z     -      A->Z    F     BUF_X8         14  0.020   0.039    0.192  
  FE_RC_2227_0/ZN        -      A1->ZN  R     NAND2_X4        1  0.011   0.015    0.207  
  FE_RC_2226_0/ZN        -      A1->ZN  F     NAND2_X4        3  0.009   0.014    0.221  
  g184891/ZN             -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.236  
  FE_DBTC11_n_24039/ZN   -      A->ZN   F     INV_X4          2  0.010   0.009    0.245  
  FE_RC_781_0/ZN         -      A1->ZN  R     NAND3_X4        1  0.005   0.014    0.259  
  FE_RC_605_0/ZN         -      A2->ZN  F     NAND3_X4        2  0.012   0.023    0.282  
  g174038/ZN             -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.306  
  FE_RC_725_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.016   0.025    0.331  
  FE_RC_2092_0/ZN        -      A1->ZN  R     NAND2_X4        3  0.014   0.025    0.356  
  g183600_dup/ZN         -      A1->ZN  F     NAND2_X4        8  0.016   0.024    0.380  
  g180330/ZN             -      B1->ZN  R     AOI21_X2        2  0.014   0.030    0.410  
  FE_RC_2716_0/ZN        -      A->ZN   F     INV_X1          1  0.023   0.009    0.419  
  FE_RC_2715_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.433  
  FE_RC_2714_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.009   0.014    0.447  
  g173995/ZN             -      A->ZN   R     INV_X1          1  0.009   0.012    0.458  
  reg_next_pc_reg[23]/D  -      D       R     DFF_X1          1  0.006   0.000    0.458  
#--------------------------------------------------------------------------------------
Path 35: VIOLATED (-0.256 ns) Setup Check with Pin reg_next_pc_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.140 (P)    0.109 (P)
            Arrival:=    0.232        0.001

              Setup:-    0.038
      Required Time:=    0.194
       Launch Clock:=    0.001
          Data Path:+    0.449
              Slack:=   -0.256

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                        -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC30_n_13860/Z                    -      A->Z    F     BUF_X8         14  0.020   0.039    0.192  
  FE_RC_2227_0/ZN                       -      A1->ZN  R     NAND2_X4        1  0.011   0.015    0.207  
  FE_RC_2226_0/ZN                       -      A1->ZN  F     NAND2_X4        3  0.009   0.014    0.221  
  g184891/ZN                            -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.236  
  FE_DBTC11_n_24039/ZN                  -      A->ZN   F     INV_X4          2  0.010   0.009    0.245  
  FE_RC_781_0/ZN                        -      A1->ZN  R     NAND3_X4        1  0.005   0.014    0.259  
  FE_RC_605_0/ZN                        -      A2->ZN  F     NAND3_X4        2  0.012   0.023    0.282  
  g174038/ZN                            -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.306  
  FE_RC_725_0/ZN                        -      A1->ZN  F     NAND3_X4        2  0.016   0.025    0.331  
  FE_RC_2092_0/ZN                       -      A1->ZN  R     NAND2_X4        3  0.014   0.025    0.356  
  g183600_dup/ZN                        -      A1->ZN  F     NAND2_X4        8  0.016   0.023    0.380  
  add_1564_33_Y_add_1555_32_g180326/ZN  -      A1->ZN  R     NAND2_X2        2  0.014   0.018    0.398  
  FE_RC_2813_0/ZN                       -      A3->ZN  F     NAND3_X1        1  0.010   0.021    0.419  
  FE_RC_2251_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.434  
  FE_RC_2145_0/ZN                       -      A1->ZN  F     NAND3_X1        1  0.009   0.016    0.450  
  reg_next_pc_reg[25]/D                 -      D       F     DFF_X1          1  0.010   0.000    0.450  
#-----------------------------------------------------------------------------------------------------
Path 36: VIOLATED (-0.255 ns) Setup Check with Pin reg_op1_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.425
              Slack:=   -0.255

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[15]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.098    0.100  
  FE_OCPC2010_n_7848/ZN     -      A->ZN   F     INV_X4          2  0.024   0.013    0.113  
  FE_OCPC2012_n_7848/ZN     -      A->ZN   R     INV_X4          5  0.009   0.030    0.143  
  g169845/ZN                -      A2->ZN  F     NAND2_X4        2  0.021   0.019    0.162  
  g193752/ZN                -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.185  
  g199524/ZN                -      A1->ZN  R     AND2_X4         2  0.015   0.046    0.231  
  FE_OCPC768_n_39297/ZN     -      A->ZN   F     INV_X16        29  0.020   0.020    0.251  
  g199527/ZN                -      C1->ZN  R     OAI222_X2       1  0.012   0.063    0.314  
  g165532/ZN                -      A1->ZN  F     NOR2_X4         1  0.056   0.013    0.327  
  FE_RC_988_0/ZN            -      A3->ZN  R     NAND4_X4        1  0.014   0.025    0.352  
  g178510/ZN                -      A2->ZN  F     NOR2_X4         1  0.015   0.014    0.366  
  FE_RC_2229_0/ZN           -      B1->ZN  R     OAI21_X1        1  0.007   0.028    0.394  
  FE_RC_1330_0/ZN           -      A->ZN   F     INV_X1          1  0.021   0.015    0.409  
  FE_RC_2334_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.009   0.017    0.426  
  reg_op1_reg[17]/D         -      D       R     DFF_X1          1  0.012   0.000    0.426  
#-----------------------------------------------------------------------------------------
Path 37: VIOLATED (-0.255 ns) Setup Check with Pin reg_next_pc_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.109 (P)
            Arrival:=    0.231        0.001

              Setup:-    0.038
      Required Time:=    0.193
       Launch Clock:=    0.001
          Data Path:+    0.448
              Slack:=   -0.255

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                        -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC30_n_13860/Z                    -      A->Z    F     BUF_X8         14  0.020   0.039    0.192  
  FE_RC_2227_0/ZN                       -      A1->ZN  R     NAND2_X4        1  0.011   0.015    0.207  
  FE_RC_2226_0/ZN                       -      A1->ZN  F     NAND2_X4        3  0.009   0.014    0.221  
  g184891/ZN                            -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.236  
  FE_DBTC11_n_24039/ZN                  -      A->ZN   F     INV_X4          2  0.010   0.009    0.245  
  FE_RC_781_0/ZN                        -      A1->ZN  R     NAND3_X4        1  0.005   0.014    0.259  
  FE_RC_605_0/ZN                        -      A2->ZN  F     NAND3_X4        2  0.012   0.023    0.282  
  g174038/ZN                            -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.306  
  FE_RC_725_0/ZN                        -      A1->ZN  F     NAND3_X4        2  0.016   0.025    0.331  
  FE_RC_2092_0/ZN                       -      A1->ZN  R     NAND2_X4        3  0.014   0.025    0.356  
  g183600_dup/ZN                        -      A1->ZN  F     NAND2_X4        8  0.016   0.023    0.380  
  add_1564_33_Y_add_1555_32_g180329/ZN  -      A1->ZN  R     NAND2_X2        2  0.014   0.017    0.397  
  FE_RC_2340_0/ZN                       -      A2->ZN  F     NAND3_X1        1  0.009   0.020    0.417  
  FE_RC_765_0/ZN                        -      A1->ZN  R     NAND2_X1        1  0.010   0.016    0.433  
  FE_RC_764_0/ZN                        -      A1->ZN  F     NAND3_X1        1  0.009   0.016    0.449  
  reg_next_pc_reg[27]/D                 -      D       F     DFF_X1          1  0.010   0.000    0.449  
#-----------------------------------------------------------------------------------------------------
Path 38: VIOLATED (-0.255 ns) Setup Check with Pin reg_op2_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.029
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.424
              Slack:=   -0.255

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.208  
  g168781/ZN               -      A1->ZN  R     AND2_X4        22  0.028   0.082    0.289  
  g168030/ZN               -      A1->ZN  F     NAND2_X2        1  0.050   0.016    0.305  
  FE_RC_1934_0/ZN          -      A2->ZN  R     NAND4_X1        1  0.014   0.023    0.328  
  g165730/ZN               -      A1->ZN  F     NOR2_X1         1  0.015   0.012    0.339  
  FE_RC_210_0/ZN           -      A2->ZN  F     AND2_X2         1  0.007   0.036    0.375  
  FE_RC_229_0/ZN           -      A1->ZN  R     NAND2_X4        1  0.009   0.021    0.396  
  g198763/ZN               -      A1->ZN  F     NAND2_X2        1  0.013   0.012    0.408  
  FE_RC_1332_0/ZN          -      A2->ZN  R     NAND3_X1        1  0.008   0.017    0.425  
  reg_op2_reg[9]/D         -      D       R     DFF_X1          1  0.011   0.000    0.425  
#----------------------------------------------------------------------------------------
Path 39: VIOLATED (-0.255 ns) Setup Check with Pin reg_op1_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.425
              Slack:=   -0.255

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[15]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.098    0.100  
  FE_OCPC2010_n_7848/ZN     -      A->ZN   F     INV_X4          2  0.024   0.013    0.113  
  FE_OCPC2012_n_7848/ZN     -      A->ZN   R     INV_X4          5  0.009   0.030    0.143  
  g169845/ZN                -      A2->ZN  F     NAND2_X4        2  0.021   0.019    0.162  
  g193752/ZN                -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.185  
  g199524/ZN                -      A1->ZN  R     AND2_X4         2  0.015   0.046    0.231  
  FE_OCPC768_n_39297/ZN     -      A->ZN   F     INV_X16        29  0.020   0.020    0.251  
  g199528/ZN                -      C1->ZN  R     OAI222_X2       1  0.012   0.053    0.304  
  FE_RC_1143_0/ZN           -      A->ZN   F     INV_X2          1  0.047   0.010    0.314  
  FE_RC_2494_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.011   0.017    0.331  
  FE_RC_2493_0/ZN           -      A1->ZN  F     NOR2_X2         1  0.010   0.009    0.340  
  g165149/ZN                -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.359  
  g164772/ZN                -      A2->ZN  F     NOR2_X4         1  0.013   0.014    0.373  
  g161511/ZN                -      C1->ZN  R     OAI211_X2       1  0.007   0.030    0.402  
  g161466/ZN                -      A->ZN   F     INV_X2          1  0.022   0.009    0.412  
  FE_RC_2291_0/ZN           -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.426  
  reg_op1_reg[30]/D         -      D       R     DFF_X1          1  0.011   0.000    0.426  
#-----------------------------------------------------------------------------------------
Path 40: VIOLATED (-0.255 ns) Setup Check with Pin reg_op1_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.024
      Required Time:=    0.176
       Launch Clock:=    0.001
          Data Path:+    0.430
              Slack:=   -0.255

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[15]/QN  -      CK->QN  F     DFF_X1          2  0.070   0.095    0.096  
  FE_OCPC2010_n_7848/ZN     -      A->ZN   R     INV_X4          2  0.019   0.022    0.118  
  FE_OCPC2011_n_7848/ZN     -      A->ZN   F     INV_X4          4  0.012   0.014    0.132  
  g186997/ZN                -      A1->ZN  R     NAND2_X4        2  0.007   0.018    0.150  
  FE_DBTC20_n_26297/ZN      -      A->ZN   F     INV_X4          5  0.013   0.017    0.167  
  FE_RC_2461_0/ZN           -      A2->ZN  R     NAND3_X4        3  0.009   0.034    0.201  
  FE_OCPC729_n_2013/Z       -      A->Z    R     BUF_X4          6  0.025   0.039    0.240  
  g199548/ZN                -      A1->ZN  F     OAI22_X2        1  0.019   0.020    0.260  
  FE_RC_2722_0/ZN           -      A->ZN   R     INV_X2          1  0.011   0.016    0.276  
  FE_RC_2720_0/ZN           -      A2->ZN  F     NAND2_X2        1  0.009   0.013    0.289  
  FE_RC_2497_0/ZN           -      A1->ZN  R     NOR2_X2         1  0.007   0.025    0.314  
  FE_RC_2774_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.018   0.029    0.342  
  g164764/ZN                -      A1->ZN  R     NOR2_X4         1  0.016   0.034    0.376  
  FE_RC_715_0/ZN            -      C1->ZN  F     OAI211_X2       1  0.022   0.021    0.397  
  g161477/ZN                -      A->ZN   R     INV_X1          1  0.017   0.020    0.418  
  g190768/ZN                -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.431  
  reg_op1_reg[20]/D         -      D       F     DFF_X1          1  0.008   0.000    0.431  
#-----------------------------------------------------------------------------------------
Path 41: VIOLATED (-0.254 ns) Setup Check with Pin reg_next_pc_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.166 (P)    0.109 (P)
            Arrival:=    0.258        0.001

              Setup:-    0.038
      Required Time:=    0.221
       Launch Clock:=    0.001
          Data Path:+    0.474
              Slack:=   -0.254

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                        -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN                   -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC561_n_13860/Z                   -      A->Z    R     BUF_X16        10  0.018   0.029    0.213  
  g192561/ZN                            -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.229  
  g174961/ZN                            -      A1->ZN  R     NAND3_X4        5  0.009   0.022    0.251  
  FE_RC_2637_0/ZN                       -      A1->ZN  R     AND2_X4         2  0.017   0.037    0.288  
  FE_RC_846_0_dup1/ZN                   -      A1->ZN  F     NAND3_X4        1  0.012   0.019    0.307  
  FE_RC_2093_0/ZN                       -      A2->ZN  R     NOR2_X4         1  0.011   0.029    0.336  
  FE_RC_2092_0/ZN                       -      A2->ZN  F     NAND2_X4        3  0.015   0.022    0.358  
  g183600_dup/ZN                        -      A1->ZN  R     NAND2_X4        8  0.012   0.026    0.384  
  FE_OCPC2078_FE_RN_1/Z                 -      A->Z    R     BUF_X2          1  0.018   0.024    0.408  
  add_1564_33_Y_add_1555_32_g180328/ZN  -      A1->ZN  F     NAND2_X2        2  0.007   0.012    0.420  
  g174592/ZN                            -      A->ZN   R     INV_X1          1  0.008   0.012    0.433  
  g174591/ZN                            -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.444  
  FE_RC_1202_0/ZN                       -      A1->ZN  R     NAND3_X1        1  0.008   0.018    0.462  
  FE_RC_618_0/ZN                        -      A1->ZN  F     NAND2_X1        1  0.014   0.013    0.475  
  reg_next_pc_reg[21]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.475  
#-----------------------------------------------------------------------------------------------------
Path 42: VIOLATED (-0.254 ns) Setup Check with Pin reg_op2_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.025
      Required Time:=    0.176
       Launch Clock:=    0.001
          Data Path:+    0.429
              Slack:=   -0.254

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.072   0.098    0.099  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   F     INV_X2          5  0.023   0.027    0.125  
  g187981/ZN               -      A3->ZN  F     AND3_X4         8  0.015   0.050    0.175  
  g168805/ZN               -      A2->ZN  F     AND2_X4        22  0.014   0.062    0.237  
  g167671/ZN               -      A1->ZN  R     NAND2_X2        1  0.026   0.023    0.261  
  g166254/ZN               -      A4->ZN  F     NAND4_X2        1  0.013   0.037    0.297  
  g165722/ZN               -      A1->ZN  R     NOR2_X4         1  0.021   0.039    0.337  
  FE_RC_2815_0/ZN          -      A3->ZN  F     NAND4_X4        1  0.025   0.041    0.378  
  g163022/ZN               -      A1->ZN  R     AOI22_X2        1  0.021   0.032    0.409  
  FE_RC_68_0/ZN            -      A1->ZN  F     NAND2_X1        1  0.021   0.021    0.430  
  reg_op2_reg[6]/D         -      D       F     DFF_X1          1  0.011   0.000    0.430  
#----------------------------------------------------------------------------------------
Path 43: VIOLATED (-0.254 ns) Setup Check with Pin reg_op2_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.028
      Required Time:=    0.167
       Launch Clock:=    0.001
          Data Path:+    0.421
              Slack:=   -0.254

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.207  
  g168799/ZN               -      A1->ZN  F     NAND2_X4        5  0.028   0.027    0.233  
  FE_OFC383_n_2295/Z       -      A->Z    F     BUF_X8          8  0.015   0.035    0.268  
  FE_RC_1532_0/ZN          -      B1->ZN  R     OAI222_X2       1  0.010   0.047    0.315  
  g165612/ZN               -      A2->ZN  F     NOR2_X2         1  0.051   0.016    0.332  
  FE_RC_1059_0/ZN          -      A1->ZN  F     AND2_X2         1  0.014   0.032    0.364  
  FE_RC_1057_0/ZN          -      A2->ZN  R     NAND2_X4        1  0.007   0.023    0.387  
  g163031/ZN               -      A1->ZN  F     AOI22_X2        1  0.014   0.017    0.404  
  FE_RC_103_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.016   0.018    0.421  
  reg_op2_reg[17]/D        -      D       R     DFF_X1          1  0.009   0.000    0.421  
#----------------------------------------------------------------------------------------
Path 44: VIOLATED (-0.254 ns) Setup Check with Pin alu_out_q_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[21]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.132 (P)
            Arrival:=    0.200        0.024

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=    0.024
          Data Path:+    0.402
              Slack:=   -0.254

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[21]/CK   -      CK      R     (arrival)      62  0.068       -    0.024  
  reg_op1_reg[21]/QN   -      CK->QN  R     DFF_X1          1  0.068   0.086    0.110  
  FE_OFC369_n_8124/Z   -      A->Z    R     BUF_X4          7  0.014   0.038    0.147  
  FE_OFC372_n_8124/ZN  -      A->ZN   F     INV_X2          5  0.019   0.017    0.165  
  g195738_dup/ZN       -      A2->ZN  F     AND2_X2         1  0.010   0.033    0.198  
  FE_RC_2299_0/ZN      -      A2->ZN  R     NOR2_X4         2  0.007   0.026    0.224  
  FE_RC_1088_0/ZN      -      B1->ZN  F     OAI21_X2        1  0.014   0.016    0.239  
  g174274/ZN           -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.259  
  FE_RC_2239_0/ZN      -      A2->ZN  F     NAND3_X4        4  0.014   0.028    0.287  
  g174359/ZN           -      A->ZN   R     AOI21_X4        3  0.016   0.050    0.338  
  FE_RC_2435_0/ZN      -      B1->ZN  F     OAI21_X4        4  0.029   0.021    0.359  
  g174145/ZN           -      A->ZN   R     INV_X2          1  0.012   0.012    0.371  
  g169/ZN              -      A1->ZN  F     NAND2_X1        1  0.006   0.012    0.383  
  g174142/ZN           -      A2->ZN  R     NAND2_X1        1  0.007   0.017    0.400  
  g165057/ZN           -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.412  
  g163029/ZN           -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.426  
  alu_out_q_reg[27]/D  -      D       R     DFF_X1          1  0.009   0.000    0.426  
#------------------------------------------------------------------------------------
Path 45: VIOLATED (-0.254 ns) Setup Check with Pin latched_branch_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) latched_branch_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.134 (P)
            Arrival:=    0.201        0.026

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=    0.026
          Data Path:+    0.399
              Slack:=   -0.254

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[23]/CK    -      CK      R     (arrival)      62  0.068       -    0.026  
  reg_op1_reg[23]/QN    -      CK->QN  F     DFF_X1          1  0.068   0.084    0.111  
  FE_OCPC2015_n_8126/Z  -      A->Z    F     BUF_X4          4  0.014   0.035    0.146  
  g175636/ZN            -      A1->ZN  R     NAND2_X4        3  0.010   0.018    0.164  
  g175637/ZN            -      A->ZN   F     INV_X2          1  0.012   0.008    0.172  
  g169558/ZN            -      A->ZN   R     AOI21_X2        1  0.004   0.047    0.219  
  FE_RC_1011_0/ZN       -      A2->ZN  F     NOR2_X4         1  0.031   0.012    0.231  
  FE_RC_92_0/ZN         -      A1->ZN  R     NAND3_X2        1  0.009   0.017    0.249  
  FE_RC_93_0/ZN         -      A->ZN   F     INV_X2          1  0.013   0.012    0.261  
  g194849/ZN            -      A3->ZN  R     NAND3_X4        2  0.007   0.025    0.285  
  g189282/ZN            -      A1->ZN  F     NAND2_X4        2  0.016   0.024    0.309  
  g173857/ZN            -      A1->ZN  R     NAND2_X4        1  0.014   0.016    0.326  
  g62/ZN                -      A1->ZN  F     NAND2_X4        1  0.010   0.012    0.338  
  g61/ZN                -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.353  
  FE_RC_1163_0/ZN       -      A->ZN   F     INV_X4          1  0.011   0.008    0.362  
  FE_RC_1161_0/ZN       -      B2->ZN  R     AOI21_X4        2  0.004   0.032    0.394  
  g178816/ZN            -      A1->ZN  F     NAND2_X4        2  0.024   0.018    0.412  
  g161235/ZN            -      A1->ZN  R     NAND2_X2        1  0.010   0.014    0.426  
  latched_branch_reg/D  -      D       R     DFF_X1          1  0.010   0.000    0.426  
#-------------------------------------------------------------------------------------
Path 46: VIOLATED (-0.254 ns) Setup Check with Pin reg_op2_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.025
      Required Time:=    0.176
       Launch Clock:=    0.001
          Data Path:+    0.429
              Slack:=   -0.254

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.072   0.098    0.099  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   F     INV_X2          5  0.023   0.027    0.125  
  g187981/ZN               -      A3->ZN  F     AND3_X4         8  0.015   0.050    0.175  
  g168805/ZN               -      A2->ZN  F     AND2_X4        22  0.014   0.062    0.237  
  g167986/ZN               -      A1->ZN  R     NAND2_X1        1  0.026   0.033    0.270  
  FE_RC_2848_0/ZN          -      A1->ZN  F     NAND4_X4        1  0.019   0.027    0.297  
  g165720/ZN               -      A2->ZN  R     NOR2_X4         1  0.016   0.041    0.338  
  FE_RC_42_0/ZN            -      A2->ZN  F     NAND4_X4        1  0.023   0.039    0.377  
  g163021/ZN               -      A1->ZN  R     AOI22_X2        1  0.022   0.032    0.409  
  FE_RC_23_0/ZN            -      A1->ZN  F     NAND2_X1        1  0.021   0.021    0.430  
  reg_op2_reg[5]/D         -      D       F     DFF_X1          1  0.011   0.000    0.430  
#----------------------------------------------------------------------------------------
Path 47: VIOLATED (-0.254 ns) Setup Check with Pin reg_next_pc_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.141 (P)    0.109 (P)
            Arrival:=    0.233        0.001

              Setup:-    0.040
      Required Time:=    0.193
       Launch Clock:=    0.001
          Data Path:+    0.446
              Slack:=   -0.254

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   F     DFF_X1          2  0.072   0.107    0.108  
  FE_RC_609_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.012   0.038    0.146  
  FE_OFC30_n_13860/Z     -      A->Z    R     BUF_X8         14  0.029   0.042    0.188  
  FE_RC_51_0/ZN          -      A->ZN   F     INV_X2          1  0.020   0.013    0.201  
  FE_RC_49_0/ZN          -      A2->ZN  R     NAND2_X4        1  0.008   0.016    0.217  
  FE_RC_48_0/ZN          -      A1->ZN  F     NAND2_X4        3  0.009   0.016    0.232  
  g37/ZN                 -      A1->ZN  R     NOR2_X4         2  0.009   0.028    0.260  
  g36/ZN                 -      A->ZN   F     INV_X2          2  0.020   0.013    0.274  
  FE_RC_58_0/ZN          -      B1->ZN  R     AOI21_X4        1  0.008   0.027    0.301  
  g107/ZN                -      A2->ZN  F     NAND2_X4        4  0.023   0.021    0.322  
  g174906/ZN             -      A1->ZN  R     NAND2_X4        2  0.010   0.019    0.341  
  g192226_dup/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.018    0.359  
  g175242/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.374  
  FE_RC_2323_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.387  
  FE_RC_2324_0/ZN        -      A->ZN   R     INV_X1          2  0.007   0.016    0.403  
  FE_RC_2220_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.417  
  FE_RC_2219_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.431  
  FE_RC_2218_0/ZN        -      A1->ZN  F     NAND3_X1        1  0.010   0.016    0.447  
  reg_next_pc_reg[29]/D  -      D       F     DFF_X1          1  0.015   0.000    0.447  
#--------------------------------------------------------------------------------------
Path 48: VIOLATED (-0.254 ns) Setup Check with Pin reg_next_pc_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.134 (P)    0.109 (P)
            Arrival:=    0.227        0.001

              Setup:-    0.038
      Required Time:=    0.188
       Launch Clock:=    0.001
          Data Path:+    0.441
              Slack:=   -0.254

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN    -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC561_n_13860/Z    -      A->Z    R     BUF_X16        10  0.018   0.029    0.213  
  g192561/ZN             -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.229  
  g174961/ZN             -      A1->ZN  R     NAND3_X4        5  0.009   0.022    0.251  
  FE_RC_2637_0/ZN        -      A1->ZN  R     AND2_X4         2  0.017   0.037    0.288  
  FE_RC_846_0_dup1/ZN    -      A1->ZN  F     NAND3_X4        1  0.012   0.019    0.307  
  FE_RC_2093_0/ZN        -      A2->ZN  R     NOR2_X4         1  0.011   0.029    0.336  
  FE_RC_2092_0/ZN        -      A2->ZN  F     NAND2_X4        3  0.015   0.022    0.358  
  g183600_dup1/ZN        -      A2->ZN  R     NAND2_X4        3  0.012   0.027    0.385  
  g180317/ZN             -      A->ZN   F     INV_X4          3  0.016   0.010    0.395  
  FE_RC_2198_0/ZN        -      C1->ZN  R     OAI211_X2       1  0.006   0.026    0.420  
  FE_RC_2191_0/ZN        -      A2->ZN  F     NAND3_X1        1  0.018   0.022    0.442  
  reg_next_pc_reg[18]/D  -      D       F     DFF_X1          1  0.010   0.000    0.442  
#--------------------------------------------------------------------------------------
Path 49: VIOLATED (-0.254 ns) Setup Check with Pin reg_next_pc_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.140 (P)    0.109 (P)
            Arrival:=    0.232        0.001

              Setup:-    0.032
      Required Time:=    0.199
       Launch Clock:=    0.001
          Data Path:+    0.452
              Slack:=   -0.254

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                     -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC30_n_13860/Z                 -      A->Z    F     BUF_X8         14  0.020   0.039    0.192  
  FE_RC_2227_0/ZN                    -      A1->ZN  R     NAND2_X4        1  0.011   0.015    0.207  
  FE_RC_2226_0/ZN                    -      A1->ZN  F     NAND2_X4        3  0.009   0.014    0.221  
  g184891/ZN                         -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.236  
  FE_DBTC11_n_24039/ZN               -      A->ZN   F     INV_X4          2  0.010   0.009    0.245  
  FE_RC_781_0/ZN                     -      A1->ZN  R     NAND3_X4        1  0.005   0.014    0.259  
  FE_RC_605_0/ZN                     -      A2->ZN  F     NAND3_X4        2  0.012   0.023    0.282  
  g174038/ZN                         -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.306  
  FE_RC_725_0/ZN                     -      A1->ZN  F     NAND3_X4        2  0.016   0.025    0.331  
  g180320/ZN                         -      A1->ZN  R     NAND2_X4        1  0.014   0.017    0.348  
  g175218/ZN                         -      A1->ZN  F     NAND2_X4        2  0.009   0.015    0.363  
  FE_RC_2358_0/ZN                    -      A->ZN   R     INV_X2          3  0.010   0.023    0.386  
  add_1564_33_Y_add_1555_32_g962/ZN  -      B1->ZN  F     OAI21_X2        2  0.015   0.016    0.402  
  g174191/ZN                         -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.417  
  g175175/ZN                         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.429  
  FE_RC_2105_0/ZN                    -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.453  
  reg_next_pc_reg[20]/D              -      D       R     DFF_X1          1  0.017   0.000    0.453  
#--------------------------------------------------------------------------------------------------
Path 50: VIOLATED (-0.253 ns) Setup Check with Pin reg_op1_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.029
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.418
              Slack:=   -0.253

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[15]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.098    0.100  
  FE_OCPC2010_n_7848/ZN     -      A->ZN   F     INV_X4          2  0.024   0.013    0.113  
  FE_OCPC2011_n_7848/ZN     -      A->ZN   R     INV_X4          4  0.009   0.021    0.135  
  g186997/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.018    0.152  
  g169381/ZN                -      A1->ZN  R     NOR2_X4         4  0.009   0.033    0.185  
  FE_RC_2703_0/ZN           -      A->ZN   F     INV_X2          1  0.024   0.014    0.200  
  g168780/ZN                -      A2->ZN  R     NOR2_X4         1  0.009   0.035    0.234  
  FE_OCPC1748_n_2321/ZN     -      A->ZN   F     INV_X8          7  0.021   0.018    0.252  
  FE_OCPC1765_n_2321/Z      -      A->Z    F     BUF_X8          6  0.010   0.030    0.282  
  g195519/ZN                -      B1->ZN  R     OAI22_X2        1  0.007   0.034    0.316  
  g166434/ZN                -      A->ZN   F     INV_X1          1  0.027   0.011    0.327  
  FE_RC_2734_0/ZN           -      A2->ZN  R     NAND3_X1        1  0.008   0.022    0.349  
  g179393/ZN                -      A1->ZN  F     NOR2_X2         1  0.015   0.016    0.365  
  g164759/ZN                -      A1->ZN  R     NAND3_X2        1  0.008   0.022    0.387  
  FE_RC_902_0/ZN            -      A2->ZN  F     NAND2_X2        1  0.017   0.017    0.404  
  FE_RC_2333_0/ZN           -      A1->ZN  R     NAND3_X1        1  0.008   0.016    0.419  
  reg_op1_reg[0]/D          -      D       R     DFF_X1          1  0.012   0.000    0.419  
#-----------------------------------------------------------------------------------------
Path 51: VIOLATED (-0.253 ns) Setup Check with Pin reg_op1_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[18]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.200       -0.001

              Setup:-    0.028
      Required Time:=    0.171
       Launch Clock:=   -0.001
          Data Path:+    0.425
              Slack:=   -0.253

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK  -      CK      R     (arrival)      60  0.070       -   -0.001  
  decoded_imm_j_reg[18]/QN  -      CK->QN  R     DFF_X1          1  0.070   0.086    0.085  
  FE_OCPC2038_n_7851/Z      -      A->Z    R     BUF_X4          4  0.014   0.033    0.118  
  g187596/ZN                -      A1->ZN  R     AND2_X4         7  0.015   0.051    0.169  
  g169384_dup/ZN            -      A2->ZN  F     NAND2_X2        1  0.024   0.020    0.189  
  g169144/ZN                -      A1->ZN  R     NOR2_X4         6  0.010   0.052    0.242  
  FE_OFC627_n_2016/ZN       -      A->ZN   F     INV_X2          5  0.042   0.029    0.271  
  FE_RC_1853_0/ZN           -      B1->ZN  R     OAI21_X2        1  0.018   0.033    0.304  
  g166790/ZN                -      A->ZN   F     INV_X2          1  0.020   0.007    0.311  
  FE_RC_52_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.006   0.017    0.328  
  g165687/ZN                -      A1->ZN  F     NOR2_X2         1  0.013   0.009    0.338  
  g165266/ZN                -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.356  
  g164763/ZN                -      A2->ZN  F     NOR2_X4         1  0.013   0.014    0.370  
  FE_RC_630_0/ZN            -      C1->ZN  R     OAI211_X2       1  0.007   0.029    0.399  
  FE_RC_2798_0/ZN           -      A->ZN   F     INV_X2          1  0.022   0.013    0.413  
  FE_RC_2797_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.008   0.012    0.425  
  reg_op1_reg[19]/D         -      D       R     DFF_X1          1  0.008   0.000    0.425  
#-----------------------------------------------------------------------------------------
Path 52: VIOLATED (-0.253 ns) Setup Check with Pin reg_next_pc_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.140 (P)    0.109 (P)
            Arrival:=    0.233        0.001

              Setup:-    0.037
      Required Time:=    0.196
       Launch Clock:=    0.001
          Data Path:+    0.448
              Slack:=   -0.253

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN    -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC561_n_13860/Z    -      A->Z    R     BUF_X16        10  0.018   0.029    0.213  
  g192561/ZN             -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.229  
  g174961/ZN             -      A1->ZN  R     NAND3_X4        5  0.009   0.022    0.251  
  FE_RC_2637_0/ZN        -      A1->ZN  R     AND2_X4         2  0.017   0.037    0.288  
  FE_RC_846_0_dup1/ZN    -      A1->ZN  F     NAND3_X4        1  0.012   0.019    0.307  
  FE_RC_2093_0/ZN        -      A2->ZN  R     NOR2_X4         1  0.011   0.029    0.336  
  FE_RC_2092_0/ZN        -      A2->ZN  F     NAND2_X4        3  0.015   0.022    0.358  
  g183600_dup1/ZN        -      A2->ZN  R     NAND2_X4        3  0.012   0.027    0.385  
  g180317/ZN             -      A->ZN   F     INV_X4          3  0.016   0.010    0.395  
  FE_RC_2113_0/ZN        -      A2->ZN  R     NAND2_X1        1  0.006   0.015    0.410  
  FE_RC_2112_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.422  
  g168648/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.437  
  g166286/ZN             -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.448  
  reg_next_pc_reg[16]/D  -      D       F     DFF_X1          1  0.008   0.000    0.448  
#--------------------------------------------------------------------------------------
Path 53: VIOLATED (-0.252 ns) Setup Check with Pin reg_op1_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.023
      Required Time:=    0.177
       Launch Clock:=    0.001
          Data Path:+    0.428
              Slack:=   -0.252

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[15]/QN  -      CK->QN  F     DFF_X1          2  0.070   0.095    0.096  
  FE_OCPC2010_n_7848/ZN     -      A->ZN   R     INV_X4          2  0.019   0.022    0.118  
  FE_OCPC2011_n_7848/ZN     -      A->ZN   F     INV_X4          4  0.012   0.014    0.132  
  g186997/ZN                -      A1->ZN  R     NAND2_X4        2  0.007   0.018    0.150  
  FE_DBTC20_n_26297/ZN      -      A->ZN   F     INV_X4          5  0.013   0.017    0.167  
  FE_RC_2727_0/ZN           -      A2->ZN  R     NAND3_X4        1  0.009   0.022    0.189  
  FE_RC_721_0/ZN            -      A->ZN   F     INV_X8          9  0.015   0.020    0.209  
  FE_RC_2849_0/ZN           -      A2->ZN  F     AND2_X4         1  0.012   0.030    0.239  
  g166849/ZN                -      A->ZN   R     AOI21_X2        1  0.005   0.034    0.273  
  FE_RC_2434_0/ZN           -      A1->ZN  F     NAND3_X1        1  0.018   0.020    0.293  
  FE_RC_2626_0/ZN           -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.316  
  FE_RC_2625_0/ZN           -      A1->ZN  F     NAND2_X1        1  0.015   0.018    0.334  
  g178502/ZN                -      A1->ZN  R     NOR2_X2         1  0.010   0.044    0.378  
  g178500/ZN                -      B1->ZN  F     OAI21_X1        1  0.033   0.020    0.398  
  g161463/ZN                -      A->ZN   R     INV_X1          1  0.015   0.019    0.417  
  FE_RC_2417_0/ZN           -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.429  
  reg_op1_reg[15]/D         -      D       F     DFF_X1          1  0.007   0.000    0.429  
#-----------------------------------------------------------------------------------------
Path 54: VIOLATED (-0.252 ns) Setup Check with Pin reg_next_pc_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.131 (P)    0.109 (P)
            Arrival:=    0.223        0.001

              Setup:-    0.032
      Required Time:=    0.191
       Launch Clock:=    0.001
          Data Path:+    0.443
              Slack:=   -0.252

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                        -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC31_n_13860/Z                    -      A->Z    F     BUF_X16        15  0.020   0.039    0.192  
  g183446/ZN                            -      A1->ZN  R     NAND2_X4        2  0.010   0.020    0.211  
  FE_RC_2631_0/ZN                       -      A2->ZN  F     NAND3_X4        3  0.013   0.024    0.236  
  g175560/ZN                            -      A->ZN   R     INV_X4          1  0.014   0.015    0.251  
  FE_RC_2305_0/ZN                       -      B1->ZN  F     OAI21_X4        3  0.008   0.014    0.265  
  FE_OCPC2292_n_13903/Z                 -      A->Z    F     CLKBUF_X1       1  0.010   0.030    0.295  
  fopt172446/ZN                         -      A->ZN   R     INV_X1          1  0.008   0.012    0.307  
  add_1564_33_Y_add_1555_32_g173026/ZN  -      B1->ZN  F     OAI21_X1        1  0.007   0.013    0.320  
  FE_RC_2400_0/ZN                       -      A->ZN   R     AOI21_X1        2  0.009   0.049    0.369  
  FE_RC_2232_0/ZN                       -      A->ZN   F     INV_X1          1  0.031   0.010    0.380  
  FE_RC_2230_0/ZN                       -      A2->ZN  R     NOR2_X1         1  0.009   0.028    0.408  
  FE_RC_838_0/ZN                        -      A1->ZN  F     NOR2_X1         1  0.016   0.011    0.419  
  FE_RC_2126_0/ZN                       -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.443  
  reg_next_pc_reg[15]/D                 -      D       R     DFF_X2          1  0.017   0.000    0.443  
#-----------------------------------------------------------------------------------------------------
Path 55: VIOLATED (-0.252 ns) Setup Check with Pin reg_sh_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.420
              Slack:=   -0.252

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.208  
  g168781/ZN               -      A1->ZN  R     AND2_X4        22  0.028   0.074    0.281  
  g168029/ZN               -      A1->ZN  F     NAND2_X1        1  0.049   0.019    0.300  
  g167012/ZN               -      A1->ZN  R     NAND2_X1        1  0.015   0.022    0.322  
  g166035/ZN               -      A2->ZN  F     NOR2_X2         1  0.014   0.014    0.336  
  FE_RC_1573_0/ZN          -      A3->ZN  R     NAND3_X2        1  0.007   0.019    0.355  
  FE_OCPC1520_n_18382/ZN   -      A->ZN   F     INV_X2          1  0.012   0.011    0.366  
  g183532/ZN               -      A2->ZN  R     NAND2_X4        2  0.006   0.021    0.387  
  g183535/ZN               -      A->ZN   F     INV_X1          1  0.013   0.008    0.395  
  g162980/ZN               -      B1->ZN  R     OAI21_X1        1  0.005   0.025    0.421  
  reg_sh_reg[0]/D          -      D       R     DFF_X2          1  0.019   0.000    0.421  
#----------------------------------------------------------------------------------------
Path 56: VIOLATED (-0.252 ns) Setup Check with Pin reg_op1_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.028
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.420
              Slack:=   -0.252

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.036    0.292  
  g166807/ZN                -      B1->ZN  R     OAI22_X2        1  0.030   0.049    0.341  
  g165901/ZN                -      A1->ZN  F     NOR2_X2         1  0.032   0.016    0.356  
  FE_RC_2801_0/ZN           -      A1->ZN  R     NAND3_X4        1  0.013   0.026    0.383  
  FE_RC_2772_0/ZN           -      B2->ZN  F     OAI21_X4        1  0.018   0.022    0.404  
  FE_RC_2885_0/ZN           -      A2->ZN  R     NAND2_X2        1  0.011   0.017    0.422  
  reg_op1_reg[11]/D         -      D       R     DFF_X1          1  0.009   0.000    0.422  
#-----------------------------------------------------------------------------------------
Path 57: VIOLATED (-0.252 ns) Setup Check with Pin decoder_trigger_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[21]/CK
              Clock: (R) clk
           Endpoint: (R) decoder_trigger_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.132 (P)
            Arrival:=    0.195        0.024

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=    0.024
          Data Path:+    0.393
              Slack:=   -0.252

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[21]/CK     -      CK      R     (arrival)      62  0.068       -    0.024  
  reg_op1_reg[21]/QN     -      CK->QN  R     DFF_X1          1  0.068   0.086    0.110  
  FE_OFC369_n_8124/Z     -      A->Z    R     BUF_X4          7  0.014   0.038    0.147  
  g175478/ZN             -      A1->ZN  F     NAND2_X4        2  0.019   0.017    0.164  
  FE_RC_2651_0/ZN        -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.183  
  FE_RC_1139_0/ZN        -      B1->ZN  F     AOI21_X4        1  0.013   0.015    0.198  
  FE_RC_1011_0/ZN        -      A1->ZN  R     NOR2_X4         1  0.008   0.019    0.217  
  FE_RC_92_0/ZN          -      A1->ZN  F     NAND3_X2        1  0.012   0.020    0.236  
  FE_RC_93_0/ZN          -      A->ZN   R     INV_X2          1  0.011   0.020    0.256  
  g194849/ZN             -      A3->ZN  F     NAND3_X4        2  0.012   0.028    0.284  
  g189277/ZN             -      A1->ZN  R     NAND2_X4        2  0.015   0.027    0.311  
  g175191/ZN             -      A1->ZN  F     NAND2_X4        1  0.017   0.014    0.325  
  g175156/ZN             -      A1->ZN  R     NAND2_X4        2  0.010   0.015    0.340  
  g175200/ZN             -      A1->ZN  F     NAND3_X2        1  0.010   0.018    0.358  
  FE_RC_1162_0/ZN        -      A->ZN   R     INV_X2          1  0.011   0.018    0.376  
  FE_RC_1161_0/ZN        -      B1->ZN  F     AOI21_X4        2  0.011   0.016    0.392  
  g187415/ZN             -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.417  
  decoder_trigger_reg/D  -      D       R     DFF_X1          1  0.016   0.000    0.417  
#--------------------------------------------------------------------------------------
Path 58: VIOLATED (-0.251 ns) Setup Check with Pin reg_op1_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[18]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.107 (P)
            Arrival:=    0.225       -0.001

              Setup:-    0.028
      Required Time:=    0.196
       Launch Clock:=   -0.001
          Data Path:+    0.449
              Slack:=   -0.251

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK  -      CK      R     (arrival)      60  0.070       -   -0.001  
  decoded_imm_j_reg[18]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.085    0.084  
  FE_OCPC2038_n_7851/Z      -      A->Z    F     BUF_X4          4  0.014   0.034    0.118  
  FE_OCPC2040_n_7851/ZN     -      A->ZN   R     INV_X4          9  0.009   0.029    0.147  
  g193750_dup/ZN            -      A1->ZN  R     AND2_X4         3  0.021   0.038    0.185  
  FE_RC_2331_0/ZN           -      A1->ZN  F     NAND2_X4        2  0.012   0.017    0.202  
  g168813/ZN                -      A1->ZN  R     NOR2_X4         4  0.009   0.047    0.249  
  FE_OCPC1285_n_2277/ZN     -      A->ZN   F     INV_X4         12  0.036   0.033    0.283  
  FE_OCPC2303_n_2277/Z      -      A->Z    F     BUF_X2          2  0.021   0.033    0.316  
  g166972/ZN                -      A1->ZN  R     OAI22_X1        1  0.006   0.036    0.352  
  FE_RC_2908_0/ZN           -      A2->ZN  F     NOR3_X2         1  0.040   0.014    0.366  
  FE_RC_2907_0/ZN           -      A1->ZN  R     NAND3_X1        1  0.011   0.021    0.387  
  g164771/ZN                -      A1->ZN  F     NOR2_X2         1  0.015   0.013    0.400  
  g161529/ZN                -      C1->ZN  R     OAI211_X2       1  0.008   0.026    0.425  
  g161484/ZN                -      A->ZN   F     INV_X1          1  0.019   0.010    0.435  
  g161313/ZN                -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.448  
  reg_op1_reg[27]/D         -      D       R     DFF_X1          1  0.009   0.000    0.448  
#-----------------------------------------------------------------------------------------
Path 59: VIOLATED (-0.251 ns) Setup Check with Pin alu_out_q_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.132 (P)
            Arrival:=    0.200        0.024

              Setup:-    0.027
      Required Time:=    0.173
       Launch Clock:=    0.024
          Data Path:+    0.400
              Slack:=   -0.251

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[21]/CK     -      CK      R     (arrival)      62  0.068       -    0.024  
  reg_op1_reg[21]/QN     -      CK->QN  R     DFF_X1          1  0.068   0.086    0.110  
  FE_OFC369_n_8124/Z     -      A->Z    R     BUF_X4          7  0.014   0.038    0.147  
  g175478/ZN             -      A1->ZN  F     NAND2_X4        2  0.019   0.017    0.164  
  FE_RC_2651_0/ZN        -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.183  
  FE_RC_1139_0/ZN        -      B1->ZN  F     AOI21_X4        1  0.013   0.015    0.198  
  FE_RC_1011_0/ZN        -      A1->ZN  R     NOR2_X4         1  0.008   0.019    0.217  
  FE_RC_92_0/ZN          -      A1->ZN  F     NAND3_X2        1  0.012   0.020    0.236  
  FE_RC_93_0/ZN          -      A->ZN   R     INV_X2          1  0.011   0.020    0.256  
  g194849/ZN             -      A3->ZN  F     NAND3_X4        2  0.012   0.028    0.284  
  g189282/ZN             -      A1->ZN  R     NAND2_X4        2  0.015   0.028    0.312  
  g173857/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.015    0.326  
  g62/ZN                 -      A1->ZN  R     NAND2_X4        1  0.010   0.014    0.341  
  g61/ZN                 -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.354  
  FE_OCPC2118_n_11793/Z  -      A->Z    F     BUF_X2          1  0.007   0.025    0.379  
  g175199/ZN             -      A1->ZN  R     NOR2_X2         2  0.005   0.028    0.407  
  FE_RC_19_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.021   0.017    0.424  
  alu_out_q_reg[0]/D     -      D       F     DFF_X1          1  0.015   0.000    0.424  
#--------------------------------------------------------------------------------------
Path 60: VIOLATED (-0.251 ns) Setup Check with Pin reg_op1_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.024
      Required Time:=    0.176
       Launch Clock:=    0.001
          Data Path:+    0.426
              Slack:=   -0.251

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   F     DFF_X1          3  0.070   0.107    0.109  
  g182434/ZN                -      A1->ZN  F     AND2_X4         5  0.013   0.038    0.147  
  g169385/ZN                -      A2->ZN  R     NAND2_X4        2  0.011   0.024    0.171  
  g169165/ZN                -      A->ZN   F     INV_X4          5  0.014   0.014    0.184  
  FE_RC_81_0/ZN             -      A1->ZN  F     AND2_X4         1  0.007   0.034    0.218  
  FE_RC_82_0/ZN             -      A->ZN   R     INV_X16        28  0.010   0.026    0.245  
  g168555/ZN                -      A->ZN   F     INV_X8          5  0.028   0.015    0.260  
  g168140/ZN                -      A1->ZN  R     NAND2_X2        1  0.010   0.015    0.275  
  FE_RC_2633_0/ZN           -      A2->ZN  F     NAND3_X2        1  0.010   0.021    0.297  
  g165702/ZN                -      A2->ZN  R     NOR2_X2         1  0.011   0.029    0.325  
  g165228/ZN                -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.345  
  g165167/ZN                -      A1->ZN  R     NOR2_X4         1  0.010   0.032    0.377  
  FE_RC_2725_0/ZN           -      C1->ZN  F     OAI211_X4       1  0.022   0.022    0.399  
  g161467/ZN                -      A->ZN   R     INV_X2          1  0.018   0.016    0.415  
  FE_RC_64_0/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.427  
  reg_op1_reg[31]/D         -      D       F     DFF_X1          1  0.007   0.000    0.427  
#-----------------------------------------------------------------------------------------
Path 61: VIOLATED (-0.251 ns) Setup Check with Pin alu_out_q_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[21]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.132 (P)
            Arrival:=    0.200        0.024

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=    0.024
          Data Path:+    0.399
              Slack:=   -0.251

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[21]/CK   -      CK      R     (arrival)      62  0.068       -    0.024  
  reg_op1_reg[21]/QN   -      CK->QN  R     DFF_X1          1  0.068   0.086    0.110  
  FE_OFC369_n_8124/Z   -      A->Z    R     BUF_X4          7  0.014   0.038    0.147  
  FE_OFC372_n_8124/ZN  -      A->ZN   F     INV_X2          5  0.019   0.017    0.165  
  g195738_dup/ZN       -      A2->ZN  F     AND2_X2         1  0.010   0.033    0.198  
  FE_RC_2299_0/ZN      -      A2->ZN  R     NOR2_X4         2  0.007   0.026    0.224  
  FE_RC_1088_0/ZN      -      B1->ZN  F     OAI21_X2        1  0.014   0.016    0.239  
  g174274/ZN           -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.259  
  FE_RC_2239_0/ZN      -      A2->ZN  F     NAND3_X4        4  0.014   0.028    0.287  
  g174355/ZN           -      A1->ZN  R     NOR2_X2         1  0.016   0.022    0.310  
  g252/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.017    0.327  
  FE_RC_915_0/ZN       -      B1->ZN  R     OAI21_X2        2  0.010   0.028    0.355  
  FE_RC_2508_0/ZN      -      A2->ZN  F     NAND2_X1        1  0.020   0.016    0.371  
  FE_RC_2507_0/ZN      -      A->ZN   R     OAI21_X1        1  0.007   0.021    0.392  
  g165056/ZN           -      A1->ZN  F     NAND2_X1        1  0.021   0.017    0.409  
  g163034/ZN           -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.423  
  alu_out_q_reg[29]/D  -      D       R     DFF_X1          1  0.009   0.000    0.423  
#------------------------------------------------------------------------------------
Path 62: VIOLATED (-0.251 ns) Setup Check with Pin alu_out_q_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[21]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.132 (P)
            Arrival:=    0.200        0.024

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=    0.024
          Data Path:+    0.399
              Slack:=   -0.251

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[21]/CK   -      CK      R     (arrival)      62  0.068       -    0.024  
  reg_op1_reg[21]/QN   -      CK->QN  R     DFF_X1          1  0.068   0.086    0.110  
  FE_OFC369_n_8124/Z   -      A->Z    R     BUF_X4          7  0.014   0.038    0.147  
  FE_OFC372_n_8124/ZN  -      A->ZN   F     INV_X2          5  0.019   0.017    0.165  
  g195738_dup/ZN       -      A2->ZN  F     AND2_X2         1  0.010   0.033    0.198  
  FE_RC_2299_0/ZN      -      A2->ZN  R     NOR2_X4         2  0.007   0.026    0.224  
  FE_RC_1088_0/ZN      -      B1->ZN  F     OAI21_X2        1  0.014   0.016    0.239  
  g174274/ZN           -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.259  
  FE_RC_2239_0/ZN      -      A2->ZN  F     NAND3_X4        4  0.014   0.028    0.287  
  g174359/ZN           -      A->ZN   R     AOI21_X4        3  0.016   0.050    0.338  
  FE_RC_2435_0/ZN      -      B1->ZN  F     OAI21_X4        4  0.029   0.021    0.359  
  FE_RC_1076_0/ZN      -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.378  
  FE_RC_1075_0/ZN      -      A->ZN   F     OAI211_X1       1  0.010   0.026    0.404  
  FE_RC_1208_0/ZN      -      A2->ZN  R     NAND2_X1        1  0.015   0.019    0.423  
  alu_out_q_reg[26]/D  -      D       R     DFF_X1          1  0.009   0.000    0.423  
#------------------------------------------------------------------------------------
Path 63: VIOLATED (-0.251 ns) Setup Check with Pin reg_op1_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[18]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.107 (P)
            Arrival:=    0.196       -0.001

              Setup:-    0.023
      Required Time:=    0.172
       Launch Clock:=   -0.001
          Data Path:+    0.423
              Slack:=   -0.251

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK  -      CK      R     (arrival)      60  0.070       -   -0.001  
  decoded_imm_j_reg[18]/QN  -      CK->QN  R     DFF_X1          1  0.070   0.086    0.085  
  FE_OCPC2038_n_7851/Z      -      A->Z    R     BUF_X4          4  0.014   0.033    0.118  
  FE_OCPC2040_n_7851/ZN     -      A->ZN   F     INV_X4          9  0.015   0.020    0.138  
  g193750/ZN                -      A1->ZN  F     AND2_X4         4  0.010   0.035    0.173  
  FE_RC_1021_0/ZN           -      A1->ZN  R     NAND2_X4        7  0.010   0.036    0.209  
  FE_OCPC2057_n_2026/Z      -      A->Z    R     BUF_X4          4  0.027   0.032    0.240  
  g166330/ZN                -      C1->ZN  F     OAI222_X2       1  0.012   0.041    0.281  
  g165524/ZN                -      A2->ZN  R     NOR2_X4         1  0.024   0.033    0.314  
  FE_RC_2662_0/ZN           -      A2->ZN  F     NAND4_X4        1  0.015   0.039    0.353  
  g178498/ZN                -      A2->ZN  R     NOR2_X4         1  0.022   0.033    0.386  
  FE_RC_1301_0/ZN           -      A->ZN   F     INV_X4          1  0.016   0.013    0.399  
  FE_RC_1299_0/ZN           -      A1->ZN  R     NAND2_X4        1  0.007   0.013    0.412  
  FE_RC_1845_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.009   0.011    0.423  
  reg_op1_reg[9]/D          -      D       F     DFF_X1          1  0.007   0.000    0.423  
#-----------------------------------------------------------------------------------------
Path 64: VIOLATED (-0.250 ns) Setup Check with Pin reg_op2_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.023
      Required Time:=    0.177
       Launch Clock:=    0.001
          Data Path:+    0.426
              Slack:=   -0.250

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN            -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1799_n_7838/ZN              -      A->ZN   R     INV_X2          2  0.018   0.025    0.120  
  FE_OCPC1802_FE_OFN39605_n_7838/ZN  -      A->ZN   F     INV_X4          4  0.013   0.015    0.135  
  g194549/ZN                         -      A1->ZN  F     AND3_X4         4  0.008   0.037    0.173  
  g168793/ZN                         -      A1->ZN  R     NAND2_X4        4  0.011   0.022    0.195  
  g168566/ZN                         -      A->ZN   F     INV_X8         29  0.016   0.029    0.223  
  g167458/ZN                         -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.242  
  g166227/ZN                         -      A3->ZN  F     NAND4_X1        1  0.010   0.036    0.278  
  FE_RC_2906_0/ZN                    -      A2->ZN  R     NOR2_X2         1  0.021   0.040    0.319  
  FE_RC_2905_0/ZN                    -      A1->ZN  F     NAND2_X4        1  0.022   0.023    0.341  
  g165158/ZN                         -      A2->ZN  R     NOR2_X2         1  0.012   0.044    0.385  
  g176573/ZN                         -      A1->ZN  F     NOR2_X2         1  0.027   0.011    0.397  
  g180587/ZN                         -      A1->ZN  R     NOR2_X2         1  0.008   0.018    0.415  
  g180586/ZN                         -      A1->ZN  F     NAND2_X1        1  0.012   0.012    0.427  
  reg_op2_reg[29]/D                  -      D       F     DFF_X1          1  0.006   0.000    0.427  
#--------------------------------------------------------------------------------------------------
Path 65: VIOLATED (-0.250 ns) Setup Check with Pin reg_next_pc_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.143 (P)    0.109 (P)
            Arrival:=    0.235        0.001

              Setup:-    0.038
      Required Time:=    0.197
       Launch Clock:=    0.001
          Data Path:+    0.447
              Slack:=   -0.250

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q     -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN          -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN     -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC561_n_13860/Z     -      A->Z    R     BUF_X16        10  0.018   0.029    0.213  
  g192561/ZN              -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.229  
  g174961/ZN              -      A1->ZN  R     NAND3_X4        5  0.009   0.022    0.251  
  FE_RC_706_0/ZN          -      A1->ZN  F     NAND3_X2        1  0.017   0.025    0.275  
  FE_RC_807_0/ZN          -      A1->ZN  R     NAND2_X4        1  0.014   0.018    0.293  
  FE_RC_2144_0/ZN         -      A->ZN   F     INV_X4          2  0.010   0.010    0.303  
  FE_RC_2271_0_dup/ZN     -      A2->ZN  R     NAND2_X4        6  0.005   0.024    0.327  
  FE_OCPC2308_FE_RN_92/Z  -      A->Z    R     BUF_X1          1  0.017   0.029    0.356  
  g234/ZN                 -      B1->ZN  F     AOI21_X2        2  0.010   0.016    0.373  
  FE_RC_2205_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.389  
  FE_RC_2204_0/ZN         -      A1->ZN  F     NOR2_X2         1  0.009   0.009    0.398  
  FE_RC_2180_0/ZN         -      A->ZN   R     AOI21_X2        1  0.005   0.034    0.432  
  g182335/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.447  
  reg_next_pc_reg[14]/D   -      D       F     DFF_X1          1  0.010   0.000    0.447  
#---------------------------------------------------------------------------------------
Path 66: VIOLATED (-0.250 ns) Setup Check with Pin reg_next_pc_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.140 (P)    0.109 (P)
            Arrival:=    0.232        0.001

              Setup:-    0.032
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.449
              Slack:=   -0.250

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC30_n_13860/Z     -      A->Z    F     BUF_X8         14  0.020   0.039    0.192  
  FE_RC_2227_0/ZN        -      A1->ZN  R     NAND2_X4        1  0.011   0.015    0.207  
  FE_RC_2226_0/ZN        -      A1->ZN  F     NAND2_X4        3  0.009   0.014    0.221  
  g184891/ZN             -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.236  
  FE_DBTC11_n_24039/ZN   -      A->ZN   F     INV_X4          2  0.010   0.009    0.245  
  FE_RC_781_0/ZN         -      A1->ZN  R     NAND3_X4        1  0.005   0.014    0.259  
  FE_RC_605_0/ZN         -      A2->ZN  F     NAND3_X4        2  0.012   0.023    0.282  
  g174038/ZN             -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.306  
  FE_RC_725_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.016   0.025    0.331  
  g180320/ZN             -      A1->ZN  R     NAND2_X4        1  0.014   0.017    0.348  
  g175218/ZN             -      A1->ZN  F     NAND2_X4        2  0.009   0.015    0.363  
  FE_RC_2358_0/ZN        -      A->ZN   R     INV_X2          3  0.010   0.023    0.386  
  FE_RC_887_0/ZN         -      B1->ZN  F     OAI21_X2        1  0.015   0.015    0.401  
  g174186/ZN             -      A1->ZN  R     NAND2_X2        1  0.010   0.015    0.416  
  g175171/ZN             -      A1->ZN  F     NAND2_X2        1  0.009   0.011    0.427  
  FE_RC_2106_0/ZN        -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.450  
  reg_next_pc_reg[17]/D  -      D       R     DFF_X1          1  0.017   0.000    0.450  
#--------------------------------------------------------------------------------------
Path 67: VIOLATED (-0.250 ns) Setup Check with Pin alu_out_q_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.132 (P)
            Arrival:=    0.200        0.024

              Setup:-    0.027
      Required Time:=    0.173
       Launch Clock:=    0.024
          Data Path:+    0.399
              Slack:=   -0.250

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[21]/CK     -      CK      R     (arrival)      62  0.068       -    0.024  
  reg_op1_reg[21]/QN     -      CK->QN  R     DFF_X1          1  0.068   0.086    0.110  
  FE_OFC369_n_8124/Z     -      A->Z    R     BUF_X4          7  0.014   0.038    0.147  
  FE_OFC372_n_8124/ZN    -      A->ZN   F     INV_X2          5  0.019   0.017    0.165  
  g195738_dup/ZN         -      A2->ZN  F     AND2_X2         1  0.010   0.033    0.198  
  FE_RC_2299_0/ZN        -      A2->ZN  R     NOR2_X4         2  0.007   0.026    0.224  
  FE_RC_1088_0/ZN        -      B1->ZN  F     OAI21_X2        1  0.014   0.016    0.239  
  g174274/ZN             -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.259  
  FE_RC_2239_0/ZN        -      A2->ZN  F     NAND3_X4        4  0.014   0.028    0.287  
  g174359/ZN             -      A->ZN   R     AOI21_X4        3  0.016   0.050    0.338  
  FE_OCPC1361_n_12424/Z  -      A->Z    R     BUF_X2          2  0.029   0.027    0.365  
  FE_RC_1048_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.377  
  FE_RC_1047_0/ZN        -      A->ZN   R     OAI21_X1        1  0.007   0.020    0.397  
  g165674/ZN             -      C1->ZN  F     OAI211_X1       1  0.021   0.025    0.423  
  alu_out_q_reg[24]/D    -      D       F     DFF_X1          1  0.016   0.000    0.423  
#--------------------------------------------------------------------------------------
Path 68: VIOLATED (-0.250 ns) Setup Check with Pin reg_next_pc_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.106 (P)
            Arrival:=    0.196       -0.002

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=   -0.002
          Data Path:+    0.419
              Slack:=   -0.250

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.116    0.113  
  fopt173209/ZN          -      A->ZN   F     INV_X4          9  0.021   0.025    0.138  
  FE_OCPC2006_n_10812/Z  -      A->Z    F     BUF_X4          1  0.014   0.027    0.166  
  g83607__1474/ZN        -      A1->ZN  R     NAND2_X4        1  0.005   0.015    0.180  
  FE_RC_2111_0/ZN        -      A->ZN   F     OAI21_X4        2  0.011   0.023    0.203  
  FE_RC_2142_0/ZN        -      A2->ZN  R     NAND2_X4        3  0.014   0.025    0.227  
  g185470_dup/ZN         -      A1->ZN  F     NAND2_X4        3  0.014   0.016    0.244  
  FE_RC_2109_0/ZN        -      A1->ZN  R     NAND3_X4        1  0.009   0.016    0.260  
  FE_RC_1226_0/ZN        -      A1->ZN  F     NAND2_X4        2  0.012   0.014    0.274  
  g175614_dup/ZN         -      A1->ZN  R     NAND2_X4        2  0.008   0.019    0.293  
  FE_RC_726_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.308  
  FE_RC_2475_0/ZN        -      A->ZN   R     INV_X2          1  0.008   0.012    0.321  
  FE_RC_2474_0/ZN        -      A1->ZN  F     NAND2_X2        4  0.007   0.019    0.340  
  g180375_dup/ZN         -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.356  
  g180377/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.368  
  g180376/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.382  
  g180373/ZN             -      A1->ZN  F     NAND3_X1        1  0.009   0.019    0.401  
  g166280/ZN             -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.416  
  reg_next_pc_reg[10]/D  -      D       R     DFF_X1          1  0.010   0.000    0.416  
#--------------------------------------------------------------------------------------
Path 69: VIOLATED (-0.249 ns) Setup Check with Pin reg_op2_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.419
              Slack:=   -0.249

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.208  
  g168781/ZN               -      A1->ZN  R     AND2_X4        22  0.028   0.074    0.281  
  g168029/ZN               -      A1->ZN  F     NAND2_X1        1  0.049   0.019    0.300  
  g167012/ZN               -      A1->ZN  R     NAND2_X1        1  0.015   0.022    0.322  
  g166035/ZN               -      A2->ZN  F     NOR2_X2         1  0.014   0.014    0.336  
  FE_RC_1573_0/ZN          -      A3->ZN  R     NAND3_X2        1  0.007   0.019    0.355  
  FE_OCPC1520_n_18382/ZN   -      A->ZN   F     INV_X2          1  0.012   0.011    0.366  
  g183532/ZN               -      A2->ZN  R     NAND2_X4        2  0.006   0.021    0.387  
  g183531/ZN               -      A2->ZN  F     AOI22_X2        1  0.013   0.014    0.401  
  g180766/ZN               -      A1->ZN  R     NAND2_X1        1  0.016   0.019    0.420  
  reg_op2_reg[0]/D         -      D       R     DFF_X1          1  0.010   0.000    0.420  
#----------------------------------------------------------------------------------------
Path 70: VIOLATED (-0.249 ns) Setup Check with Pin reg_next_pc_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=    0.001
          Data Path:+    0.415
              Slack:=   -0.249

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN    -      A->ZN   R     INV_X8         15  0.020   0.047    0.200  
  g200493/ZN             -      A1->ZN  F     NAND2_X4        3  0.031   0.022    0.222  
  FE_RC_1229_0/ZN        -      A1->ZN  R     NAND3_X4        3  0.013   0.022    0.244  
  g173946/ZN             -      A2->ZN  F     NAND2_X4        1  0.015   0.015    0.259  
  g175645/ZN             -      A2->ZN  R     NOR2_X4         1  0.007   0.027    0.286  
  g174038/ZN             -      A2->ZN  F     NAND2_X4        4  0.015   0.022    0.308  
  FE_OCPC2017_n_12029/Z  -      A->Z    F     BUF_X4          1  0.011   0.026    0.334  
  g174980/ZN             -      A2->ZN  R     NAND2_X4        3  0.005   0.017    0.351  
  FE_RC_2654_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.365  
  FE_RC_2653_0/ZN        -      A->ZN   R     OAI21_X1        1  0.007   0.020    0.386  
  g168635/ZN             -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.402  
  g166278/ZN             -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.416  
  reg_next_pc_reg[8]/D   -      D       R     DFF_X1          1  0.009   0.000    0.416  
#--------------------------------------------------------------------------------------
Path 71: VIOLATED (-0.249 ns) Setup Check with Pin reg_op2_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.109 (P)
            Arrival:=    0.197        0.001

              Setup:-    0.029
      Required Time:=    0.168
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.249

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.208  
  g168781/ZN               -      A1->ZN  R     AND2_X4        22  0.028   0.084    0.292  
  g168096/ZN               -      A1->ZN  F     NAND2_X1        1  0.050   0.019    0.310  
  g166247/ZN               -      A3->ZN  R     NAND4_X1        1  0.015   0.032    0.342  
  g165759/ZN               -      A2->ZN  F     NOR2_X2         1  0.021   0.016    0.358  
  g165186/ZN               -      A1->ZN  R     NAND4_X4        1  0.009   0.023    0.381  
  g198779/ZN               -      A1->ZN  F     NAND2_X2        1  0.019   0.016    0.398  
  FE_RC_1103_0/ZN          -      A1->ZN  R     NAND3_X2        1  0.009   0.019    0.417  
  reg_op2_reg[20]/D        -      D       R     DFF_X1          1  0.014   0.000    0.417  
#----------------------------------------------------------------------------------------
Path 72: VIOLATED (-0.249 ns) Setup Check with Pin reg_next_pc_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.106 (P)
            Arrival:=    0.195       -0.002

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=   -0.002
          Data Path:+    0.418
              Slack:=   -0.249

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/QN   -      CK->QN  F     DFF_X1          1  0.072   0.085    0.082  
  FE_OCPC1306_n_7865/Z   -      A->Z    F     BUF_X4          2  0.014   0.034    0.116  
  FE_OCPC1309_n_7865/ZN  -      A->ZN   R     INV_X8         13  0.009   0.030    0.146  
  FE_OCPC1324_n_7865/Z   -      A->Z    R     BUF_X8          3  0.022   0.027    0.173  
  FE_RC_626_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.186  
  FE_RC_625_0/ZN         -      A1->ZN  R     NAND2_X4        3  0.007   0.021    0.207  
  g83481__4547/ZN        -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.227  
  g175640/ZN             -      A1->ZN  R     NAND3_X4        1  0.012   0.018    0.245  
  FE_RC_2109_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.012   0.021    0.266  
  FE_RC_1226_0/ZN        -      A1->ZN  R     NAND2_X4        2  0.011   0.016    0.283  
  g175614_dup/ZN         -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.300  
  FE_RC_726_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.017    0.317  
  FE_RC_2475_0/ZN        -      A->ZN   F     INV_X2          1  0.011   0.008    0.325  
  FE_RC_2474_0/ZN        -      A1->ZN  R     NAND2_X2        4  0.004   0.021    0.346  
  FE_RC_2568_0/ZN        -      A1->ZN  F     NAND2_X2        1  0.017   0.015    0.361  
  FE_RC_2567_0/ZN        -      B1->ZN  R     AOI21_X2        1  0.008   0.021    0.383  
  FE_RC_2564_0/ZN        -      B1->ZN  F     OAI21_X1        1  0.018   0.017    0.400  
  FE_RC_2563_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.415  
  reg_next_pc_reg[9]/D   -      D       R     DFF_X1          1  0.009   0.000    0.415  
#--------------------------------------------------------------------------------------
Path 73: VIOLATED (-0.248 ns) Setup Check with Pin reg_next_pc_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.140 (P)    0.109 (P)
            Arrival:=    0.232        0.001

              Setup:-    0.039
      Required Time:=    0.193
       Launch Clock:=    0.001
          Data Path:+    0.440
              Slack:=   -0.248

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                        -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN                   -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC561_n_13860/Z                   -      A->Z    R     BUF_X16        10  0.018   0.029    0.213  
  g192561/ZN                            -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.229  
  g174961/ZN                            -      A1->ZN  R     NAND3_X4        5  0.009   0.022    0.251  
  FE_RC_2637_0/ZN                       -      A1->ZN  R     AND2_X4         2  0.017   0.037    0.288  
  FE_RC_846_0_dup1/ZN                   -      A1->ZN  F     NAND3_X4        1  0.012   0.019    0.307  
  FE_RC_2093_0/ZN                       -      A2->ZN  R     NOR2_X4         1  0.011   0.029    0.336  
  FE_RC_2092_0/ZN                       -      A2->ZN  F     NAND2_X4        3  0.015   0.022    0.358  
  g183600_dup1/ZN                       -      A2->ZN  R     NAND2_X4        3  0.012   0.027    0.385  
  add_1564_33_Y_add_1555_32_g180327/ZN  -      A1->ZN  F     NAND2_X4        2  0.016   0.014    0.399  
  FE_RC_2189_0/ZN                       -      B1->ZN  R     AOI21_X2        1  0.008   0.022    0.421  
  FE_RC_2183_0/ZN                       -      C1->ZN  F     OAI211_X1       1  0.018   0.020    0.441  
  reg_next_pc_reg[19]/D                 -      D       F     DFF_X1          1  0.013   0.000    0.441  
#-----------------------------------------------------------------------------------------------------
Path 74: VIOLATED (-0.248 ns) Setup Check with Pin latched_store_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) latched_store_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.132 (P)
            Arrival:=    0.201        0.024

              Setup:-    0.024
      Required Time:=    0.176
       Launch Clock:=    0.024
          Data Path:+    0.400
              Slack:=   -0.248

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[21]/CK     -      CK      R     (arrival)      62  0.068       -    0.024  
  reg_op1_reg[21]/QN     -      CK->QN  R     DFF_X1          1  0.068   0.086    0.110  
  FE_OFC369_n_8124/Z     -      A->Z    R     BUF_X4          7  0.014   0.038    0.147  
  g175478/ZN             -      A1->ZN  F     NAND2_X4        2  0.019   0.017    0.164  
  FE_RC_2651_0/ZN        -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.183  
  FE_RC_1139_0/ZN        -      B1->ZN  F     AOI21_X4        1  0.013   0.015    0.198  
  FE_RC_1011_0/ZN        -      A1->ZN  R     NOR2_X4         1  0.008   0.019    0.217  
  FE_RC_92_0/ZN          -      A1->ZN  F     NAND3_X2        1  0.012   0.020    0.236  
  FE_RC_93_0/ZN          -      A->ZN   R     INV_X2          1  0.011   0.020    0.256  
  g194849/ZN             -      A3->ZN  F     NAND3_X4        2  0.012   0.028    0.284  
  g189282/ZN             -      A1->ZN  R     NAND2_X4        2  0.015   0.028    0.312  
  g173857/ZN             -      A1->ZN  F     NAND2_X4        1  0.018   0.015    0.326  
  g62/ZN                 -      A1->ZN  R     NAND2_X4        1  0.010   0.014    0.341  
  g61/ZN                 -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.354  
  FE_OCPC2118_n_11793/Z  -      A->Z    F     BUF_X2          1  0.007   0.025    0.379  
  g175199/ZN             -      A1->ZN  R     NOR2_X2         2  0.005   0.028    0.407  
  g175201/ZN             -      B1->ZN  F     OAI21_X1        1  0.021   0.017    0.424  
  latched_store_reg/D    -      D       F     DFF_X1          1  0.009   0.000    0.424  
#--------------------------------------------------------------------------------------
Path 75: VIOLATED (-0.248 ns) Setup Check with Pin reg_op2_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.109 (P)
            Arrival:=    0.197        0.001

              Setup:-    0.029
      Required Time:=    0.168
       Launch Clock:=    0.001
          Data Path:+    0.415
              Slack:=   -0.248

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.207  
  g168805/ZN               -      A2->ZN  R     AND2_X4        22  0.028   0.077    0.284  
  g167917/ZN               -      A1->ZN  F     NAND2_X1        1  0.047   0.026    0.310  
  FE_RC_2926_0/ZN          -      A3->ZN  R     NAND4_X2        1  0.018   0.031    0.341  
  g165737/ZN               -      A1->ZN  F     NOR2_X4         1  0.019   0.014    0.355  
  FE_RC_970_0/ZN           -      A1->ZN  R     NAND4_X4        1  0.007   0.023    0.378  
  FE_RC_882_0/ZN           -      A1->ZN  F     AOI22_X2        1  0.020   0.015    0.393  
  FE_RC_125_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.016   0.022    0.416  
  reg_op2_reg[12]/D        -      D       R     DFF_X1          1  0.013   0.000    0.416  
#----------------------------------------------------------------------------------------
Path 76: VIOLATED (-0.247 ns) Setup Check with Pin reg_op1_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.418
              Slack:=   -0.247

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.018    0.274  
  g168555/ZN                -      A->ZN   R     INV_X8          5  0.017   0.024    0.298  
  g167889/ZN                -      A1->ZN  F     NAND2_X2        1  0.012   0.014    0.312  
  FE_RC_2723_0/ZN           -      A2->ZN  R     NAND3_X2        1  0.007   0.018    0.329  
  g165691/ZN                -      A2->ZN  F     NOR2_X2         1  0.012   0.010    0.340  
  g165236/ZN                -      A1->ZN  R     NAND2_X2        1  0.006   0.019    0.358  
  g164766/ZN                -      A1->ZN  F     NOR2_X4         1  0.014   0.010    0.368  
  g161524/ZN                -      C1->ZN  R     OAI211_X2       1  0.006   0.027    0.395  
  g161479/ZN                -      A->ZN   F     INV_X1          1  0.020   0.011    0.406  
  FE_RC_917_0/ZN            -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.419  
  reg_op1_reg[22]/D         -      D       R     DFF_X1          1  0.009   0.000    0.419  
#-----------------------------------------------------------------------------------------
Path 77: VIOLATED (-0.247 ns) Setup Check with Pin reg_op2_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.418
              Slack:=   -0.247

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187982/ZN               -      A1->ZN  R     AND3_X4         6  0.029   0.068    0.206  
  g168785/ZN               -      A1->ZN  F     NAND2_X4       11  0.027   0.035    0.241  
  FE_OFC643_n_2316/ZN      -      A->ZN   R     INV_X4         12  0.023   0.034    0.275  
  g167519/ZN               -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.291  
  g167033/ZN               -      A2->ZN  R     NAND2_X1        1  0.009   0.023    0.315  
  FE_RC_1659_0/ZN          -      A1->ZN  F     NOR2_X2         1  0.015   0.011    0.325  
  FE_RC_1658_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.006   0.017    0.342  
  g165225/ZN               -      A1->ZN  F     NOR2_X2         1  0.013   0.009    0.352  
  g165194/ZN               -      A2->ZN  R     NAND2_X2        2  0.008   0.026    0.378  
  g180809/ZN               -      A2->ZN  F     AOI22_X1        1  0.018   0.017    0.396  
  g188713/ZN               -      A1->ZN  R     NAND2_X1        1  0.017   0.023    0.419  
  reg_op2_reg[4]/D         -      D       R     DFF_X1          1  0.013   0.000    0.419  
#----------------------------------------------------------------------------------------
Path 78: VIOLATED (-0.247 ns) Setup Check with Pin alu_out_q_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200       -0.000

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=   -0.000
          Data Path:+    0.419
              Slack:=   -0.247

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN     -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1778_n_8104/Z  -      A->Z    F     BUF_X1          1  0.015   0.033    0.121  
  g5/ZN                 -      A1->ZN  F     AND2_X2         2  0.007   0.028    0.149  
  g174993/ZN            -      A1->ZN  R     NOR2_X2         1  0.007   0.024    0.173  
  g178517/ZN            -      A1->ZN  F     NOR2_X2         2  0.017   0.012    0.185  
  FE_RC_874_0/ZN        -      B1->ZN  R     OAI21_X2        2  0.007   0.040    0.225  
  g83774__5019/ZN       -      A1->ZN  F     NAND2_X4        2  0.031   0.020    0.246  
  FE_RC_1068_0/ZN       -      A1->ZN  R     NAND3_X4        1  0.012   0.018    0.263  
  g187747/ZN            -      A1->ZN  F     NAND2_X4        2  0.012   0.019    0.282  
  FE_RC_791_0/ZN        -      A1->ZN  R     NAND3_X4        2  0.011   0.021    0.303  
  g174359/ZN            -      B1->ZN  F     AOI21_X4        3  0.015   0.019    0.322  
  FE_RC_2504_0/ZN       -      B1->ZN  R     OAI21_X2        2  0.010   0.028    0.350  
  FE_RC_2591_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.366  
  FE_RC_2590_0/ZN       -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.386  
  g165510/ZN            -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.401  
  g165187/ZN            -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.419  
  alu_out_q_reg[25]/D   -      D       R     DFF_X1          1  0.010   0.000    0.419  
#-------------------------------------------------------------------------------------
Path 79: VIOLATED (-0.247 ns) Setup Check with Pin reg_op2_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.418
              Slack:=   -0.247

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187982/ZN               -      A1->ZN  R     AND3_X4         6  0.029   0.067    0.205  
  g168790/ZN               -      A1->ZN  F     NAND2_X4        1  0.027   0.016    0.222  
  FE_OCPC1899_n_2307/ZN    -      A->ZN   R     INV_X4          2  0.010   0.021    0.242  
  FE_OCPC1902_n_2307/ZN    -      A->ZN   F     INV_X8         16  0.013   0.025    0.268  
  g166326/ZN               -      C1->ZN  R     OAI222_X1       1  0.015   0.054    0.322  
  g166101/ZN               -      A->ZN   F     INV_X1          1  0.047   0.016    0.338  
  FE_RC_2819_0/ZN          -      A1->ZN  R     NAND4_X2        1  0.014   0.025    0.363  
  g165170/ZN               -      A1->ZN  F     NOR2_X4         1  0.019   0.012    0.374  
  g176569/ZN               -      A1->ZN  R     NOR2_X2         1  0.007   0.023    0.397  
  g181042/ZN               -      A1->ZN  F     NOR2_X2         1  0.016   0.008    0.406  
  g181041/ZN               -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.419  
  reg_op2_reg[27]/D        -      D       R     DFF_X1          1  0.009   0.000    0.419  
#----------------------------------------------------------------------------------------
Path 80: VIOLATED (-0.246 ns) Setup Check with Pin reg_op2_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.109 (P)
            Arrival:=    0.197        0.001

              Setup:-    0.028
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.246

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187982/ZN               -      A1->ZN  R     AND3_X4         6  0.029   0.067    0.205  
  g168790/ZN               -      A1->ZN  F     NAND2_X4        1  0.027   0.016    0.222  
  FE_OCPC1899_n_2307/ZN    -      A->ZN   R     INV_X4          2  0.010   0.021    0.242  
  FE_OCPC1902_n_2307/ZN    -      A->ZN   F     INV_X8         16  0.013   0.024    0.266  
  FE_RC_1910_0/ZN          -      B1->ZN  R     OAI22_X1        1  0.015   0.041    0.307  
  g166185/ZN               -      A2->ZN  F     NOR2_X1         1  0.030   0.016    0.323  
  FE_RC_2820_0/ZN          -      A3->ZN  R     NAND4_X1        1  0.010   0.026    0.349  
  FE_RC_1061_0/ZN          -      A->ZN   F     INV_X2          1  0.018   0.014    0.363  
  FE_RC_1060_0/ZN          -      B1->ZN  R     AOI21_X4        1  0.008   0.028    0.391  
  FE_RC_2936_0/ZN          -      A1->ZN  F     NOR2_X2         1  0.023   0.011    0.402  
  FE_RC_2937_0/ZN          -      A->ZN   R     INV_X2          1  0.007   0.014    0.415  
  reg_op2_reg[22]/D        -      D       R     DFF_X1          1  0.008   0.000    0.415  
#----------------------------------------------------------------------------------------
Path 81: VIOLATED (-0.246 ns) Setup Check with Pin reg_op2_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.025
      Required Time:=    0.175
       Launch Clock:=    0.001
          Data Path:+    0.420
              Slack:=   -0.246

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN            -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1799_n_7838/ZN              -      A->ZN   R     INV_X2          2  0.018   0.025    0.120  
  FE_OCPC1802_FE_OFN39605_n_7838/ZN  -      A->ZN   F     INV_X4          4  0.013   0.015    0.135  
  g187978/ZN                         -      A2->ZN  R     NAND2_X4        1  0.008   0.018    0.153  
  g169380/ZN                         -      A1->ZN  F     NOR2_X4         5  0.010   0.016    0.168  
  g169134/ZN                         -      A2->ZN  F     AND2_X4         4  0.011   0.036    0.204  
  FE_OCPC2075_n_2033/ZN              -      A->ZN   R     INV_X4         10  0.009   0.035    0.239  
  g166365/ZN                         -      A1->ZN  F     OAI222_X1       1  0.027   0.046    0.285  
  g177663/ZN                         -      A1->ZN  R     NOR2_X2         1  0.029   0.040    0.325  
  FE_RC_1509_0/ZN                    -      A4->ZN  F     NAND4_X4        2  0.023   0.045    0.370  
  g163017/ZN                         -      A1->ZN  R     AOI22_X2        1  0.024   0.033    0.403  
  FE_RC_174_0/ZN                     -      A1->ZN  F     NAND2_X1        1  0.021   0.018    0.421  
  reg_op2_reg[1]/D                   -      D       F     DFF_X1          1  0.010   0.000    0.421  
#--------------------------------------------------------------------------------------------------
Path 82: VIOLATED (-0.246 ns) Setup Check with Pin reg_op2_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.246

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.208  
  g168781/ZN               -      A1->ZN  R     AND2_X4        22  0.028   0.085    0.293  
  g168319/ZN               -      A1->ZN  F     NAND2_X1        1  0.050   0.019    0.312  
  FE_RC_1888_0/ZN          -      A2->ZN  R     NAND4_X1        1  0.015   0.027    0.339  
  g165742/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.013    0.353  
  g165353/ZN               -      A1->ZN  R     NAND2_X4        1  0.009   0.020    0.372  
  g165182/ZN               -      A1->ZN  F     NOR2_X4         1  0.013   0.013    0.385  
  FE_RC_2860_0/ZN          -      C1->ZN  R     OAI211_X4       1  0.008   0.027    0.412  
  reg_op2_reg[14]/D        -      D       R     DFF_X1          1  0.019   0.000    0.412  
#----------------------------------------------------------------------------------------
Path 83: VIOLATED (-0.245 ns) Setup Check with Pin alu_out_q_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200       -0.000

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.416
              Slack:=   -0.245

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN     -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1778_n_8104/Z  -      A->Z    F     BUF_X1          1  0.015   0.033    0.121  
  g5/ZN                 -      A1->ZN  F     AND2_X2         2  0.007   0.028    0.149  
  g174993/ZN            -      A1->ZN  R     NOR2_X2         1  0.007   0.024    0.173  
  g178517/ZN            -      A1->ZN  F     NOR2_X2         2  0.017   0.012    0.185  
  FE_RC_874_0/ZN        -      B1->ZN  R     OAI21_X2        2  0.007   0.040    0.225  
  g83774__5019/ZN       -      A1->ZN  F     NAND2_X4        2  0.031   0.020    0.246  
  FE_RC_1068_0/ZN       -      A1->ZN  R     NAND3_X4        1  0.012   0.018    0.263  
  g187747/ZN            -      A1->ZN  F     NAND2_X4        2  0.012   0.019    0.282  
  FE_RC_948_0/ZN        -      A1->ZN  R     NAND3_X4       13  0.011   0.037    0.319  
  g83562__1309/ZN       -      A1->ZN  F     NAND2_X1        2  0.030   0.023    0.342  
  FE_RC_1045_0/ZN       -      A2->ZN  R     NAND2_X1        1  0.014   0.021    0.364  
  FE_RC_1044_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.377  
  FE_RC_947_0/ZN        -      A1->ZN  R     NAND3_X1        1  0.007   0.016    0.393  
  g184800/ZN            -      A->ZN   F     INV_X1          1  0.012   0.009    0.401  
  g83327__5019/ZN       -      A1->ZN  R     NAND2_X1        1  0.005   0.015    0.416  
  alu_out_q_reg[31]/D   -      D       R     DFF_X1          1  0.012   0.000    0.416  
#-------------------------------------------------------------------------------------
Path 84: VIOLATED (-0.245 ns) Setup Check with Pin reg_op2_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.415
              Slack:=   -0.245

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.208  
  g168781/ZN               -      A1->ZN  R     AND2_X4        22  0.028   0.084    0.292  
  g168112/ZN               -      A1->ZN  F     NAND2_X1        1  0.050   0.019    0.311  
  FE_RC_285_0/ZN           -      A3->ZN  R     NAND4_X1        1  0.015   0.030    0.341  
  g165718/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.014    0.355  
  FE_RC_252_0/ZN           -      A4->ZN  R     NAND4_X4        1  0.008   0.030    0.385  
  g198771/ZN               -      A1->ZN  F     NAND2_X2        1  0.019   0.015    0.399  
  FE_RC_1519_0/ZN          -      A2->ZN  R     NAND3_X1        1  0.009   0.017    0.416  
  reg_op2_reg[24]/D        -      D       R     DFF_X1          1  0.011   0.000    0.416  
#----------------------------------------------------------------------------------------
Path 85: VIOLATED (-0.245 ns) Setup Check with Pin alu_out_q_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200       -0.000

              Setup:-    0.024
      Required Time:=    0.176
       Launch Clock:=   -0.000
          Data Path:+    0.421
              Slack:=   -0.245

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN     -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1778_n_8104/Z  -      A->Z    F     BUF_X1          1  0.015   0.033    0.121  
  g5/ZN                 -      A1->ZN  F     AND2_X2         2  0.007   0.028    0.149  
  g174993/ZN            -      A1->ZN  R     NOR2_X2         1  0.007   0.024    0.173  
  g178517/ZN            -      A1->ZN  F     NOR2_X2         2  0.017   0.012    0.185  
  FE_RC_874_0/ZN        -      B1->ZN  R     OAI21_X2        2  0.007   0.040    0.225  
  g83774__5019/ZN       -      A1->ZN  F     NAND2_X4        2  0.031   0.020    0.246  
  FE_RC_1068_0/ZN       -      A1->ZN  R     NAND3_X4        1  0.012   0.018    0.263  
  g187747/ZN            -      A1->ZN  F     NAND2_X4        2  0.012   0.019    0.282  
  FE_RC_948_0/ZN        -      A1->ZN  R     NAND3_X4       13  0.011   0.037    0.320  
  g83561__2683/ZN       -      A1->ZN  F     NAND2_X2        2  0.030   0.018    0.338  
  FE_RC_2835_0/ZN       -      A2->ZN  R     NAND3_X1        1  0.012   0.020    0.357  
  g83375__8757/ZN       -      A->ZN   F     OAI211_X1       1  0.012   0.030    0.387  
  g83340__1309/ZN       -      A1->ZN  R     NAND2_X1        1  0.024   0.021    0.408  
  g83334__4296/ZN       -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.421  
  alu_out_q_reg[28]/D   -      D       F     DFF_X1          1  0.007   0.000    0.421  
#-------------------------------------------------------------------------------------
Path 86: VIOLATED (-0.244 ns) Setup Check with Pin reg_op2_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.244

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN            -      CK->QN  R     DFF_X1          2  0.072   0.098    0.099  
  FE_OCPC1799_n_7838/ZN              -      A->ZN   F     INV_X2          2  0.023   0.015    0.114  
  FE_OCPC1802_FE_OFN39605_n_7838/ZN  -      A->ZN   R     INV_X4          4  0.009   0.023    0.137  
  g187978/ZN                         -      A2->ZN  F     NAND2_X4        1  0.015   0.016    0.153  
  g169380/ZN                         -      A1->ZN  R     NOR2_X4         5  0.008   0.047    0.200  
  g169134/ZN                         -      A2->ZN  R     AND2_X4         4  0.037   0.045    0.245  
  FE_OCPC2075_n_2033/ZN              -      A->ZN   F     INV_X4         10  0.015   0.022    0.267  
  FE_RC_1547_0/ZN                    -      C1->ZN  R     OAI222_X2       1  0.013   0.055    0.322  
  g165614/ZN                         -      A2->ZN  F     NOR2_X2         1  0.048   0.020    0.342  
  FE_RC_1874_0/ZN                    -      A4->ZN  R     NAND4_X4        1  0.015   0.036    0.378  
  FE_RC_2829_0/ZN                    -      A2->ZN  F     NAND2_X4        1  0.021   0.017    0.395  
  FE_RC_2828_0/ZN                    -      A1->ZN  R     NAND3_X4        1  0.011   0.016    0.411  
  reg_op2_reg[19]/D                  -      D       R     DFF_X1          1  0.011   0.000    0.411  
#--------------------------------------------------------------------------------------------------
Path 87: VIOLATED (-0.244 ns) Setup Check with Pin reg_op2_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.025
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.417
              Slack:=   -0.244

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g194108/ZN               -      A1->ZN  F     NOR2_X2         2  0.029   0.015    0.154  
  g183225/ZN               -      A1->ZN  F     AND2_X4         3  0.010   0.032    0.185  
  g168816/ZN               -      A1->ZN  F     AND2_X4        21  0.008   0.050    0.236  
  g168114/ZN               -      A1->ZN  R     NAND2_X1        1  0.026   0.022    0.257  
  FE_RC_2864_0/ZN          -      A2->ZN  F     NAND4_X1        1  0.012   0.033    0.291  
  g165434/ZN               -      A1->ZN  R     NOR2_X2         1  0.020   0.047    0.338  
  FE_RC_184_0/ZN           -      A3->ZN  F     NAND4_X4        1  0.032   0.043    0.381  
  g198747/ZN               -      A1->ZN  R     NAND2_X1        1  0.022   0.020    0.401  
  FE_RC_2660_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.011   0.017    0.417  
  reg_op2_reg[8]/D         -      D       F     DFF_X1          1  0.010   0.000    0.417  
#----------------------------------------------------------------------------------------
Path 88: VIOLATED (-0.243 ns) Setup Check with Pin reg_sh_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.243

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187982/ZN               -      A1->ZN  R     AND3_X4         6  0.029   0.068    0.206  
  g168785/ZN               -      A1->ZN  F     NAND2_X4       11  0.027   0.035    0.241  
  FE_OFC643_n_2316/ZN      -      A->ZN   R     INV_X4         12  0.023   0.034    0.275  
  g167519/ZN               -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.291  
  g167033/ZN               -      A2->ZN  R     NAND2_X1        1  0.009   0.023    0.315  
  FE_RC_1659_0/ZN          -      A1->ZN  F     NOR2_X2         1  0.015   0.011    0.325  
  FE_RC_1658_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.006   0.017    0.342  
  g165225/ZN               -      A1->ZN  F     NOR2_X2         1  0.013   0.009    0.352  
  g165194/ZN               -      A2->ZN  R     NAND2_X2        2  0.008   0.026    0.378  
  g165123/ZN               -      A->ZN   F     INV_X1          1  0.018   0.010    0.388  
  g162989/ZN               -      B1->ZN  R     OAI21_X1        1  0.006   0.025    0.413  
  reg_sh_reg[4]/D          -      D       R     DFF_X1          1  0.018   0.000    0.413  
#----------------------------------------------------------------------------------------
Path 89: VIOLATED (-0.243 ns) Setup Check with Pin reg_op2_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.031
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.243

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.208  
  g168781/ZN               -      A1->ZN  R     AND2_X4        22  0.028   0.085    0.293  
  g167859/ZN               -      A1->ZN  F     NAND2_X1        1  0.050   0.019    0.312  
  FE_RC_1935_0/ZN          -      A2->ZN  R     NAND4_X1        1  0.015   0.028    0.339  
  g165769/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.012    0.351  
  g165346/ZN               -      A1->ZN  R     NAND2_X2        1  0.008   0.019    0.370  
  g165163/ZN               -      A1->ZN  F     NOR2_X4         1  0.014   0.012    0.382  
  FE_RC_2809_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.008   0.031    0.412  
  reg_op2_reg[26]/D        -      D       R     DFF_X1          1  0.022   0.000    0.412  
#----------------------------------------------------------------------------------------
Path 90: VIOLATED (-0.243 ns) Setup Check with Pin reg_op2_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.024
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.243

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN            -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1799_n_7838/ZN              -      A->ZN   R     INV_X2          2  0.018   0.025    0.120  
  FE_OCPC1802_FE_OFN39605_n_7838/ZN  -      A->ZN   F     INV_X4          4  0.013   0.015    0.135  
  g187978/ZN                         -      A2->ZN  R     NAND2_X4        1  0.008   0.018    0.153  
  g169380/ZN                         -      A1->ZN  F     NOR2_X4         5  0.010   0.016    0.168  
  g169134/ZN                         -      A2->ZN  F     AND2_X4         4  0.011   0.036    0.204  
  FE_OCPC2075_n_2033/ZN              -      A->ZN   R     INV_X4         10  0.009   0.036    0.241  
  g166353/ZN                         -      B1->ZN  F     OAI222_X2       1  0.027   0.039    0.280  
  g165618/ZN                         -      A2->ZN  R     NOR2_X2         1  0.020   0.046    0.326  
  FE_RC_1063_0/ZN                    -      A4->ZN  F     NAND4_X4        1  0.027   0.044    0.370  
  g198817/ZN                         -      A1->ZN  R     AOI22_X2        1  0.023   0.033    0.402  
  g198816/ZN                         -      A1->ZN  F     NAND2_X1        1  0.021   0.014    0.417  
  reg_op2_reg[31]/D                  -      D       F     DFF_X1          1  0.009   0.000    0.417  
#--------------------------------------------------------------------------------------------------
Path 91: VIOLATED (-0.242 ns) Setup Check with Pin alu_out_q_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200       -0.000

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.413
              Slack:=   -0.242

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op2_reg[11]/CK      -      CK      R     (arrival)      58  0.068       -   -0.000  
  reg_op2_reg[11]/Q       -      CK->Q   R     DFF_X1          2  0.068   0.109    0.109  
  g84449__2900/ZN         -      A2->ZN  F     NAND2_X2        4  0.015   0.024    0.133  
  g190436/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.022    0.155  
  g173367/ZN              -      B1->ZN  F     OAI21_X2        1  0.013   0.015    0.170  
  FE_OCPC1391_n_10965/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.187  
  g200051/ZN              -      A->ZN   F     OAI21_X4        2  0.010   0.020    0.206  
  g83758__7675/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.015    0.221  
  g175443/ZN              -      A1->ZN  F     NAND2_X2        1  0.009   0.016    0.237  
  g175442/ZN              -      A1->ZN  R     NOR2_X4         2  0.009   0.027    0.264  
  g175449/ZN              -      A2->ZN  F     NAND2_X4        5  0.019   0.027    0.291  
  FE_OCPC740_n_13762/Z    -      A->Z    F     BUF_X8          5  0.014   0.031    0.321  
  FE_RC_1214_0_dup/ZN     -      B1->ZN  R     AOI21_X4        1  0.007   0.019    0.340  
  FE_RC_1285_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.355  
  FE_RC_1284_0/ZN         -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.375  
  g83381__2250/ZN         -      A1->ZN  F     NAND2_X1        1  0.018   0.019    0.394  
  FE_RC_2739_0/ZN         -      A1->ZN  R     NAND3_X2        1  0.011   0.019    0.413  
  alu_out_q_reg[19]/D     -      D       R     DFF_X1          1  0.013   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 92: VIOLATED (-0.241 ns) Setup Check with Pin alu_out_q_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.108 (P)
            Arrival:=    0.196       -0.000

              Setup:-    0.028
      Required Time:=    0.168
       Launch Clock:=   -0.000
          Data Path:+    0.409
              Slack:=   -0.241

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN     -      CK->QN  R     DFF_X1          2  0.073   0.090    0.090  
  FE_OCPC1778_n_8104/Z  -      A->Z    R     BUF_X1          1  0.017   0.029    0.118  
  g5/ZN                 -      A1->ZN  R     AND2_X2         2  0.010   0.033    0.151  
  g174993/ZN            -      A1->ZN  F     NOR2_X2         1  0.011   0.009    0.161  
  g178517/ZN            -      A1->ZN  R     NOR2_X2         2  0.006   0.027    0.188  
  FE_RC_874_0/ZN        -      B1->ZN  F     OAI21_X2        2  0.020   0.024    0.212  
  g83774__5019/ZN       -      A1->ZN  R     NAND2_X4        2  0.014   0.019    0.231  
  FE_RC_1068_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.011   0.018    0.249  
  g187747/ZN            -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.270  
  FE_RC_948_0/ZN        -      A1->ZN  F     NAND3_X4       13  0.014   0.041    0.311  
  g83494__8757/ZN       -      B1->ZN  R     AOI21_X2        2  0.030   0.036    0.348  
  g83421__1474/ZN       -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.363  
  g83393__1474/ZN       -      A2->ZN  R     NAND2_X1        1  0.009   0.018    0.381  
  g83360__9906/ZN       -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.395  
  g83332__9906/ZN       -      A1->ZN  R     NAND2_X1        1  0.007   0.015    0.409  
  alu_out_q_reg[17]/D   -      D       R     DFF_X1          1  0.010   0.000    0.409  
#-------------------------------------------------------------------------------------
Path 93: VIOLATED (-0.241 ns) Setup Check with Pin alu_out_q_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.106 (P)
            Arrival:=    0.194       -0.002

              Setup:-    0.028
      Required Time:=    0.166
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.241

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK                 -      CK      R     (arrival)      58  0.068       -   -0.002  
  reg_op1_reg[6]/QN                 -      CK->QN  R     DFF_X1          1  0.068   0.088    0.086  
  FE_OFC199_n_8109/Z                -      A->Z    R     BUF_X4          7  0.016   0.038    0.124  
  FE_OCPC2300_FE_OFN39581_n_8109/Z  -      A->Z    R     BUF_X2          1  0.020   0.026    0.150  
  g84673__8757/ZN                   -      A2->ZN  F     NAND2_X2        5  0.008   0.022    0.172  
  g83860__7675/ZN                   -      A2->ZN  R     NAND2_X2        1  0.014   0.019    0.191  
  g83800__2250/ZN                   -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.207  
  g83754__1309/ZN                   -      A1->ZN  R     NAND2_X4        2  0.010   0.017    0.224  
  g59/ZN                            -      A1->ZN  R     AND2_X2         1  0.013   0.031    0.255  
  g178586/ZN                        -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.271  
  g178585/ZN                        -      A1->ZN  R     NAND2_X2        1  0.009   0.015    0.286  
  g173958/ZN                        -      A1->ZN  F     NAND2_X2        3  0.010   0.015    0.302  
  g174121/ZN                        -      B1->ZN  R     AOI21_X1        2  0.009   0.036    0.338  
  FE_RC_289_0/ZN                    -      A1->ZN  F     NAND2_X1        1  0.031   0.017    0.355  
  FE_RC_288_0/ZN                    -      A->ZN   R     OAI21_X1        1  0.011   0.022    0.377  
  g165058/ZN                        -      A1->ZN  F     NAND2_X1        1  0.020   0.015    0.392  
  g163048/ZN                        -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.407  
  alu_out_q_reg[15]/D               -      D       R     DFF_X1          1  0.010   0.000    0.407  
#-------------------------------------------------------------------------------------------------
Path 94: VIOLATED (-0.241 ns) Setup Check with Pin reg_next_pc_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.241

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN    -      A->ZN   R     INV_X8         15  0.020   0.048    0.201  
  g23/ZN                 -      A2->ZN  F     NAND2_X4        2  0.031   0.019    0.220  
  g603/ZN                -      A1->ZN  R     NAND2_X1        2  0.010   0.022    0.242  
  g174119/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.263  
  FE_RC_605_0/ZN         -      A3->ZN  R     NAND3_X4        2  0.012   0.023    0.286  
  FE_OCPC2007_n_23747/Z  -      A->Z    R     BUF_X2          4  0.013   0.031    0.317  
  g179010/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.018    0.335  
  g179009/ZN             -      A1->ZN  R     NAND2_X2        2  0.010   0.016    0.351  
  FE_RC_334_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.363  
  FE_RC_333_0/ZN         -      A->ZN   R     OAI21_X1        1  0.007   0.020    0.383  
  FE_RC_2951_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.020   0.017    0.400  
  FE_RC_2950_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.413  
  reg_next_pc_reg[7]/D   -      D       R     DFF_X1          1  0.009   0.000    0.413  
#--------------------------------------------------------------------------------------
Path 95: VIOLATED (-0.241 ns) Setup Check with Pin reg_op2_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.109 (P)
            Arrival:=    0.197        0.001

              Setup:-    0.029
      Required Time:=    0.168
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.241

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.207  
  g168805/ZN               -      A2->ZN  R     AND2_X4        22  0.028   0.079    0.286  
  g168294/ZN               -      A1->ZN  F     NAND2_X1        1  0.047   0.019    0.305  
  g166257/ZN               -      A3->ZN  R     NAND4_X1        1  0.015   0.030    0.335  
  g165754/ZN               -      A1->ZN  F     NOR2_X2         1  0.020   0.014    0.349  
  FE_RC_183_0/ZN           -      A1->ZN  R     NAND4_X4        1  0.008   0.024    0.373  
  g198803/ZN               -      A1->ZN  F     NAND2_X4        1  0.020   0.015    0.388  
  FE_RC_1379_0/ZN          -      A2->ZN  R     NAND3_X2        1  0.009   0.020    0.409  
  reg_op2_reg[18]/D        -      D       R     DFF_X1          1  0.013   0.000    0.409  
#----------------------------------------------------------------------------------------
Path 96: VIOLATED (-0.241 ns) Setup Check with Pin reg_op2_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.241

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.208  
  g168781/ZN               -      A1->ZN  R     AND2_X4        22  0.028   0.083    0.290  
  g168117/ZN               -      A1->ZN  F     NAND2_X1        1  0.050   0.019    0.310  
  FE_RC_1976_0/ZN          -      A2->ZN  R     NAND4_X1        1  0.015   0.027    0.337  
  g165693/ZN               -      A1->ZN  F     NOR2_X2         1  0.018   0.013    0.350  
  FE_RC_1932_0/ZN          -      A2->ZN  R     NAND4_X4        1  0.008   0.025    0.375  
  g198787/ZN               -      A1->ZN  F     NAND2_X1        1  0.019   0.018    0.394  
  FE_RC_1518_0/ZN          -      A2->ZN  R     NAND3_X1        1  0.010   0.019    0.412  
  reg_op2_reg[25]/D        -      D       R     DFF_X1          1  0.012   0.000    0.412  
#----------------------------------------------------------------------------------------
Path 97: VIOLATED (-0.241 ns) Setup Check with Pin reg_next_pc_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.146 (P)    0.109 (P)
            Arrival:=    0.238        0.001

              Setup:-    0.030
      Required Time:=    0.207
       Launch Clock:=    0.001
          Data Path:+    0.447
              Slack:=   -0.241

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                        -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC30_n_13860/Z                    -      A->Z    F     BUF_X8         14  0.020   0.040    0.193  
  FE_RC_51_0/ZN                         -      A->ZN   R     INV_X2          1  0.011   0.018    0.211  
  FE_RC_49_0/ZN                         -      A2->ZN  F     NAND2_X4        1  0.010   0.014    0.224  
  FE_RC_48_0/ZN                         -      A1->ZN  R     NAND2_X4        3  0.007   0.018    0.242  
  g37/ZN                                -      A1->ZN  F     NOR2_X4         2  0.013   0.011    0.253  
  g175151/ZN                            -      A2->ZN  R     NOR2_X4         3  0.007   0.034    0.287  
  FE_OCPC2305_n_13423/Z                 -      A->Z    R     BUF_X1          1  0.021   0.032    0.319  
  g192405_dup/ZN                        -      A2->ZN  R     AND2_X4         2  0.012   0.031    0.351  
  add_1564_33_Y_add_1555_32_g1061/ZN    -      A1->ZN  R     AND2_X1         2  0.009   0.036    0.386  
  add_1564_33_Y_add_1555_32_g180324/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.015    0.401  
  FE_RC_814_0/ZN                        -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.416  
  FE_RC_2266_0/ZN                       -      A1->ZN  F     NAND3_X1        1  0.009   0.018    0.433  
  g166292/ZN                            -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.448  
  reg_next_pc_reg[22]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.448  
#-----------------------------------------------------------------------------------------------------
Path 98: VIOLATED (-0.241 ns) Setup Check with Pin reg_op1_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.134 (P)    0.109 (P)
            Arrival:=    0.226        0.001

              Setup:-    0.028
      Required Time:=    0.198
       Launch Clock:=    0.001
          Data Path:+    0.438
              Slack:=   -0.241

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      60  0.070       -    0.001  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          3  0.070   0.118    0.119  
  g182434/ZN                -      A1->ZN  R     AND2_X4         5  0.023   0.050    0.170  
  g169385/ZN                -      A2->ZN  F     NAND2_X4        2  0.022   0.021    0.191  
  g169165/ZN                -      A->ZN   R     INV_X4          5  0.011   0.022    0.213  
  FE_RC_81_0/ZN             -      A1->ZN  R     AND2_X4         1  0.013   0.044    0.256  
  FE_RC_82_0/ZN             -      A->ZN   F     INV_X16        28  0.019   0.029    0.286  
  g166928/ZN                -      B1->ZN  R     OAI22_X1        1  0.027   0.048    0.333  
  g165974/ZN                -      A1->ZN  F     NOR2_X1         1  0.032   0.016    0.349  
  FE_RC_2748_0/ZN           -      A2->ZN  R     NAND3_X2        1  0.011   0.025    0.374  
  g164767/ZN                -      A1->ZN  F     NOR2_X4         1  0.017   0.013    0.387  
  g161525/ZN                -      C1->ZN  R     OAI211_X1       1  0.007   0.029    0.416  
  g161480/ZN                -      A->ZN   F     INV_X1          1  0.022   0.010    0.426  
  g177755/ZN                -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.439  
  reg_op1_reg[23]/D         -      D       R     DFF_X1          1  0.009   0.000    0.439  
#-----------------------------------------------------------------------------------------
Path 99: VIOLATED (-0.241 ns) Setup Check with Pin reg_op2_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.030
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.241

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.207  
  g168805/ZN               -      A2->ZN  R     AND2_X4        22  0.028   0.082    0.290  
  g168161/ZN               -      A1->ZN  F     NAND2_X1        1  0.047   0.019    0.309  
  g166121/ZN               -      A3->ZN  R     NAND4_X1        1  0.015   0.030    0.339  
  g165735/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.014    0.352  
  g165352/ZN               -      A1->ZN  R     NAND2_X4        1  0.009   0.020    0.372  
  FE_RC_1036_0/ZN          -      A1->ZN  F     NOR2_X4         1  0.013   0.014    0.386  
  FE_RC_2889_0/ZN          -      C1->ZN  R     OAI211_X4       1  0.010   0.025    0.411  
  reg_op2_reg[11]/D        -      D       R     DFF_X1          1  0.016   0.000    0.411  
#----------------------------------------------------------------------------------------
Path 100: VIOLATED (-0.240 ns) Setup Check with Pin alu_out_q_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.108 (P)
            Arrival:=    0.197       -0.000

              Setup:-    0.029
      Required Time:=    0.168
       Launch Clock:=   -0.000
          Data Path:+    0.409
              Slack:=   -0.240

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN     -      CK->QN  R     DFF_X1          2  0.073   0.090    0.090  
  FE_OCPC1778_n_8104/Z  -      A->Z    R     BUF_X1          1  0.017   0.029    0.118  
  g5/ZN                 -      A1->ZN  R     AND2_X2         2  0.010   0.033    0.151  
  g174993/ZN            -      A1->ZN  F     NOR2_X2         1  0.011   0.009    0.161  
  g178517/ZN            -      A1->ZN  R     NOR2_X2         2  0.006   0.027    0.188  
  FE_RC_874_0/ZN        -      B1->ZN  F     OAI21_X2        2  0.020   0.024    0.212  
  g83774__5019/ZN       -      A1->ZN  R     NAND2_X4        2  0.014   0.019    0.231  
  FE_RC_1068_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.011   0.018    0.249  
  g187747/ZN            -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.270  
  FE_RC_948_0/ZN        -      A1->ZN  F     NAND3_X4       13  0.014   0.042    0.313  
  g83491__2391/ZN       -      B1->ZN  R     AOI21_X2        2  0.030   0.037    0.350  
  FE_RC_2914_0/ZN       -      A2->ZN  F     NAND2_X1        1  0.023   0.017    0.367  
  FE_RC_2913_0/ZN       -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.381  
  g83359__1857/ZN       -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.395  
  FE_RC_1917_0/ZN       -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.409  
  alu_out_q_reg[22]/D   -      D       R     DFF_X1          1  0.011   0.000    0.409  
#-------------------------------------------------------------------------------------
Path 101: VIOLATED (-0.240 ns) Setup Check with Pin alu_out_q_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.198       -0.002

              Setup:-    0.031
      Required Time:=    0.167
       Launch Clock:=   -0.002
          Data Path:+    0.409
              Slack:=   -0.240

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK                 -      CK      R     (arrival)      58  0.068       -   -0.002  
  reg_op1_reg[6]/QN                 -      CK->QN  R     DFF_X1          1  0.068   0.088    0.086  
  FE_OFC199_n_8109/Z                -      A->Z    R     BUF_X4          7  0.016   0.038    0.124  
  FE_OCPC2300_FE_OFN39581_n_8109/Z  -      A->Z    R     BUF_X2          1  0.020   0.026    0.150  
  g84673__8757/ZN                   -      A2->ZN  F     NAND2_X2        5  0.008   0.022    0.172  
  g83860__7675/ZN                   -      A2->ZN  R     NAND2_X2        1  0.014   0.019    0.191  
  g83800__2250/ZN                   -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.207  
  g83754__1309/ZN                   -      A1->ZN  R     NAND2_X4        2  0.010   0.017    0.224  
  g59/ZN                            -      A1->ZN  R     AND2_X2         1  0.013   0.031    0.255  
  g178586/ZN                        -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.271  
  g174470/ZN                        -      B1->ZN  R     AOI21_X1        2  0.009   0.041    0.312  
  g175342/ZN                        -      B1->ZN  F     OAI21_X1        1  0.035   0.022    0.333  
  g166261/ZN                        -      A->ZN   F     XNOR2_X1        1  0.014   0.042    0.375  
  FE_RC_1281_0/ZN                   -      C1->ZN  R     OAI211_X2       1  0.012   0.031    0.407  
  alu_out_q_reg[11]/D               -      D       R     DFF_X1          1  0.021   0.000    0.407  
#-------------------------------------------------------------------------------------------------
Path 102: VIOLATED (-0.240 ns) Setup Check with Pin reg_op2_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.025
      Required Time:=    0.175
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.240

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.072   0.098    0.099  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   F     INV_X2          5  0.023   0.027    0.125  
  g194113/ZN               -      A1->ZN  F     AND3_X4         4  0.015   0.041    0.166  
  g169149/ZN               -      A2->ZN  R     NAND2_X4        2  0.011   0.030    0.196  
  FE_OCPC864_n_2010/ZN     -      A->ZN   F     INV_X8         18  0.020   0.024    0.219  
  g167648/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.237  
  g166231/ZN               -      A4->ZN  F     NAND4_X1        1  0.010   0.037    0.274  
  g165678/ZN               -      A2->ZN  R     NOR2_X2         1  0.021   0.029    0.303  
  FE_RC_1492_0/ZN          -      A1->ZN  R     AND2_X2         1  0.012   0.037    0.340  
  FE_RC_1520_0/ZN          -      A1->ZN  F     NAND3_X4        1  0.013   0.025    0.365  
  g163040/ZN               -      A1->ZN  R     AOI22_X1        1  0.015   0.033    0.398  
  FE_RC_187_0/ZN           -      A1->ZN  F     NAND2_X1        1  0.024   0.017    0.415  
  reg_op2_reg[30]/D        -      D       F     DFF_X1          1  0.010   0.000    0.415  
#----------------------------------------------------------------------------------------
Path 103: VIOLATED (-0.239 ns) Setup Check with Pin reg_op2_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.239

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.070    0.208  
  g168782/ZN               -      A1->ZN  F     NAND2_X2       10  0.028   0.045    0.252  
  g167023/ZN               -      B1->ZN  R     OAI22_X1        1  0.029   0.056    0.308  
  g165915/ZN               -      A2->ZN  F     NOR2_X2         1  0.039   0.014    0.322  
  g165715/ZN               -      A1->ZN  R     NAND2_X2        1  0.011   0.021    0.344  
  g165226/ZN               -      A1->ZN  F     NOR2_X2         1  0.014   0.012    0.356  
  g165191/ZN               -      A2->ZN  R     NAND2_X4        2  0.007   0.023    0.379  
  FE_RC_2872_0/ZN          -      A2->ZN  F     NAND2_X4        1  0.014   0.013    0.392  
  FE_RC_2871_0/ZN          -      A1->ZN  R     NAND3_X2        1  0.012   0.018    0.410  
  reg_op2_reg[3]/D         -      D       R     DFF_X1          1  0.012   0.000    0.410  
#----------------------------------------------------------------------------------------
Path 104: VIOLATED (-0.239 ns) Setup Check with Pin reg_next_pc_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.239

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN    -      A->ZN   R     INV_X8         15  0.020   0.047    0.199  
  g83480__175536/ZN      -      A2->ZN  F     NAND2_X4        3  0.031   0.024    0.223  
  g174514/ZN             -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.243  
  g174513/ZN             -      A1->ZN  F     NAND2_X4        3  0.011   0.014    0.257  
  FE_OCPC1341_n_12637/Z  -      A->Z    F     CLKBUF_X1       1  0.007   0.026    0.283  
  g188827/ZN             -      A2->ZN  F     AND2_X1         3  0.006   0.035    0.319  
  g88/ZN                 -      A2->ZN  F     OR2_X2          1  0.009   0.045    0.364  
  FE_RC_1924_0/ZN        -      A1->ZN  R     NAND3_X1        1  0.008   0.015    0.379  
  g168646/ZN             -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.392  
  g166276/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.406  
  reg_next_pc_reg[6]/D   -      D       R     DFF_X1          1  0.009   0.000    0.406  
#--------------------------------------------------------------------------------------
Path 105: VIOLATED (-0.239 ns) Setup Check with Pin reg_sh_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.030
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.239

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.070    0.208  
  g168782/ZN               -      A1->ZN  F     NAND2_X2       10  0.028   0.045    0.252  
  g167023/ZN               -      B1->ZN  R     OAI22_X1        1  0.029   0.056    0.308  
  g165915/ZN               -      A2->ZN  F     NOR2_X2         1  0.039   0.014    0.322  
  g165715/ZN               -      A1->ZN  R     NAND2_X2        1  0.011   0.021    0.344  
  g165226/ZN               -      A1->ZN  F     NOR2_X2         1  0.014   0.012    0.356  
  g165191/ZN               -      A2->ZN  R     NAND2_X4        2  0.007   0.023    0.379  
  g165120/ZN               -      A->ZN   F     INV_X2          1  0.014   0.008    0.387  
  g162986/ZN               -      B1->ZN  R     OAI21_X2        1  0.005   0.021    0.408  
  reg_sh_reg[3]/D          -      D       R     DFF_X1          1  0.015   0.000    0.408  
#----------------------------------------------------------------------------------------
Path 106: VIOLATED (-0.238 ns) Setup Check with Pin alu_out_q_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.106 (P)
            Arrival:=    0.201       -0.002

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.002
          Data Path:+    0.412
              Slack:=   -0.238

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK                 -      CK      R     (arrival)      58  0.068       -   -0.002  
  reg_op1_reg[6]/QN                 -      CK->QN  R     DFF_X1          1  0.068   0.088    0.086  
  FE_OFC199_n_8109/Z                -      A->Z    R     BUF_X4          7  0.016   0.038    0.124  
  FE_OCPC2300_FE_OFN39581_n_8109/Z  -      A->Z    R     BUF_X2          1  0.020   0.026    0.150  
  g84673__8757/ZN                   -      A2->ZN  F     NAND2_X2        5  0.008   0.022    0.172  
  g83860__7675/ZN                   -      A2->ZN  R     NAND2_X2        1  0.014   0.019    0.191  
  g83800__2250/ZN                   -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.207  
  g83754__1309/ZN                   -      A1->ZN  R     NAND2_X4        2  0.010   0.017    0.224  
  g59/ZN                            -      A1->ZN  R     AND2_X2         1  0.013   0.031    0.255  
  g178586/ZN                        -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.271  
  g178585/ZN                        -      A1->ZN  R     NAND2_X2        1  0.009   0.015    0.286  
  g173958/ZN                        -      A1->ZN  F     NAND2_X2        3  0.010   0.015    0.302  
  g174370/ZN                        -      B1->ZN  R     AOI21_X1        1  0.009   0.030    0.331  
  g166258/ZN                        -      A->ZN   R     XNOR2_X1        1  0.025   0.046    0.378  
  g165172/ZN                        -      C1->ZN  F     OAI211_X2       1  0.025   0.032    0.410  
  alu_out_q_reg[14]/D               -      D       F     DFF_X1          1  0.022   0.000    0.410  
#-------------------------------------------------------------------------------------------------
Path 107: VIOLATED (-0.238 ns) Setup Check with Pin alu_out_q_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.108 (P)
            Arrival:=    0.197       -0.000

              Setup:-    0.029
      Required Time:=    0.168
       Launch Clock:=   -0.000
          Data Path:+    0.406
              Slack:=   -0.238

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN     -      CK->QN  R     DFF_X1          2  0.073   0.090    0.090  
  FE_OCPC1778_n_8104/Z  -      A->Z    R     BUF_X1          1  0.017   0.029    0.118  
  g5/ZN                 -      A1->ZN  R     AND2_X2         2  0.010   0.033    0.151  
  g174993/ZN            -      A1->ZN  F     NOR2_X2         1  0.011   0.009    0.161  
  g178517/ZN            -      A1->ZN  R     NOR2_X2         2  0.006   0.027    0.188  
  FE_RC_874_0/ZN        -      B1->ZN  F     OAI21_X2        2  0.020   0.024    0.212  
  g83774__5019/ZN       -      A1->ZN  R     NAND2_X4        2  0.014   0.019    0.231  
  FE_RC_1068_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.011   0.018    0.249  
  g187747/ZN            -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.270  
  FE_RC_948_0/ZN        -      A1->ZN  F     NAND3_X4       13  0.014   0.042    0.313  
  g83531__187750/ZN     -      B1->ZN  R     AOI21_X2        2  0.030   0.037    0.350  
  g83505/ZN             -      A->ZN   F     INV_X1          1  0.023   0.010    0.360  
  g83435__5703/ZN       -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.374  
  g83373__7675/ZN       -      A2->ZN  F     NAND2_X1        1  0.010   0.014    0.388  
  FE_RC_201_0/ZN        -      A2->ZN  R     NAND3_X1        1  0.009   0.019    0.406  
  alu_out_q_reg[21]/D   -      D       R     DFF_X1          1  0.012   0.000    0.406  
#-------------------------------------------------------------------------------------
Path 108: VIOLATED (-0.238 ns) Setup Check with Pin reg_op2_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.030
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.238

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.208  
  g168781/ZN               -      A1->ZN  R     AND2_X4        22  0.028   0.086    0.294  
  g168136/ZN               -      A1->ZN  F     NAND2_X1        1  0.050   0.020    0.314  
  g166216/ZN               -      A2->ZN  R     NAND4_X1        1  0.016   0.023    0.338  
  g165772/ZN               -      A2->ZN  F     NOR2_X1         1  0.015   0.015    0.352  
  g165357/ZN               -      A1->ZN  R     NAND2_X2        1  0.008   0.019    0.371  
  g165159/ZN               -      A1->ZN  F     NOR2_X4         1  0.013   0.012    0.383  
  FE_RC_2977_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.008   0.025    0.408  
  reg_op2_reg[28]/D        -      D       R     DFF_X1          1  0.017   0.000    0.408  
#----------------------------------------------------------------------------------------
Path 109: VIOLATED (-0.238 ns) Setup Check with Pin reg_op2_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.029
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.238

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187981/ZN               -      A3->ZN  R     AND3_X4         8  0.029   0.069    0.208  
  g168781/ZN               -      A1->ZN  R     AND2_X4        22  0.028   0.077    0.284  
  g168260/ZN               -      A1->ZN  F     NAND2_X1        1  0.050   0.021    0.305  
  FE_RC_375_0/ZN           -      A3->ZN  R     NAND4_X1        1  0.016   0.030    0.335  
  g165703/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.015    0.351  
  g165183/ZN               -      A1->ZN  R     NAND4_X4        1  0.009   0.024    0.375  
  g198755/ZN               -      A1->ZN  F     NAND2_X1        1  0.019   0.017    0.392  
  FE_RC_265_0/ZN           -      A1->ZN  R     NAND3_X1        1  0.010   0.015    0.408  
  reg_op2_reg[15]/D        -      D       R     DFF_X1          1  0.011   0.000    0.408  
#----------------------------------------------------------------------------------------
Path 110: VIOLATED (-0.238 ns) Setup Check with Pin alu_out_q_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.106 (P)
            Arrival:=    0.201       -0.002

              Setup:-    0.024
      Required Time:=    0.177
       Launch Clock:=   -0.002
          Data Path:+    0.417
              Slack:=   -0.238

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK                 -      CK      R     (arrival)      58  0.068       -   -0.002  
  reg_op1_reg[6]/QN                 -      CK->QN  R     DFF_X1          1  0.068   0.088    0.086  
  FE_OFC199_n_8109/Z                -      A->Z    R     BUF_X4          7  0.016   0.038    0.124  
  FE_OCPC2300_FE_OFN39581_n_8109/Z  -      A->Z    R     BUF_X2          1  0.020   0.026    0.150  
  g84673__8757/ZN                   -      A2->ZN  F     NAND2_X2        5  0.008   0.022    0.172  
  g83860__7675/ZN                   -      A2->ZN  R     NAND2_X2        1  0.014   0.019    0.191  
  g83800__2250/ZN                   -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.207  
  g83754__1309/ZN                   -      A1->ZN  R     NAND2_X4        2  0.010   0.017    0.224  
  g59/ZN                            -      A1->ZN  R     AND2_X2         1  0.013   0.031    0.255  
  g178586/ZN                        -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.271  
  g178585/ZN                        -      A1->ZN  R     NAND2_X2        1  0.009   0.015    0.286  
  g173958/ZN                        -      A1->ZN  F     NAND2_X2        3  0.010   0.015    0.302  
  g169405/ZN                        -      A->ZN   R     INV_X1          3  0.009   0.029    0.331  
  g174325/ZN                        -      A1->ZN  F     NOR2_X2         1  0.021   0.009    0.339  
  g209/ZN                           -      B1->ZN  R     OAI21_X1        1  0.007   0.026    0.365  
  g174324/ZN                        -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.380  
  g165509/ZN                        -      A1->ZN  R     NAND2_X1        1  0.009   0.018    0.398  
  g165155/ZN                        -      A1->ZN  F     NAND2_X2        1  0.013   0.016    0.415  
  alu_out_q_reg[13]/D               -      D       F     DFF_X1          1  0.009   0.000    0.415  
#-------------------------------------------------------------------------------------------------
Path 111: VIOLATED (-0.237 ns) Setup Check with Pin reg_next_pc_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.024
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.237

#-------------------------------------------------------------------------------------------------------
# Timing Point                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                    -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                     -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                          -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC30_n_13860/Z                      -      A->Z    F     BUF_X8         14  0.020   0.039    0.192  
  FE_RC_2227_0/ZN                         -      A1->ZN  R     NAND2_X4        1  0.011   0.015    0.207  
  FE_RC_2226_0/ZN                         -      A1->ZN  F     NAND2_X4        3  0.009   0.014    0.221  
  g184891/ZN                              -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.236  
  FE_DBTC11_n_24039/ZN                    -      A->ZN   F     INV_X4          2  0.010   0.009    0.245  
  FE_RC_781_0/ZN                          -      A1->ZN  R     NAND3_X4        1  0.005   0.014    0.259  
  FE_RC_605_0/ZN                          -      A2->ZN  F     NAND3_X4        2  0.012   0.023    0.282  
  FE_OCPC2007_n_23747/Z                   -      A->Z    F     BUF_X2          4  0.012   0.033    0.315  
  add_1564_33_Y_add_1555_32_g184595/ZN    -      A1->ZN  R     NAND2_X2        2  0.009   0.014    0.329  
  add_1564_33_Y_add_1555_32_g1017_dup/ZN  -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.342  
  FE_RC_346_0/ZN                          -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.357  
  FE_RC_2925_0/ZN                         -      A->ZN   F     INV_X1          1  0.010   0.011    0.368  
  FE_RC_2923_0/ZN                         -      B2->ZN  R     OAI21_X2        1  0.006   0.028    0.396  
  g166275/ZN                              -      A1->ZN  F     NAND2_X1        1  0.016   0.014    0.409  
  reg_next_pc_reg[5]/D                    -      D       F     DFF_X1          1  0.008   0.000    0.409  
#-------------------------------------------------------------------------------------------------------
Path 112: VIOLATED (-0.237 ns) Setup Check with Pin alu_out_q_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200       -0.000

              Setup:-    0.024
      Required Time:=    0.176
       Launch Clock:=   -0.000
          Data Path:+    0.413
              Slack:=   -0.237

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN     -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1778_n_8104/Z  -      A->Z    F     BUF_X1          1  0.015   0.033    0.121  
  g5/ZN                 -      A1->ZN  F     AND2_X2         2  0.007   0.028    0.149  
  g174993/ZN            -      A1->ZN  R     NOR2_X2         1  0.007   0.024    0.173  
  g178517/ZN            -      A1->ZN  F     NOR2_X2         2  0.017   0.012    0.185  
  FE_RC_874_0/ZN        -      B1->ZN  R     OAI21_X2        2  0.007   0.040    0.225  
  g83774__5019/ZN       -      A1->ZN  F     NAND2_X4        2  0.031   0.020    0.246  
  FE_RC_1068_0/ZN       -      A1->ZN  R     NAND3_X4        1  0.012   0.018    0.263  
  g187747/ZN            -      A1->ZN  F     NAND2_X4        2  0.012   0.019    0.282  
  FE_RC_948_0/ZN        -      A1->ZN  R     NAND3_X4       13  0.011   0.037    0.319  
  g83573__187756/ZN     -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.337  
  g83507__5703/ZN       -      A1->ZN  R     NAND2_X1        1  0.011   0.017    0.353  
  g174974/ZN            -      B1->ZN  F     OAI21_X1        1  0.010   0.014    0.367  
  FE_RC_1039_0/ZN       -      A2->ZN  R     NOR2_X1         1  0.013   0.031    0.398  
  FE_RC_1038_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.017   0.014    0.413  
  alu_out_q_reg[30]/D   -      D       F     DFF_X1          1  0.008   0.000    0.413  
#-------------------------------------------------------------------------------------
Path 113: VIOLATED (-0.237 ns) Setup Check with Pin alu_out_q_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.106 (P)
            Arrival:=    0.199       -0.002

              Setup:-    0.027
      Required Time:=    0.172
       Launch Clock:=   -0.002
          Data Path:+    0.411
              Slack:=   -0.237

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK                 -      CK      R     (arrival)      58  0.068       -   -0.002  
  reg_op1_reg[6]/QN                 -      CK->QN  R     DFF_X1          1  0.068   0.088    0.086  
  FE_OFC199_n_8109/Z                -      A->Z    R     BUF_X4          7  0.016   0.038    0.124  
  FE_OCPC2300_FE_OFN39581_n_8109/Z  -      A->Z    R     BUF_X2          1  0.020   0.026    0.150  
  g84673__8757/ZN                   -      A2->ZN  F     NAND2_X2        5  0.008   0.022    0.172  
  g83860__7675/ZN                   -      A2->ZN  R     NAND2_X2        1  0.014   0.019    0.191  
  g83800__2250/ZN                   -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.207  
  g83754__1309/ZN                   -      A1->ZN  R     NAND2_X4        2  0.010   0.017    0.224  
  g59/ZN                            -      A1->ZN  R     AND2_X2         1  0.013   0.031    0.255  
  g178586/ZN                        -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.271  
  g174470/ZN                        -      B1->ZN  R     AOI21_X1        2  0.009   0.041    0.312  
  g168283/ZN                        -      A->ZN   R     XNOR2_X1        1  0.035   0.046    0.357  
  FE_RC_277_0/ZN                    -      A->ZN   F     INV_X1          1  0.019   0.010    0.367  
  FE_RC_276_0/ZN                    -      A1->ZN  R     NAND2_X1        1  0.007   0.017    0.385  
  FE_RC_1248_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.013   0.024    0.409  
  alu_out_q_reg[10]/D               -      D       F     DFF_X1          1  0.016   0.000    0.409  
#-------------------------------------------------------------------------------------------------
Path 114: VIOLATED (-0.236 ns) Setup Check with Pin alu_out_q_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.108 (P)
            Arrival:=    0.197       -0.000

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=   -0.000
          Data Path:+    0.403
              Slack:=   -0.236

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN     -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1778_n_8104/Z  -      A->Z    F     BUF_X1          1  0.015   0.033    0.121  
  g5/ZN                 -      A1->ZN  F     AND2_X2         2  0.007   0.028    0.149  
  g174993/ZN            -      A1->ZN  R     NOR2_X2         1  0.007   0.024    0.173  
  g178517/ZN            -      A1->ZN  F     NOR2_X2         2  0.017   0.012    0.185  
  FE_RC_874_0/ZN        -      B1->ZN  R     OAI21_X2        2  0.007   0.040    0.225  
  g83774__5019/ZN       -      A1->ZN  F     NAND2_X4        2  0.031   0.020    0.246  
  FE_RC_1068_0/ZN       -      A1->ZN  R     NAND3_X4        1  0.012   0.018    0.263  
  g187747/ZN            -      A1->ZN  F     NAND2_X4        2  0.012   0.019    0.282  
  FE_RC_948_0/ZN        -      A1->ZN  R     NAND3_X4       13  0.011   0.038    0.320  
  g187757/ZN            -      B1->ZN  F     AOI21_X1        1  0.030   0.019    0.339  
  g83395__9682/ZN       -      B1->ZN  R     OAI21_X1        1  0.012   0.029    0.367  
  g83361__8780/ZN       -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.383  
  g83335__181079/ZN     -      A->ZN   R     OAI211_X1       1  0.009   0.020    0.403  
  alu_out_q_reg[18]/D   -      D       R     DFF_X1          1  0.019   0.000    0.403  
#-------------------------------------------------------------------------------------
Path 115: VIOLATED (-0.236 ns) Setup Check with Pin alu_out_q_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.108 (P)
            Arrival:=    0.197       -0.000

              Setup:-    0.029
      Required Time:=    0.168
       Launch Clock:=   -0.000
          Data Path:+    0.404
              Slack:=   -0.236

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN     -      CK->QN  R     DFF_X1          2  0.073   0.090    0.090  
  FE_OCPC1778_n_8104/Z  -      A->Z    R     BUF_X1          1  0.017   0.029    0.118  
  g5/ZN                 -      A1->ZN  R     AND2_X2         2  0.010   0.033    0.151  
  g174993/ZN            -      A1->ZN  F     NOR2_X2         1  0.011   0.009    0.161  
  g178517/ZN            -      A1->ZN  R     NOR2_X2         2  0.006   0.027    0.188  
  FE_RC_874_0/ZN        -      B1->ZN  F     OAI21_X2        2  0.020   0.024    0.212  
  g83774__5019/ZN       -      A1->ZN  R     NAND2_X4        2  0.014   0.019    0.231  
  FE_RC_1068_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.011   0.018    0.249  
  g187747/ZN            -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.270  
  FE_RC_948_0/ZN        -      A1->ZN  F     NAND3_X4       13  0.014   0.042    0.313  
  g83568__187752/ZN     -      A1->ZN  R     NAND2_X1        2  0.030   0.028    0.341  
  g83492__7675/ZN       -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.356  
  g83436__7114/ZN       -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.371  
  g83374__7118/ZN       -      A1->ZN  F     NAND3_X1        1  0.009   0.018    0.388  
  g83343__2391/ZN       -      A1->ZN  R     NAND3_X1        1  0.011   0.016    0.404  
  alu_out_q_reg[23]/D   -      D       R     DFF_X1          1  0.011   0.000    0.404  
#-------------------------------------------------------------------------------------
Path 116: VIOLATED (-0.236 ns) Setup Check with Pin reg_sh_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.030
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.236

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN            -      CK->QN  R     DFF_X1          2  0.072   0.098    0.099  
  FE_OCPC1799_n_7838/ZN              -      A->ZN   F     INV_X2          2  0.023   0.015    0.114  
  FE_OCPC1802_FE_OFN39605_n_7838/ZN  -      A->ZN   R     INV_X4          4  0.009   0.023    0.137  
  g187978/ZN                         -      A2->ZN  F     NAND2_X4        1  0.015   0.016    0.153  
  g169380/ZN                         -      A1->ZN  R     NOR2_X4         5  0.008   0.047    0.200  
  g169134/ZN                         -      A2->ZN  R     AND2_X4         4  0.037   0.045    0.245  
  FE_OCPC2075_n_2033/ZN              -      A->ZN   F     INV_X4         10  0.015   0.022    0.267  
  g166365/ZN                         -      A1->ZN  R     OAI222_X1       1  0.013   0.056    0.323  
  g177663/ZN                         -      A1->ZN  F     NOR2_X2         1  0.067   0.015    0.338  
  FE_RC_1509_0/ZN                    -      A4->ZN  R     NAND4_X4        2  0.017   0.035    0.373  
  g165121/ZN                         -      A->ZN   F     INV_X1          1  0.020   0.009    0.382  
  g163016/ZN                         -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.406  
  reg_sh_reg[1]/D                    -      D       R     DFF_X1          1  0.017   0.000    0.406  
#--------------------------------------------------------------------------------------------------
Path 117: VIOLATED (-0.236 ns) Setup Check with Pin reg_op2_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.236

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN            -      CK->QN  R     DFF_X1          2  0.072   0.098    0.099  
  FE_OCPC1799_n_7838/ZN              -      A->ZN   F     INV_X2          2  0.023   0.015    0.114  
  FE_OCPC1802_FE_OFN39605_n_7838/ZN  -      A->ZN   R     INV_X4          4  0.009   0.023    0.137  
  g187978/ZN                         -      A2->ZN  F     NAND2_X4        1  0.015   0.016    0.153  
  g169380/ZN                         -      A1->ZN  R     NOR2_X4         5  0.008   0.047    0.200  
  g169134_dup/ZN                     -      A2->ZN  R     AND2_X4         1  0.037   0.045    0.245  
  FE_OFC652_n_2033/ZN                -      A->ZN   F     INV_X8         16  0.014   0.018    0.263  
  g166381/ZN                         -      B1->ZN  R     OAI222_X1       1  0.011   0.043    0.306  
  g166111/ZN                         -      A->ZN   F     INV_X1          1  0.047   0.022    0.328  
  FE_RC_186_0/ZN                     -      A4->ZN  R     NAND4_X4        1  0.016   0.036    0.364  
  g165175/ZN                         -      A1->ZN  F     NOR2_X4         1  0.021   0.014    0.379  
  FE_RC_2891_0/ZN                    -      B2->ZN  R     OAI21_X4        1  0.008   0.028    0.407  
  reg_op2_reg[7]/D                   -      D       R     DFF_X1          1  0.015   0.000    0.407  
#--------------------------------------------------------------------------------------------------
Path 118: VIOLATED (-0.236 ns) Setup Check with Pin reg_op2_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.027
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.236

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.072   0.098    0.099  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   F     INV_X2          5  0.023   0.027    0.125  
  g187982/ZN               -      A1->ZN  F     AND3_X4         6  0.015   0.044    0.169  
  g168801/ZN               -      A1->ZN  R     NAND2_X4       10  0.014   0.043    0.213  
  FE_OFC179_n_2292/Z       -      A->Z    R     BUF_X8          9  0.032   0.036    0.249  
  g167042/ZN               -      A1->ZN  F     OAI22_X1        1  0.014   0.018    0.266  
  g165786/ZN               -      A1->ZN  R     NOR2_X1         1  0.012   0.037    0.304  
  FE_RC_1909_0/ZN          -      A3->ZN  F     NAND4_X2        1  0.027   0.044    0.348  
  g165178/ZN               -      A1->ZN  R     NOR2_X2         1  0.024   0.038    0.386  
  FE_RC_138_0/ZN           -      C1->ZN  F     OAI211_X1       1  0.023   0.023    0.409  
  reg_op2_reg[10]/D        -      D       F     DFF_X1          1  0.015   0.000    0.409  
#----------------------------------------------------------------------------------------
Path 119: VIOLATED (-0.234 ns) Setup Check with Pin reg_out_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.109 (P)
            Arrival:=    0.203        0.001

              Setup:-    0.028
      Required Time:=    0.175
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.234

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK             -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[2]/Q              -      CK->Q   R     DFF_X1          5  0.072   0.132    0.133  
  g194659/ZN                        -      A->ZN   F     INV_X1          1  0.036   0.015    0.148  
  g194657/ZN                        -      A2->ZN  R     NAND2_X2        3  0.011   0.023    0.171  
  add_1801_23_g1093/ZN              -      A1->ZN  F     NAND3_X2        1  0.014   0.019    0.190  
  add_1801_23_g1082/ZN              -      A1->ZN  R     NAND3_X2        2  0.011   0.018    0.208  
  add_1801_23_g1054/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.225  
  add_1801_23_g1039/ZN              -      A1->ZN  R     NAND2_X2        3  0.009   0.025    0.250  
  add_1801_23_g1023/ZN              -      A2->ZN  F     NAND2_X2        1  0.018   0.019    0.269  
  add_1801_23_g1001/ZN              -      A1->ZN  R     NAND2_X4       11  0.010   0.030    0.299  
  FE_OCPC2097_add_1801_23_n_637/ZN  -      A->ZN   F     INV_X2          2  0.022   0.017    0.316  
  add_1801_23_g964/ZN               -      B1->ZN  R     OAI21_X2        2  0.010   0.027    0.344  
  FE_RC_226_0/ZN                    -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.359  
  FE_RC_225_0/ZN                    -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.379  
  g84595__180143/ZN                 -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.394  
  g180142/ZN                        -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.409  
  reg_out_reg[29]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.409  
#-------------------------------------------------------------------------------------------------
Path 120: VIOLATED (-0.234 ns) Setup Check with Pin reg_out_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.029
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.234

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK             -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[2]/Q              -      CK->Q   R     DFF_X1          5  0.072   0.132    0.133  
  g194659/ZN                        -      A->ZN   F     INV_X1          1  0.036   0.015    0.148  
  g194657/ZN                        -      A2->ZN  R     NAND2_X2        3  0.011   0.023    0.171  
  add_1801_23_g1093/ZN              -      A1->ZN  F     NAND3_X2        1  0.014   0.019    0.190  
  add_1801_23_g1082/ZN              -      A1->ZN  R     NAND3_X2        2  0.011   0.018    0.208  
  add_1801_23_g1054/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.225  
  add_1801_23_g1039/ZN              -      A1->ZN  R     NAND2_X2        3  0.009   0.025    0.250  
  add_1801_23_g1023/ZN              -      A2->ZN  F     NAND2_X2        1  0.018   0.019    0.269  
  add_1801_23_g1001/ZN              -      A1->ZN  R     NAND2_X4       11  0.010   0.029    0.298  
  FE_OCPC2095_add_1801_23_n_637/ZN  -      A->ZN   F     INV_X1          1  0.022   0.012    0.311  
  add_1801_23_g980/ZN               -      B1->ZN  R     OAI21_X2        1  0.008   0.024    0.334  
  add_1801_23_g954/ZN               -      A->ZN   R     XNOR2_X1        1  0.016   0.040    0.375  
  g195630/ZN                        -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.390  
  g165468/ZN                        -      A1->ZN  R     NAND2_X1        1  0.012   0.017    0.407  
  reg_out_reg[17]/D                 -      D       R     DFF_X1          1  0.010   0.000    0.407  
#-------------------------------------------------------------------------------------------------
Path 121: VIOLATED (-0.234 ns) Setup Check with Pin reg_out_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.106 (P)
            Arrival:=    0.203       -0.002

              Setup:-    0.023
      Required Time:=    0.179
       Launch Clock:=   -0.002
          Data Path:+    0.416
              Slack:=   -0.234

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      65  0.072       -   -0.002  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          2  0.072   0.095    0.093  
  FE_OFC412_n_7837/Z    -      A->Z    R     BUF_X4          3  0.021   0.032    0.125  
  g170107/ZN            -      A1->ZN  F     NOR2_X1         1  0.012   0.012    0.137  
  FE_OCPC2100_n_1411/Z  -      A->Z    F     BUF_X4          9  0.008   0.031    0.167  
  g169070/ZN            -      B1->ZN  R     AOI22_X1        1  0.009   0.057    0.224  
  g168350/ZN            -      A->ZN   F     OAI221_X1       1  0.039   0.041    0.265  
  g166627/ZN            -      A->ZN   R     AOI221_X1       1  0.019   0.082    0.347  
  g166383/ZN            -      A2->ZN  R     AND2_X1         1  0.048   0.052    0.399  
  g165463/ZN            -      A2->ZN  F     NAND2_X1        1  0.017   0.014    0.414  
  reg_out_reg[18]/D     -      D       F     DFF_X1          1  0.007   0.000    0.414  
#-------------------------------------------------------------------------------------
Path 122: VIOLATED (-0.234 ns) Setup Check with Pin reg_op2_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.109 (P)
            Arrival:=    0.197        0.001

              Setup:-    0.028
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.234

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN            -      CK->QN  R     DFF_X1          2  0.072   0.098    0.099  
  FE_OCPC1799_n_7838/ZN              -      A->ZN   F     INV_X2          2  0.023   0.015    0.114  
  FE_OCPC1802_FE_OFN39605_n_7838/ZN  -      A->ZN   R     INV_X4          4  0.009   0.023    0.137  
  g187978/ZN                         -      A2->ZN  F     NAND2_X4        1  0.015   0.016    0.153  
  g169380/ZN                         -      A1->ZN  R     NOR2_X4         5  0.008   0.048    0.200  
  g169148/ZN                         -      A1->ZN  F     NAND2_X4        6  0.037   0.034    0.234  
  FE_OCPC827_n_1009/Z                -      A->Z    F     BUF_X4          8  0.020   0.039    0.273  
  g167060/ZN                         -      B1->ZN  R     OAI22_X2        1  0.011   0.035    0.308  
  g166244/ZN                         -      A2->ZN  F     NOR2_X1         1  0.027   0.014    0.321  
  g165358/ZN                         -      A4->ZN  R     NAND4_X1        1  0.009   0.027    0.349  
  g165188/ZN                         -      A1->ZN  F     NOR2_X2         1  0.018   0.010    0.359  
  FE_RC_2948_0/ZN                    -      A->ZN   R     INV_X2          1  0.006   0.018    0.377  
  FE_RC_2947_0/ZN                    -      A1->ZN  F     NAND2_X4        1  0.012   0.014    0.390  
  FE_RC_2896_0/ZN                    -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.403  
  reg_op2_reg[21]/D                  -      D       R     DFF_X1          1  0.009   0.000    0.403  
#--------------------------------------------------------------------------------------------------
Path 123: VIOLATED (-0.232 ns) Setup Check with Pin reg_out_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[10]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.109 (P)
            Arrival:=    0.203        0.001

              Setup:-    0.028
      Required Time:=    0.175
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.232

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK        -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[10]/Q         -      CK->Q   F     DFF_X1          2  0.072   0.103    0.104  
  FE_OCPC1820_decoded_imm_10/Z  -      A->Z    F     BUF_X4          5  0.010   0.030    0.134  
  add_1801_23_g1363/ZN          -      A1->ZN  F     OR2_X2          4  0.008   0.047    0.181  
  add_1801_23_g1159/ZN          -      A2->ZN  F     AND2_X4         2  0.012   0.032    0.213  
  add_1801_23_g1087/ZN          -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.226  
  add_1801_23_g1080/ZN          -      A1->ZN  F     NAND2_X2        2  0.009   0.016    0.242  
  add_1801_23_g1046/ZN          -      B1->ZN  R     AOI21_X2        1  0.011   0.035    0.277  
  add_1801_23_g1001/ZN          -      A2->ZN  F     NAND2_X4       11  0.029   0.032    0.309  
  add_1801_23_g987/ZN           -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.330  
  add_1801_23_g185565/ZN        -      A1->ZN  F     NAND2_X1        2  0.010   0.017    0.347  
  FE_RC_2677_0/ZN               -      B1->ZN  R     OAI21_X1        1  0.011   0.029    0.375  
  g195625/ZN                    -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.392  
  g165470/ZN                    -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.407  
  reg_out_reg[30]/D             -      D       R     DFF_X1          1  0.009   0.000    0.407  
#---------------------------------------------------------------------------------------------
Path 124: VIOLATED (-0.232 ns) Setup Check with Pin alu_out_q_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.106 (P)
            Arrival:=    0.200       -0.002

              Setup:-    0.027
      Required Time:=    0.173
       Launch Clock:=   -0.002
          Data Path:+    0.407
              Slack:=   -0.232

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK                 -      CK      R     (arrival)      58  0.068       -   -0.002  
  reg_op1_reg[6]/QN                 -      CK->QN  R     DFF_X1          1  0.068   0.088    0.086  
  FE_OFC199_n_8109/Z                -      A->Z    R     BUF_X4          7  0.016   0.038    0.124  
  FE_OCPC2300_FE_OFN39581_n_8109/Z  -      A->Z    R     BUF_X2          1  0.020   0.026    0.150  
  g84673__8757/ZN                   -      A2->ZN  F     NAND2_X2        5  0.008   0.022    0.172  
  g83860__7675/ZN                   -      A2->ZN  R     NAND2_X2        1  0.014   0.019    0.191  
  g83800__2250/ZN                   -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.207  
  g83754__1309/ZN                   -      A1->ZN  R     NAND2_X4        2  0.010   0.017    0.224  
  g59/ZN                            -      A1->ZN  R     AND2_X2         1  0.013   0.031    0.255  
  g178586/ZN                        -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.271  
  FE_OCPC1651_n_10074/Z             -      A->Z    F     BUF_X1          2  0.009   0.032    0.303  
  g169587/ZN                        -      B1->ZN  R     AOI21_X1        1  0.008   0.030    0.333  
  g168325/ZN                        -      A->ZN   R     XNOR2_X1        1  0.025   0.047    0.380  
  g165636/ZN                        -      C1->ZN  F     OAI211_X2       1  0.026   0.025    0.405  
  alu_out_q_reg[9]/D                -      D       F     DFF_X1          1  0.017   0.000    0.405  
#-------------------------------------------------------------------------------------------------
Path 125: VIOLATED (-0.232 ns) Setup Check with Pin reg_out_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.110 (P)
            Arrival:=    0.203        0.002

              Setup:-    0.028
      Required Time:=    0.175
       Launch Clock:=    0.002
          Data Path:+    0.405
              Slack:=   -0.232

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      60  0.070       -    0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          1  0.070   0.107    0.108  
  FE_OCPC1859_reg_pc_16/Z  -      A->Z    R     BUF_X4          8  0.012   0.030    0.139  
  add_1801_23_g1284/ZN     -      A1->ZN  R     AND2_X2         2  0.013   0.033    0.172  
  add_1801_23_g1181/ZN     -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.185  
  add_1801_23_g1139/ZN     -      A1->ZN  R     NAND2_X2        3  0.007   0.017    0.203  
  add_1801_23_g1095/ZN     -      A2->ZN  F     NAND2_X1        1  0.013   0.018    0.220  
  add_1801_23_g1081/ZN     -      A1->ZN  R     NAND2_X2        2  0.009   0.020    0.240  
  FE_RC_2868_0/ZN          -      A2->ZN  F     NAND2_X2        1  0.014   0.019    0.259  
  add_1801_23_g1051/ZN     -      A1->ZN  R     NAND2_X4        8  0.011   0.023    0.282  
  add_1801_23_g1020/ZN     -      A1->ZN  F     NAND2_X1        1  0.015   0.012    0.294  
  add_1801_23_g2/ZN        -      A1->ZN  F     AND2_X1         1  0.007   0.028    0.322  
  add_1801_23_g969_dup/ZN  -      A1->ZN  R     NAND2_X1        2  0.006   0.020    0.342  
  FE_RC_287_0/ZN           -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.356  
  FE_RC_286_0/ZN           -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.376  
  g195623/ZN               -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.391  
  g165464/ZN               -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.407  
  reg_out_reg[28]/D        -      D       R     DFF_X1          1  0.009   0.000    0.407  
#----------------------------------------------------------------------------------------
Path 126: VIOLATED (-0.232 ns) Setup Check with Pin reg_out_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.232

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[2]/Q             -      CK->Q   R     DFF_X1          5  0.072   0.132    0.133  
  g194659/ZN                       -      A->ZN   F     INV_X1          1  0.036   0.015    0.148  
  g194657/ZN                       -      A2->ZN  R     NAND2_X2        3  0.011   0.023    0.171  
  add_1801_23_g1093/ZN             -      A1->ZN  F     NAND3_X2        1  0.014   0.019    0.190  
  add_1801_23_g1082/ZN             -      A1->ZN  R     NAND3_X2        2  0.011   0.018    0.208  
  add_1801_23_g1054/ZN             -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.225  
  add_1801_23_g1039/ZN             -      A1->ZN  R     NAND2_X2        3  0.009   0.025    0.250  
  FE_OCPC1350_add_1801_23_n_679/Z  -      A->Z    R     BUF_X2          4  0.018   0.032    0.282  
  add_1801_23_g1026/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.296  
  add_1801_23_g996/ZN              -      A2->ZN  R     NAND2_X1        1  0.007   0.022    0.318  
  add_1801_23_g970/ZN              -      A->ZN   R     XNOR2_X2        1  0.015   0.047    0.366  
  g83676__1840/ZN                  -      B1->ZN  F     AOI21_X2        1  0.033   0.017    0.383  
  g83648__1840/ZN                  -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.402  
  reg_out_reg[14]/D                -      D       R     DFF_X1          1  0.011   0.000    0.402  
#------------------------------------------------------------------------------------------------
Path 127: VIOLATED (-0.231 ns) Setup Check with Pin alu_out_q_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.106 (P)
            Arrival:=    0.201       -0.002

              Setup:-    0.028
      Required Time:=    0.173
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.231

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK                 -      CK      R     (arrival)      58  0.068       -   -0.002  
  reg_op1_reg[6]/QN                 -      CK->QN  R     DFF_X1          1  0.068   0.088    0.086  
  FE_OFC199_n_8109/Z                -      A->Z    R     BUF_X4          7  0.016   0.038    0.124  
  FE_OCPC2300_FE_OFN39581_n_8109/Z  -      A->Z    R     BUF_X2          1  0.020   0.026    0.150  
  g84673__8757/ZN                   -      A2->ZN  F     NAND2_X2        5  0.008   0.022    0.172  
  g83860__7675/ZN                   -      A2->ZN  R     NAND2_X2        1  0.014   0.019    0.191  
  g83800__2250/ZN                   -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.207  
  g83754__1309/ZN                   -      A1->ZN  R     NAND2_X4        2  0.010   0.017    0.224  
  g59/ZN                            -      A1->ZN  R     AND2_X2         1  0.013   0.031    0.255  
  g178586/ZN                        -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.271  
  g178585/ZN                        -      A1->ZN  R     NAND2_X2        1  0.009   0.015    0.286  
  g173958/ZN                        -      A1->ZN  F     NAND2_X2        3  0.010   0.015    0.302  
  g169405/ZN                        -      A->ZN   R     INV_X1          3  0.009   0.029    0.331  
  g168253/ZN                        -      A->ZN   R     XNOR2_X1        1  0.021   0.045    0.376  
  g165673/ZN                        -      C1->ZN  F     OAI211_X2       1  0.025   0.028    0.404  
  alu_out_q_reg[12]/D               -      D       F     DFF_X1          1  0.019   0.000    0.404  
#-------------------------------------------------------------------------------------------------
Path 128: VIOLATED (-0.231 ns) Setup Check with Pin alu_out_q_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.108 (P)
            Arrival:=    0.197       -0.000

              Setup:-    0.028
      Required Time:=    0.169
       Launch Clock:=   -0.000
          Data Path:+    0.400
              Slack:=   -0.231

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN     -      CK->QN  R     DFF_X1          2  0.073   0.090    0.090  
  FE_OCPC1778_n_8104/Z  -      A->Z    R     BUF_X1          1  0.017   0.029    0.118  
  g5/ZN                 -      A1->ZN  R     AND2_X2         2  0.010   0.033    0.151  
  g174993/ZN            -      A1->ZN  F     NOR2_X2         1  0.011   0.009    0.161  
  g178517/ZN            -      A1->ZN  R     NOR2_X2         2  0.006   0.027    0.188  
  FE_RC_874_0/ZN        -      B1->ZN  F     OAI21_X2        2  0.020   0.024    0.212  
  g83774__5019/ZN       -      A1->ZN  R     NAND2_X4        2  0.014   0.019    0.231  
  FE_RC_1068_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.011   0.018    0.249  
  g187747/ZN            -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.270  
  FE_RC_948_0/ZN        -      A1->ZN  F     NAND3_X4       13  0.014   0.043    0.313  
  g187754/ZN            -      B1->ZN  R     AOI21_X2        2  0.030   0.036    0.349  
  g179557/ZN            -      A->ZN   F     INV_X1          1  0.022   0.009    0.358  
  g179556/ZN            -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.371  
  g179553/ZN            -      A2->ZN  F     NAND4_X1        1  0.009   0.029    0.400  
  alu_out_q_reg[20]/D   -      D       F     DFF_X1          1  0.017   0.000    0.400  
#-------------------------------------------------------------------------------------
Path 129: VIOLATED (-0.230 ns) Setup Check with Pin reg_out_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.106 (P)
            Arrival:=    0.203       -0.002

              Setup:-    0.023
      Required Time:=    0.179
       Launch Clock:=   -0.002
          Data Path:+    0.412
              Slack:=   -0.230

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      65  0.072       -   -0.002  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          2  0.072   0.095    0.093  
  FE_OFC412_n_7837/Z    -      A->Z    R     BUF_X4          3  0.021   0.032    0.125  
  g170107/ZN            -      A1->ZN  F     NOR2_X1         1  0.012   0.012    0.137  
  FE_OCPC2100_n_1411/Z  -      A->Z    F     BUF_X4          9  0.008   0.031    0.168  
  g169050/ZN            -      B1->ZN  R     AOI22_X1        1  0.009   0.054    0.222  
  g168347/ZN            -      A->ZN   F     OAI221_X1       1  0.036   0.039    0.260  
  g166623/ZN            -      A->ZN   R     AOI221_X1       1  0.021   0.083    0.343  
  g166389/ZN            -      A2->ZN  R     AND2_X1         1  0.049   0.051    0.394  
  g165471/ZN            -      A2->ZN  F     NAND2_X1        1  0.016   0.015    0.409  
  reg_out_reg[31]/D     -      D       F     DFF_X1          1  0.007   0.000    0.409  
#-------------------------------------------------------------------------------------
Path 130: VIOLATED (-0.229 ns) Setup Check with Pin reg_out_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.134 (P)    0.109 (P)
            Arrival:=    0.226        0.001

              Setup:-    0.023
      Required Time:=    0.203
       Launch Clock:=    0.001
          Data Path:+    0.431
              Slack:=   -0.229

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK           -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[10]/Q            -      CK->Q   F     DFF_X1          2  0.072   0.103    0.104  
  FE_OCPC1820_decoded_imm_10/Z     -      A->Z    F     BUF_X4          5  0.010   0.030    0.134  
  add_1801_23_g1363/ZN             -      A1->ZN  F     OR2_X2          4  0.008   0.047    0.181  
  add_1801_23_g1159/ZN             -      A2->ZN  F     AND2_X4         2  0.012   0.032    0.213  
  add_1801_23_g1087/ZN             -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.226  
  add_1801_23_g1080/ZN             -      A1->ZN  F     NAND2_X2        2  0.009   0.016    0.242  
  add_1801_23_g1046/ZN             -      B1->ZN  R     AOI21_X2        1  0.011   0.035    0.277  
  add_1801_23_g1001/ZN             -      A2->ZN  F     NAND2_X4       11  0.029   0.032    0.308  
  FE_OCPC2094_add_1801_23_n_637/Z  -      A->Z    F     BUF_X2          1  0.017   0.030    0.339  
  add_1801_23_g982/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.352  
  add_1801_23_g967/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.366  
  add_1801_23_g944/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.404  
  g195622/ZN                       -      A1->ZN  R     NAND2_X1        1  0.010   0.016    0.420  
  g165469/ZN                       -      A1->ZN  F     NAND2_X1        1  0.012   0.012    0.432  
  reg_out_reg[21]/D                -      D       F     DFF_X1          1  0.007   0.000    0.432  
#------------------------------------------------------------------------------------------------
Path 131: VIOLATED (-0.229 ns) Setup Check with Pin reg_out_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[10]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.134 (P)    0.109 (P)
            Arrival:=    0.226        0.001

              Setup:-    0.028
      Required Time:=    0.198
       Launch Clock:=    0.001
          Data Path:+    0.426
              Slack:=   -0.229

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[10]/Q             -      CK->Q   F     DFF_X1          2  0.072   0.103    0.104  
  FE_OCPC1820_decoded_imm_10/Z      -      A->Z    F     BUF_X4          5  0.010   0.030    0.134  
  add_1801_23_g1363/ZN              -      A1->ZN  F     OR2_X2          4  0.008   0.047    0.181  
  add_1801_23_g1159/ZN              -      A2->ZN  F     AND2_X4         2  0.012   0.032    0.213  
  add_1801_23_g1087/ZN              -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.226  
  add_1801_23_g1080/ZN              -      A1->ZN  F     NAND2_X2        2  0.009   0.016    0.242  
  add_1801_23_g1046/ZN              -      B1->ZN  R     AOI21_X2        1  0.011   0.035    0.277  
  add_1801_23_g1001/ZN              -      A2->ZN  F     NAND2_X4       11  0.029   0.031    0.308  
  FE_OCPC2096_add_1801_23_n_637/ZN  -      A->ZN   R     INV_X2          5  0.017   0.039    0.347  
  FE_RC_2866_0/ZN                   -      B2->ZN  F     OAI21_X2        2  0.026   0.021    0.368  
  FE_RC_1278_0/ZN                   -      B1->ZN  R     OAI21_X1        1  0.012   0.029    0.397  
  g84402__180161/ZN                 -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.413  
  g180160/ZN                        -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.427  
  reg_out_reg[27]/D                 -      D       R     DFF_X1          1  0.008   0.000    0.427  
#-------------------------------------------------------------------------------------------------
Path 132: VIOLATED (-0.229 ns) Setup Check with Pin reg_out_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[10]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.134 (P)    0.109 (P)
            Arrival:=    0.227        0.001

              Setup:-    0.028
      Required Time:=    0.198
       Launch Clock:=    0.001
          Data Path:+    0.427
              Slack:=   -0.229

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[10]/Q             -      CK->Q   F     DFF_X1          2  0.072   0.103    0.104  
  FE_OCPC1820_decoded_imm_10/Z      -      A->Z    F     BUF_X4          5  0.010   0.030    0.134  
  add_1801_23_g1363/ZN              -      A1->ZN  F     OR2_X2          4  0.008   0.047    0.181  
  add_1801_23_g1159/ZN              -      A2->ZN  F     AND2_X4         2  0.012   0.032    0.213  
  add_1801_23_g1087/ZN              -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.226  
  add_1801_23_g1080/ZN              -      A1->ZN  F     NAND2_X2        2  0.009   0.016    0.242  
  add_1801_23_g1046/ZN              -      B1->ZN  R     AOI21_X2        1  0.011   0.035    0.277  
  add_1801_23_g1001/ZN              -      A2->ZN  F     NAND2_X4       11  0.029   0.031    0.308  
  FE_OCPC2096_add_1801_23_n_637/ZN  -      A->ZN   R     INV_X2          5  0.017   0.039    0.347  
  add_1801_23_g966/ZN               -      B1->ZN  F     OAI21_X2        2  0.026   0.018    0.365  
  FE_RC_1310_0/ZN                   -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.383  
  FE_RC_1309_0/ZN                   -      A->ZN   F     OAI211_X1       1  0.010   0.028    0.411  
  g180148/ZN                        -      A1->ZN  R     NAND2_X1        1  0.016   0.017    0.427  
  reg_out_reg[25]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.427  
#-------------------------------------------------------------------------------------------------
Path 133: VIOLATED (-0.228 ns) Setup Check with Pin reg_out_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.109 (P)
            Arrival:=    0.203        0.001

              Setup:-    0.023
      Required Time:=    0.180
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.228

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK        -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[10]/Q         -      CK->Q   F     DFF_X1          2  0.072   0.103    0.104  
  FE_OCPC1820_decoded_imm_10/Z  -      A->Z    F     BUF_X4          5  0.010   0.030    0.134  
  add_1801_23_g1363/ZN          -      A1->ZN  F     OR2_X2          4  0.008   0.047    0.181  
  add_1801_23_g1159/ZN          -      A2->ZN  F     AND2_X4         2  0.012   0.032    0.213  
  add_1801_23_g1087/ZN          -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.226  
  add_1801_23_g1080/ZN          -      A1->ZN  F     NAND2_X2        2  0.009   0.016    0.242  
  add_1801_23_g1046/ZN          -      B1->ZN  R     AOI21_X2        1  0.011   0.035    0.277  
  add_1801_23_g1001/ZN          -      A2->ZN  F     NAND2_X4       11  0.029   0.032    0.309  
  add_1801_23_g985/ZN           -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.327  
  add_1801_23_g962/ZN           -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.341  
  add_1801_23_g948/ZN           -      A->ZN   F     XNOR2_X1        1  0.012   0.039    0.380  
  g195626/ZN                    -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.396  
  g165465/ZN                    -      A1->ZN  F     NAND2_X1        1  0.012   0.012    0.408  
  reg_out_reg[23]/D             -      D       F     DFF_X1          1  0.007   0.000    0.408  
#---------------------------------------------------------------------------------------------
Path 134: VIOLATED (-0.228 ns) Setup Check with Pin reg_out_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[10]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.109 (P)
            Arrival:=    0.227        0.001

              Setup:-    0.028
      Required Time:=    0.199
       Launch Clock:=    0.001
          Data Path:+    0.426
              Slack:=   -0.228

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[10]/Q             -      CK->Q   F     DFF_X1          2  0.072   0.103    0.104  
  FE_OCPC1820_decoded_imm_10/Z      -      A->Z    F     BUF_X4          5  0.010   0.030    0.134  
  add_1801_23_g1363/ZN              -      A1->ZN  F     OR2_X2          4  0.008   0.047    0.181  
  add_1801_23_g1159/ZN              -      A2->ZN  F     AND2_X4         2  0.012   0.032    0.213  
  add_1801_23_g1087/ZN              -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.226  
  add_1801_23_g1080/ZN              -      A1->ZN  F     NAND2_X2        2  0.009   0.016    0.242  
  add_1801_23_g1046/ZN              -      B1->ZN  R     AOI21_X2        1  0.011   0.035    0.277  
  add_1801_23_g1001/ZN              -      A2->ZN  F     NAND2_X4       11  0.029   0.031    0.308  
  FE_OCPC2096_add_1801_23_n_637/ZN  -      A->ZN   R     INV_X2          5  0.017   0.039    0.347  
  FE_RC_2833_0/ZN                   -      B2->ZN  F     OAI21_X2        2  0.026   0.021    0.368  
  FE_RC_259_0/ZN                    -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.395  
  g84399__180173/ZN                 -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.412  
  g180172/ZN                        -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.426  
  reg_out_reg[26]/D                 -      D       R     DFF_X1          1  0.008   0.000    0.426  
#-------------------------------------------------------------------------------------------------
Path 135: VIOLATED (-0.227 ns) Setup Check with Pin reg_out_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[10]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.109 (P)
            Arrival:=    0.228        0.001

              Setup:-    0.028
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.426
              Slack:=   -0.227

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[10]/Q             -      CK->Q   F     DFF_X1          2  0.072   0.103    0.104  
  FE_OCPC1820_decoded_imm_10/Z      -      A->Z    F     BUF_X4          5  0.010   0.030    0.134  
  add_1801_23_g1363/ZN              -      A1->ZN  F     OR2_X2          4  0.008   0.047    0.181  
  add_1801_23_g1159/ZN              -      A2->ZN  F     AND2_X4         2  0.012   0.032    0.213  
  add_1801_23_g1087/ZN              -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.226  
  add_1801_23_g1080/ZN              -      A1->ZN  F     NAND2_X2        2  0.009   0.016    0.242  
  add_1801_23_g1046/ZN              -      B1->ZN  R     AOI21_X2        1  0.011   0.035    0.277  
  add_1801_23_g1001/ZN              -      A2->ZN  F     NAND2_X4       11  0.029   0.031    0.308  
  FE_OCPC2096_add_1801_23_n_637/ZN  -      A->ZN   R     INV_X2          5  0.017   0.039    0.347  
  add_1801_23_g979/ZN               -      B1->ZN  F     OAI21_X2        2  0.026   0.018    0.365  
  FE_RC_1325_0/ZN                   -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.383  
  FE_RC_1324_0/ZN                   -      A->ZN   F     OAI211_X1       1  0.010   0.027    0.410  
  g180130/ZN                        -      A1->ZN  R     NAND2_X1        1  0.016   0.017    0.427  
  reg_out_reg[24]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.427  
#-------------------------------------------------------------------------------------------------
Path 136: VIOLATED (-0.227 ns) Setup Check with Pin reg_out_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.023
      Required Time:=    0.179
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.227

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK        -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[10]/Q         -      CK->Q   F     DFF_X1          2  0.072   0.103    0.104  
  FE_OCPC1820_decoded_imm_10/Z  -      A->Z    F     BUF_X4          5  0.010   0.030    0.134  
  add_1801_23_g1363/ZN          -      A1->ZN  F     OR2_X2          4  0.008   0.047    0.181  
  add_1801_23_g1159/ZN          -      A2->ZN  F     AND2_X4         2  0.012   0.032    0.213  
  add_1801_23_g1087/ZN          -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.226  
  add_1801_23_g1080/ZN          -      A1->ZN  F     NAND2_X2        2  0.009   0.016    0.242  
  add_1801_23_g1046/ZN          -      B1->ZN  R     AOI21_X2        1  0.011   0.035    0.277  
  add_1801_23_g1001/ZN          -      A2->ZN  F     NAND2_X4       11  0.029   0.031    0.308  
  add_1801_23_g986/ZN           -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.326  
  add_1801_23_g981/ZN           -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.341  
  add_1801_23_g952/ZN           -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.378  
  g195631/ZN                    -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.393  
  g165467/ZN                    -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.405  
  reg_out_reg[19]/D             -      D       F     DFF_X1          1  0.007   0.000    0.405  
#---------------------------------------------------------------------------------------------
Path 137: VIOLATED (-0.227 ns) Setup Check with Pin reg_out_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[10]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.109 (P)
            Arrival:=    0.203        0.001

              Setup:-    0.028
      Required Time:=    0.175
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.227

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK        -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[10]/Q         -      CK->Q   F     DFF_X1          2  0.072   0.103    0.104  
  FE_OCPC1820_decoded_imm_10/Z  -      A->Z    F     BUF_X4          5  0.010   0.030    0.134  
  add_1801_23_g1363/ZN          -      A1->ZN  F     OR2_X2          4  0.008   0.047    0.181  
  add_1801_23_g1159/ZN          -      A2->ZN  F     AND2_X4         2  0.012   0.032    0.213  
  add_1801_23_g1087/ZN          -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.226  
  add_1801_23_g1080/ZN          -      A1->ZN  F     NAND2_X2        2  0.009   0.016    0.242  
  add_1801_23_g1046/ZN          -      B1->ZN  R     AOI21_X2        1  0.011   0.035    0.277  
  add_1801_23_g1001/ZN          -      A2->ZN  F     NAND2_X4       11  0.029   0.032    0.309  
  add_1801_23_g984/ZN           -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.327  
  add_1801_23_g959/ZN           -      A1->ZN  F     NAND2_X1        2  0.010   0.017    0.345  
  FE_RC_295_0/ZN                -      B1->ZN  R     OAI21_X1        1  0.011   0.027    0.371  
  g195628/ZN                    -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.387  
  g165466/ZN                    -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.402  
  reg_out_reg[22]/D             -      D       R     DFF_X1          1  0.009   0.000    0.402  
#---------------------------------------------------------------------------------------------
Path 138: VIOLATED (-0.226 ns) Setup Check with Pin reg_next_pc_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.096 (P)    0.109 (P)
            Arrival:=    0.188        0.001

              Setup:-    0.028
      Required Time:=    0.160
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.226

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                        -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN                   -      A->ZN   R     INV_X8         15  0.020   0.048    0.201  
  g23/ZN                                -      A2->ZN  F     NAND2_X4        2  0.031   0.019    0.220  
  g603/ZN                               -      A1->ZN  R     NAND2_X1        2  0.010   0.022    0.242  
  g174119/ZN                            -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.263  
  FE_RC_605_0/ZN                        -      A3->ZN  R     NAND3_X4        2  0.012   0.023    0.286  
  FE_OCPC2007_n_23747/Z                 -      A->Z    R     BUF_X2          4  0.013   0.031    0.317  
  add_1564_33_Y_add_1555_32_g184593/ZN  -      A->ZN   R     XNOR2_X1        1  0.014   0.039    0.357  
  FE_RC_2998_0/ZN                       -      A2->ZN  F     NAND2_X1        1  0.019   0.017    0.373  
  FE_RC_2997_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.387  
  reg_next_pc_reg[4]/D                  -      D       R     DFF_X1          1  0.009   0.000    0.387  
#-----------------------------------------------------------------------------------------------------
Path 139: VIOLATED (-0.226 ns) Setup Check with Pin reg_op2_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.028
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.226

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.095    0.095  
  FE_OCPC1798_n_7838/ZN    -      A->ZN   R     INV_X2          5  0.018   0.043    0.138  
  g187982/ZN               -      A1->ZN  R     AND3_X4         6  0.029   0.067    0.205  
  g168790/ZN               -      A1->ZN  F     NAND2_X4        1  0.027   0.016    0.222  
  FE_OCPC1899_n_2307/ZN    -      A->ZN   R     INV_X4          2  0.010   0.021    0.242  
  FE_OCPC1902_n_2307/ZN    -      A->ZN   F     INV_X8         16  0.013   0.026    0.268  
  g166369/ZN               -      C1->ZN  R     OAI222_X2       1  0.015   0.055    0.322  
  FE_OCPC2145_n_4259/ZN    -      A->ZN   F     INV_X2          1  0.047   0.016    0.338  
  g165329/ZN               -      A1->ZN  R     NAND4_X4        1  0.014   0.025    0.363  
  FE_RC_2996_0/ZN          -      B1->ZN  F     OAI21_X4        1  0.019   0.019    0.382  
  FE_RC_2942_0/ZN          -      A1->ZN  R     NAND3_X2        1  0.012   0.015    0.397  
  reg_op2_reg[13]/D        -      D       R     DFF_X1          1  0.010   0.000    0.397  
#----------------------------------------------------------------------------------------
Path 140: VIOLATED (-0.225 ns) Setup Check with Pin reg_out_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[10]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.134 (P)    0.109 (P)
            Arrival:=    0.226        0.001

              Setup:-    0.028
      Required Time:=    0.198
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.225

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[10]/Q             -      CK->Q   F     DFF_X1          2  0.072   0.103    0.104  
  FE_OCPC1820_decoded_imm_10/Z      -      A->Z    F     BUF_X4          5  0.010   0.030    0.134  
  add_1801_23_g1363/ZN              -      A1->ZN  F     OR2_X2          4  0.008   0.047    0.181  
  add_1801_23_g1159/ZN              -      A2->ZN  F     AND2_X4         2  0.012   0.032    0.213  
  add_1801_23_g1087/ZN              -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.226  
  add_1801_23_g1080/ZN              -      A1->ZN  F     NAND2_X2        2  0.009   0.016    0.242  
  add_1801_23_g1046/ZN              -      B1->ZN  R     AOI21_X2        1  0.011   0.035    0.277  
  add_1801_23_g1001/ZN              -      A2->ZN  F     NAND2_X4       11  0.029   0.031    0.308  
  FE_OCPC2096_add_1801_23_n_637/ZN  -      A->ZN   R     INV_X2          5  0.017   0.038    0.346  
  add_1801_23_g978/ZN               -      B1->ZN  F     OAI21_X2        2  0.026   0.018    0.365  
  FE_RC_261_0/ZN                    -      B1->ZN  R     OAI21_X1        1  0.011   0.028    0.393  
  g84605__180167/ZN                 -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.408  
  g180166/ZN                        -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.423  
  reg_out_reg[20]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.423  
#-------------------------------------------------------------------------------------------------
Path 141: VIOLATED (-0.225 ns) Setup Check with Pin reg_out_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.394
              Slack:=   -0.225

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[2]/Q             -      CK->Q   R     DFF_X1          5  0.072   0.132    0.133  
  g194659/ZN                       -      A->ZN   F     INV_X1          1  0.036   0.015    0.148  
  g194657/ZN                       -      A2->ZN  R     NAND2_X2        3  0.011   0.023    0.171  
  add_1801_23_g1093/ZN             -      A1->ZN  F     NAND3_X2        1  0.014   0.019    0.190  
  add_1801_23_g1082/ZN             -      A1->ZN  R     NAND3_X2        2  0.011   0.018    0.208  
  add_1801_23_g1054/ZN             -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.225  
  add_1801_23_g1039/ZN             -      A1->ZN  R     NAND2_X2        3  0.009   0.025    0.250  
  FE_OCPC1350_add_1801_23_n_679/Z  -      A->Z    R     BUF_X2          4  0.018   0.032    0.282  
  add_1801_23_g1025/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.296  
  add_1801_23_g999/ZN              -      A2->ZN  R     NAND2_X1        1  0.007   0.022    0.318  
  add_1801_23_g977/ZN              -      A->ZN   R     XNOR2_X2        1  0.015   0.043    0.361  
  FE_RC_1344_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.027   0.018    0.379  
  FE_RC_1343_0/ZN                  -      A1->ZN  R     NAND3_X1        1  0.012   0.016    0.396  
  reg_out_reg[13]/D                -      D       R     DFF_X1          1  0.011   0.000    0.396  
#------------------------------------------------------------------------------------------------
Path 142: VIOLATED (-0.224 ns) Setup Check with Pin alu_out_q_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.108 (P)
            Arrival:=    0.196       -0.000

              Setup:-    0.031
      Required Time:=    0.165
       Launch Clock:=   -0.000
          Data Path:+    0.390
              Slack:=   -0.224

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN     -      CK->QN  R     DFF_X1          2  0.073   0.090    0.090  
  FE_OCPC1778_n_8104/Z  -      A->Z    R     BUF_X1          1  0.017   0.029    0.118  
  g5/ZN                 -      A1->ZN  R     AND2_X2         2  0.010   0.033    0.151  
  g174993/ZN            -      A1->ZN  F     NOR2_X2         1  0.011   0.009    0.161  
  g178517/ZN            -      A1->ZN  R     NOR2_X2         2  0.006   0.027    0.188  
  FE_RC_874_0/ZN        -      B1->ZN  F     OAI21_X2        2  0.020   0.024    0.212  
  g83774__5019/ZN       -      A1->ZN  R     NAND2_X4        2  0.014   0.019    0.231  
  FE_RC_1068_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.011   0.018    0.249  
  g187747/ZN            -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.270  
  FE_RC_948_0/ZN        -      A1->ZN  F     NAND3_X4       13  0.014   0.041    0.311  
  g187758/ZN            -      A->ZN   F     XNOR2_X1        1  0.030   0.047    0.358  
  g166413/ZN            -      C1->ZN  R     OAI211_X1       1  0.012   0.031    0.389  
  alu_out_q_reg[16]/D   -      D       R     DFF_X1          1  0.021   0.000    0.389  
#-------------------------------------------------------------------------------------
Path 143: VIOLATED (-0.224 ns) Setup Check with Pin reg_out_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.224

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[2]/Q   -      CK->Q   R     DFF_X1          5  0.072   0.132    0.133  
  g194659/ZN             -      A->ZN   F     INV_X1          1  0.036   0.015    0.148  
  g194657/ZN             -      A2->ZN  R     NAND2_X2        3  0.011   0.023    0.171  
  add_1801_23_g1093/ZN   -      A1->ZN  F     NAND3_X2        1  0.014   0.019    0.190  
  add_1801_23_g1082/ZN   -      A1->ZN  R     NAND3_X2        2  0.011   0.018    0.208  
  add_1801_23_g1054/ZN   -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.225  
  add_1801_23_g1039/ZN   -      A1->ZN  R     NAND2_X2        3  0.009   0.025    0.250  
  add_1801_23_g1031/ZN   -      A->ZN   F     INV_X1          4  0.018   0.019    0.269  
  add_1801_23_g1014/ZN   -      B1->ZN  R     OAI21_X1        1  0.010   0.040    0.309  
  add_1801_23_g976/ZN    -      A->ZN   R     XNOR2_X2        1  0.030   0.051    0.359  
  g83674__5795/ZN        -      B1->ZN  F     AOI21_X2        1  0.031   0.017    0.377  
  g83646__5795/ZN        -      A1->ZN  R     NAND2_X1        1  0.017   0.018    0.394  
  reg_out_reg[12]/D      -      D       R     DFF_X1          1  0.010   0.000    0.394  
#--------------------------------------------------------------------------------------
Path 144: VIOLATED (-0.223 ns) Setup Check with Pin alu_out_q_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.394
              Slack:=   -0.223

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK      -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN      -      CK->QN  R     DFF_X1          2  0.073   0.090    0.090  
  FE_OCPC1778_n_8104/Z   -      A->Z    R     BUF_X1          1  0.017   0.029    0.118  
  g5/ZN                  -      A1->ZN  R     AND2_X2         2  0.010   0.033    0.151  
  g174993/ZN             -      A1->ZN  F     NOR2_X2         1  0.011   0.009    0.161  
  g178517/ZN             -      A1->ZN  R     NOR2_X2         2  0.006   0.027    0.188  
  FE_RC_874_0/ZN         -      B1->ZN  F     OAI21_X2        2  0.020   0.024    0.212  
  FE_OCPC1289_n_17250/Z  -      A->Z    F     BUF_X1          3  0.014   0.038    0.250  
  g169604/ZN             -      B1->ZN  R     AOI21_X2        2  0.011   0.031    0.281  
  g169402/ZN             -      A->ZN   F     INV_X1          1  0.025   0.013    0.294  
  FE_RC_2957_0/ZN        -      B1->ZN  R     AOI21_X2        2  0.009   0.027    0.321  
  FE_RC_1349_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.022   0.016    0.338  
  FE_RC_1348_0/ZN        -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.357  
  FE_RC_1347_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.373  
  FE_RC_1346_0/ZN        -      A1->ZN  R     NAND3_X1        1  0.009   0.021    0.394  
  alu_out_q_reg[7]/D     -      D       R     DFF_X1          1  0.016   0.000    0.394  
#--------------------------------------------------------------------------------------
Path 145: VIOLATED (-0.223 ns) Setup Check with Pin reg_out_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[10]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.223

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[10]/CK        -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[10]/Q         -      CK->Q   F     DFF_X1          2  0.072   0.103    0.104  
  FE_OCPC1820_decoded_imm_10/Z  -      A->Z    F     BUF_X4          5  0.010   0.030    0.134  
  add_1801_23_g1363/ZN          -      A1->ZN  F     OR2_X2          4  0.008   0.047    0.181  
  add_1801_23_g1159/ZN          -      A2->ZN  F     AND2_X4         2  0.012   0.032    0.213  
  add_1801_23_g1087/ZN          -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.226  
  add_1801_23_g1080/ZN          -      A1->ZN  F     NAND2_X2        2  0.009   0.016    0.242  
  add_1801_23_g1046/ZN          -      B1->ZN  R     AOI21_X2        1  0.011   0.035    0.277  
  add_1801_23_g1001/ZN          -      A2->ZN  F     NAND2_X4       11  0.029   0.030    0.307  
  add_1801_23_g974/ZN           -      A->ZN   R     XNOR2_X1        1  0.017   0.046    0.353  
  g84400__5703/ZN               -      A1->ZN  F     NAND2_X2        1  0.033   0.023    0.376  
  g83611__1309/ZN               -      A1->ZN  R     NAND3_X1        1  0.014   0.018    0.393  
  reg_out_reg[16]/D             -      D       R     DFF_X1          1  0.011   0.000    0.393  
#---------------------------------------------------------------------------------------------
Path 146: VIOLATED (-0.221 ns) Setup Check with Pin reg_out_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.221

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[2]/Q   -      CK->Q   R     DFF_X1          5  0.072   0.132    0.133  
  g194659/ZN             -      A->ZN   F     INV_X1          1  0.036   0.015    0.148  
  g194657/ZN             -      A2->ZN  R     NAND2_X2        3  0.011   0.023    0.171  
  add_1801_23_g1093/ZN   -      A1->ZN  F     NAND3_X2        1  0.014   0.019    0.190  
  add_1801_23_g1082/ZN   -      A1->ZN  R     NAND3_X2        2  0.011   0.018    0.208  
  add_1801_23_g1054/ZN   -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.225  
  add_1801_23_g1039/ZN   -      A1->ZN  R     NAND2_X2        3  0.009   0.025    0.250  
  add_1801_23_g1031/ZN   -      A->ZN   F     INV_X1          4  0.018   0.019    0.269  
  add_1801_23_g997/ZN    -      B1->ZN  R     OAI21_X1        1  0.010   0.040    0.309  
  add_1801_23_g971/ZN    -      A->ZN   R     XNOR2_X2        1  0.030   0.048    0.357  
  g83671__2250/ZN        -      B1->ZN  F     AOI21_X2        1  0.027   0.016    0.373  
  g83649__5019/ZN        -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.392  
  reg_out_reg[9]/D       -      D       R     DFF_X1          1  0.011   0.000    0.392  
#--------------------------------------------------------------------------------------
Path 147: VIOLATED (-0.221 ns) Setup Check with Pin reg_out_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.221

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[2]/Q   -      CK->Q   R     DFF_X1          5  0.072   0.132    0.133  
  g194659/ZN             -      A->ZN   F     INV_X1          1  0.036   0.015    0.148  
  g194657/ZN             -      A2->ZN  R     NAND2_X2        3  0.011   0.023    0.171  
  add_1801_23_g1093/ZN   -      A1->ZN  F     NAND3_X2        1  0.014   0.019    0.190  
  add_1801_23_g1082/ZN   -      A1->ZN  R     NAND3_X2        2  0.011   0.018    0.208  
  add_1801_23_g1054/ZN   -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.225  
  add_1801_23_g1039/ZN   -      A1->ZN  R     NAND2_X2        3  0.009   0.025    0.250  
  add_1801_23_g1031/ZN   -      A->ZN   F     INV_X1          4  0.018   0.019    0.269  
  add_1801_23_g1015/ZN   -      B1->ZN  R     OAI21_X1        1  0.010   0.040    0.309  
  add_1801_23_g973/ZN    -      A->ZN   R     XNOR2_X2        1  0.030   0.049    0.358  
  g83673__2703/ZN        -      B1->ZN  F     AOI21_X2        1  0.029   0.016    0.374  
  g83645__2703/ZN        -      A1->ZN  R     NAND2_X1        1  0.017   0.017    0.392  
  reg_out_reg[11]/D      -      D       R     DFF_X1          1  0.010   0.000    0.392  
#--------------------------------------------------------------------------------------
Path 148: VIOLATED (-0.220 ns) Setup Check with Pin reg_out_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.220

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[2]/Q   -      CK->Q   R     DFF_X1          5  0.072   0.132    0.133  
  g194659/ZN             -      A->ZN   F     INV_X1          1  0.036   0.015    0.148  
  g194657/ZN             -      A2->ZN  R     NAND2_X2        3  0.011   0.023    0.171  
  add_1801_23_g1093/ZN   -      A1->ZN  F     NAND3_X2        1  0.014   0.019    0.190  
  add_1801_23_g1082/ZN   -      A1->ZN  R     NAND3_X2        2  0.011   0.018    0.208  
  add_1801_23_g1054/ZN   -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.225  
  add_1801_23_g1039/ZN   -      A1->ZN  R     NAND2_X2        3  0.009   0.025    0.250  
  add_1801_23_g1031/ZN   -      A->ZN   F     INV_X1          4  0.018   0.019    0.269  
  add_1801_23_g998/ZN    -      B1->ZN  R     OAI21_X1        1  0.010   0.040    0.309  
  add_1801_23_g972/ZN    -      A->ZN   R     XNOR2_X2        1  0.030   0.049    0.358  
  g83672__6083/ZN        -      B1->ZN  F     AOI21_X2        1  0.029   0.016    0.373  
  g83644__6083/ZN        -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.391  
  reg_out_reg[10]/D      -      D       R     DFF_X1          1  0.010   0.000    0.391  
#--------------------------------------------------------------------------------------
Path 149: VIOLATED (-0.220 ns) Setup Check with Pin cpuregs_reg[12][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.204        0.001

              Setup:-    0.030
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.220

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.026    0.302  
  g183059/ZN              -      A1->ZN  F     NAND2_X2        2  0.018   0.021    0.323  
  g177716_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.029    0.352  
  g183066_dup/ZN          -      A->ZN   F     INV_X8         13  0.021   0.016    0.368  
  g188046/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.394  
  cpuregs_reg[12][29]/D   -      D       R     DFF_X1          1  0.017   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 150: VIOLATED (-0.219 ns) Setup Check with Pin mem_addr_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.219

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN               -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN          -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z          -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN            -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN               -      A->ZN   R     INV_X8         25  0.012   0.040    0.290  
  g83566__189327/ZN            -      A1->ZN  F     AOI22_X1        1  0.028   0.034    0.324  
  g83509__5266/ZN              -      A1->ZN  R     NAND2_X2        2  0.022   0.029    0.353  
  FE_OCPC990_mem_la_addr_5/ZN  -      A->ZN   F     INV_X2          1  0.016   0.008    0.361  
  g167114/ZN                   -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.384  
  mem_addr_reg[5]/D            -      D       R     DFF_X1          1  0.017   0.000    0.384  
#--------------------------------------------------------------------------------------------
Path 151: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[14][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.205        0.001

              Setup:-    0.025
      Required Time:=    0.179
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066_dup/ZN          -      A->ZN   R     INV_X8         13  0.015   0.024    0.384  
  g163796/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.399  
  cpuregs_reg[14][29]/D   -      D       F     DFF_X1          1  0.011   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 152: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[9][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.109 (P)
            Arrival:=    0.205        0.001

              Setup:-    0.026
      Required Time:=    0.179
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066_dup/ZN          -      A->ZN   R     INV_X8         13  0.015   0.024    0.384  
  g163616/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.398  
  cpuregs_reg[9][29]/D    -      D       F     DFF_X1          1  0.012   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 153: VIOLATED (-0.219 ns) Setup Check with Pin mem_addr_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.025
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.219

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q   -      CK->Q   F     DFF_X1          2  0.072   0.107    0.108  
  FE_RC_609_0/ZN        -      A1->ZN  R     NAND2_X4        4  0.012   0.038    0.146  
  FE_OFC32_n_13860/ZN   -      A->ZN   F     INV_X8         15  0.029   0.031    0.177  
  FE_OFC150_n_13860/Z   -      A->Z    F     BUF_X4          2  0.019   0.032    0.209  
  g84288__191273/ZN     -      A1->ZN  R     NAND2_X4        2  0.007   0.021    0.230  
  g189311/ZN            -      A->ZN   F     INV_X4          5  0.016   0.015    0.245  
  FE_RC_1619_0/ZN       -      A1->ZN  R     AOI22_X1        1  0.008   0.078    0.322  
  FE_RC_3012_0/ZN       -      A2->ZN  R     AND2_X2         2  0.067   0.053    0.375  
  g167129/ZN            -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.390  
  mem_addr_reg[20]/D    -      D       F     DFF_X1          1  0.012   0.000    0.390  
#-------------------------------------------------------------------------------------
Path 154: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[13][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.204        0.001

              Setup:-    0.025
      Required Time:=    0.179
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066_dup/ZN          -      A->ZN   R     INV_X8         13  0.015   0.024    0.384  
  g163079/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.398  
  cpuregs_reg[13][29]/D   -      D       F     DFF_X1          1  0.011   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 155: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[8][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.205        0.001

              Setup:-    0.025
      Required Time:=    0.180
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066_dup/ZN          -      A->ZN   R     INV_X8         13  0.015   0.024    0.384  
  g199913/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.398  
  cpuregs_reg[8][29]/D    -      D       F     DFF_X1          1  0.011   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 156: VIOLATED (-0.219 ns) Setup Check with Pin reg_out_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.219

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[2]/Q             -      CK->Q   R     DFF_X1          5  0.072   0.132    0.133  
  g194659/ZN                       -      A->ZN   F     INV_X1          1  0.036   0.015    0.148  
  g194657/ZN                       -      A2->ZN  R     NAND2_X2        3  0.011   0.023    0.171  
  add_1801_23_g1093/ZN             -      A1->ZN  F     NAND3_X2        1  0.014   0.019    0.190  
  add_1801_23_g1082/ZN             -      A1->ZN  R     NAND3_X2        2  0.011   0.018    0.208  
  add_1801_23_g1054/ZN             -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.225  
  add_1801_23_g1039/ZN             -      A1->ZN  R     NAND2_X2        3  0.009   0.025    0.250  
  FE_OCPC1350_add_1801_23_n_679/Z  -      A->Z    R     BUF_X2          4  0.018   0.032    0.282  
  add_1801_23_g1024/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.018    0.300  
  add_1801_23_g1000/ZN             -      A2->ZN  R     NAND2_X2        2  0.010   0.022    0.322  
  FE_RC_2966_0/ZN                  -      A->ZN   F     INV_X2          1  0.014   0.009    0.331  
  FE_RC_2965_0/ZN                  -      A2->ZN  R     NAND2_X2        1  0.005   0.019    0.350  
  FE_RC_2964_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.013   0.020    0.370  
  FE_RC_1320_0/ZN                  -      A1->ZN  R     NAND3_X2        1  0.012   0.019    0.389  
  reg_out_reg[15]/D                -      D       R     DFF_X1          1  0.013   0.000    0.389  
#------------------------------------------------------------------------------------------------
Path 157: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[11][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.204        0.001

              Setup:-    0.025
      Required Time:=    0.180
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066_dup/ZN          -      A->ZN   R     INV_X8         13  0.015   0.024    0.384  
  FE_RC_2024_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.398  
  cpuregs_reg[11][29]/D   -      D       F     DFF_X1          1  0.010   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 158: VIOLATED (-0.218 ns) Setup Check with Pin mem_addr_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.031
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.218

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q           -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN           -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z           -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN             -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                -      A->ZN   R     INV_X8         25  0.012   0.041    0.290  
  g83519__189339/ZN             -      A1->ZN  F     AOI22_X1        1  0.028   0.029    0.319  
  g83456__6877/ZN               -      A1->ZN  R     NAND2_X2        2  0.029   0.032    0.351  
  FE_OCPC1153_mem_la_addr_9/ZN  -      A->ZN   F     INV_X2          1  0.017   0.007    0.358  
  g167118/ZN                    -      B1->ZN  R     OAI21_X1        1  0.005   0.025    0.384  
  mem_addr_reg[9]/D             -      D       R     DFF_X1          1  0.019   0.000    0.384  
#---------------------------------------------------------------------------------------------
Path 159: VIOLATED (-0.218 ns) Setup Check with Pin mem_addr_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.218

#----------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                       -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                        -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                             -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN                        -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z                        -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                             -      A->ZN   R     INV_X8         25  0.012   0.041    0.290  
  g83517__189313/ZN                          -      A1->ZN  F     AOI22_X1        1  0.028   0.034    0.324  
  g83452__4547/ZN                            -      A1->ZN  R     NAND2_X2        2  0.026   0.027    0.351  
  FE_OCPC1130_FE_OFN39781_mem_la_addr_13/ZN  -      A->ZN   F     INV_X1          1  0.014   0.009    0.359  
  g167122/ZN                                 -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.383  
  mem_addr_reg[13]/D                         -      D       R     DFF_X1          1  0.017   0.000    0.383  
#----------------------------------------------------------------------------------------------------------
Path 160: VIOLATED (-0.217 ns) Setup Check with Pin mem_addr_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.217

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN        -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN   -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z   -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN     -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN        -      A->ZN   R     INV_X8         25  0.012   0.036    0.285  
  g83400__189324/ZN     -      A1->ZN  F     AOI22_X2        1  0.027   0.033    0.318  
  FE_RC_1689_0/ZN       -      A2->ZN  F     AND2_X4         2  0.026   0.041    0.359  
  g167103/ZN            -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.382  
  mem_addr_reg[24]/D    -      D       R     DFF_X1          1  0.016   0.000    0.382  
#-------------------------------------------------------------------------------------
Path 161: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[20][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.030
      Required Time:=    0.160
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.216

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g12/ZN                       -      A1->ZN  F     NAND2_X4        3  0.011   0.023    0.310  
  FE_OCPC1880_n_32748/ZN       -      A->ZN   R     INV_X8         13  0.014   0.031    0.341  
  g181852/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.356  
  g163240/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.376  
  cpuregs_reg[20][13]/D        -      D       R     DFF_X1          1  0.018   0.000    0.376  
#--------------------------------------------------------------------------------------------
Path 162: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[20][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.030
      Required Time:=    0.160
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.215

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g12/ZN                       -      A1->ZN  F     NAND2_X4        3  0.011   0.023    0.310  
  FE_OCPC1880_n_32748/ZN       -      A->ZN   R     INV_X8         13  0.014   0.031    0.341  
  g181562/ZN                   -      A2->ZN  F     NAND2_X1        1  0.018   0.016    0.357  
  g163241/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.375  
  cpuregs_reg[20][14]/D        -      D       R     DFF_X1          1  0.017   0.000    0.375  
#--------------------------------------------------------------------------------------------
Path 163: VIOLATED (-0.215 ns) Setup Check with Pin mem_addr_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.215

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q            -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                 -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN            -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z            -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                 -      A->ZN   R     INV_X8         25  0.012   0.041    0.291  
  g83516__189336/ZN              -      A1->ZN  F     AOI22_X1        1  0.028   0.030    0.321  
  g83451__1474/ZN                -      A1->ZN  R     NAND2_X2        2  0.025   0.028    0.349  
  FE_OCPC1156_mem_la_addr_14/ZN  -      A->ZN   F     INV_X1          1  0.015   0.009    0.358  
  g167123/ZN                     -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.381  
  mem_addr_reg[14]/D             -      D       R     DFF_X1          1  0.016   0.000    0.381  
#----------------------------------------------------------------------------------------------
Path 164: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[20][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.374
              Slack:=   -0.214

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g12/ZN                       -      A1->ZN  F     NAND2_X4        3  0.011   0.023    0.310  
  FE_OCPC1880_n_32748/ZN       -      A->ZN   R     INV_X8         13  0.014   0.031    0.341  
  g164499/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.356  
  g163230/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.375  
  cpuregs_reg[20][3]/D         -      D       R     DFF_X1          1  0.017   0.000    0.375  
#--------------------------------------------------------------------------------------------
Path 165: VIOLATED (-0.214 ns) Setup Check with Pin mem_addr_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.214

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q            -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                 -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN            -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z            -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                 -      A->ZN   R     INV_X8         25  0.012   0.041    0.290  
  g83506__189340/ZN              -      A1->ZN  F     AOI22_X1        1  0.028   0.031    0.321  
  g83454__2683/ZN                -      A1->ZN  R     NAND2_X2        2  0.025   0.025    0.347  
  FE_OCPC1179_mem_la_addr_11/ZN  -      A->ZN   F     INV_X1          1  0.014   0.009    0.356  
  g167120/ZN                     -      B1->ZN  R     OAI21_X1        1  0.005   0.024    0.380  
  mem_addr_reg[11]/D             -      D       R     DFF_X1          1  0.017   0.000    0.380  
#----------------------------------------------------------------------------------------------
Path 166: VIOLATED (-0.214 ns) Setup Check with Pin mem_addr_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.214

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q           -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN           -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z           -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN             -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                -      A->ZN   R     INV_X8         25  0.012   0.040    0.290  
  g83514__199856/ZN             -      A1->ZN  F     AOI22_X1        1  0.028   0.031    0.320  
  g83446__1857/ZN               -      A1->ZN  R     NAND2_X2        2  0.020   0.028    0.348  
  FE_OCPC1071_mem_la_addr_7/ZN  -      A->ZN   F     INV_X2          1  0.016   0.008    0.357  
  g167116/ZN                    -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.379  
  mem_addr_reg[7]/D             -      D       R     DFF_X1          1  0.016   0.000    0.379  
#---------------------------------------------------------------------------------------------
Path 167: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[20][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.374
              Slack:=   -0.214

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g12/ZN                       -      A1->ZN  F     NAND2_X4        3  0.011   0.023    0.310  
  FE_OCPC1880_n_32748/ZN       -      A->ZN   R     INV_X8         13  0.014   0.031    0.341  
  g164500/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.356  
  g163231/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.375  
  cpuregs_reg[20][4]/D         -      D       R     DFF_X1          1  0.017   0.000    0.375  
#--------------------------------------------------------------------------------------------
Path 168: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[21][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.030
      Required Time:=    0.160
       Launch Clock:=    0.001
          Data Path:+    0.372
              Slack:=   -0.214

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.315  
  g169100_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.025    0.340  
  g181851/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.014    0.354  
  g200257/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.374  
  cpuregs_reg[21][13]/D   -      D       R     DFF_X1          1  0.018   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 169: VIOLATED (-0.214 ns) Setup Check with Pin mem_addr_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.378
              Slack:=   -0.214

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q           -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN           -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z           -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN             -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                -      A->ZN   R     INV_X8         25  0.012   0.040    0.290  
  g83567__189328/ZN             -      A1->ZN  F     AOI22_X1        1  0.028   0.031    0.321  
  g83510__2250/ZN               -      A1->ZN  R     NAND2_X2        2  0.021   0.028    0.348  
  FE_OCPC1067_mem_la_addr_4/ZN  -      A->ZN   F     INV_X2          1  0.015   0.007    0.355  
  g167113/ZN                    -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.379  
  mem_addr_reg[4]/D             -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------------
Path 170: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[18][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.030
      Required Time:=    0.160
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.214

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.315  
  g169100_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.025    0.340  
  g181854/ZN              -      A2->ZN  F     NAND2_X1        1  0.016   0.015    0.355  
  g163180/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.374  
  cpuregs_reg[18][13]/D   -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 171: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[25][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202        0.000

              Setup:-    0.024
      Required Time:=    0.178
       Launch Clock:=    0.000
          Data Path:+    0.392
              Slack:=   -0.214

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.034    0.358  
  g181470/ZN                        -      A1->ZN  R     NAND2_X1        1  0.022   0.021    0.379  
  FE_RC_2003_0/ZN                   -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.392  
  cpuregs_reg[25][19]/D             -      D       F     DFF_X1          1  0.007   0.000    0.392  
#-------------------------------------------------------------------------------------------------
Path 172: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[4][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200        0.000

              Setup:-    0.023
      Required Time:=    0.176
       Launch Clock:=    0.000
          Data Path:+    0.390
              Slack:=   -0.213

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.032    0.357  
  g181457/ZN                        -      A1->ZN  R     NAND2_X1        1  0.021   0.021    0.378  
  g181048/ZN                        -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.390  
  cpuregs_reg[4][19]/D              -      D       F     DFF_X1          1  0.006   0.000    0.390  
#-------------------------------------------------------------------------------------------------
Path 173: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[17][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.030
      Required Time:=    0.160
       Launch Clock:=    0.001
          Data Path:+    0.372
              Slack:=   -0.213

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.315  
  g169100_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.025    0.340  
  g181855/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.354  
  g163150/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.373  
  cpuregs_reg[17][13]/D   -      D       R     DFF_X1          1  0.017   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 174: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[2][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200        0.000

              Setup:-    0.023
      Required Time:=    0.176
       Launch Clock:=    0.000
          Data Path:+    0.389
              Slack:=   -0.213

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.032    0.357  
  g181461/ZN                        -      A1->ZN  R     NAND2_X1        1  0.021   0.020    0.377  
  g180787/ZN                        -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.389  
  cpuregs_reg[2][19]/D              -      D       F     DFF_X1          1  0.006   0.000    0.389  
#-------------------------------------------------------------------------------------------------
Path 175: VIOLATED (-0.213 ns) Setup Check with Pin mem_addr_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.378
              Slack:=   -0.213

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q            -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                 -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN            -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z            -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                 -      A->ZN   R     INV_X8         25  0.012   0.040    0.290  
  g83462__189338/ZN              -      A1->ZN  F     AOI22_X1        1  0.028   0.027    0.316  
  g83386__1840/ZN                -      A1->ZN  R     NAND2_X1        1  0.023   0.025    0.342  
  FE_OCPC1563_mem_la_addr_16/ZN  -      A->ZN   F     INV_X2          2  0.014   0.016    0.358  
  FE_RC_2045_0/ZN                -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.379  
  mem_addr_reg[16]/D             -      D       R     DFF_X1          1  0.014   0.000    0.379  
#----------------------------------------------------------------------------------------------
Path 176: VIOLATED (-0.212 ns) Setup Check with Pin mem_addr_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.031
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.212

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q           -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN           -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z           -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN             -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                -      A->ZN   R     INV_X8         25  0.012   0.039    0.289  
  g83513__189325/ZN             -      A1->ZN  F     AOI22_X2        1  0.028   0.027    0.316  
  g83457__2900/ZN               -      A1->ZN  R     NAND2_X2        2  0.023   0.025    0.341  
  FE_OCPC1119_mem_la_addr_8/ZN  -      A->ZN   F     INV_X1          1  0.013   0.009    0.350  
  g167117/ZN                    -      B1->ZN  R     OAI21_X1        1  0.005   0.027    0.377  
  mem_addr_reg[8]/D             -      D       R     DFF_X1          1  0.020   0.000    0.377  
#---------------------------------------------------------------------------------------------
Path 177: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[17][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.030
      Required Time:=    0.160
       Launch Clock:=    0.001
          Data Path:+    0.372
              Slack:=   -0.212

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.032    0.340  
  g176183/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.355  
  g163151/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.373  
  cpuregs_reg[17][14]/D   -      D       R     DFF_X1          1  0.016   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 178: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[28][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.202        0.000

              Setup:-    0.023
      Required Time:=    0.178
       Launch Clock:=    0.000
          Data Path:+    0.391
              Slack:=   -0.212

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.034    0.359  
  g181471/ZN                        -      A1->ZN  R     NAND2_X1        1  0.022   0.020    0.379  
  FE_RC_1511_0/ZN                   -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.391  
  cpuregs_reg[28][19]/D             -      D       F     DFF_X1          1  0.006   0.000    0.391  
#-------------------------------------------------------------------------------------------------
Path 179: VIOLATED (-0.212 ns) Setup Check with Pin mem_addr_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.212

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q            -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                 -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN            -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z            -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                 -      A->ZN   R     INV_X8         25  0.012   0.041    0.291  
  g83518__189332/ZN              -      A1->ZN  F     AOI22_X1        1  0.028   0.032    0.323  
  g83453__9682/ZN                -      A1->ZN  R     NAND2_X2        2  0.026   0.024    0.346  
  FE_OCPC1157_mem_la_addr_12/ZN  -      A->ZN   F     INV_X1          1  0.013   0.008    0.355  
  g167121/ZN                     -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.377  
  mem_addr_reg[12]/D             -      D       R     DFF_X1          1  0.017   0.000    0.377  
#----------------------------------------------------------------------------------------------
Path 180: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[11][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.109 (P)
            Arrival:=    0.205        0.001

              Setup:-    0.025
      Required Time:=    0.180
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.212

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2986_0/ZN         -      A2->ZN  R     AND2_X4         9  0.016   0.043    0.377  
  g163639/ZN              -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.392  
  cpuregs_reg[11][22]/D   -      D       F     DFF_X1          1  0.010   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 181: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[22][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.372
              Slack:=   -0.212

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.315  
  g169100_dup181844/ZN    -      A1->ZN  R     NAND2_X4        6  0.017   0.025    0.339  
  g181846/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.354  
  g194513/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.373  
  cpuregs_reg[22][13]/D   -      D       R     DFF_X1          1  0.017   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 182: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[13][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.109 (P)
            Arrival:=    0.205        0.001

              Setup:-    0.025
      Required Time:=    0.179
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.212

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2986_0/ZN         -      A2->ZN  R     AND2_X4         9  0.016   0.042    0.376  
  g163069/ZN              -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.391  
  cpuregs_reg[13][22]/D   -      D       F     DFF_X1          1  0.012   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 183: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[20][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.212

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g195038/ZN              -      A1->ZN  R     NAND2_X4       12  0.016   0.032    0.348  
  g185793/ZN              -      A2->ZN  F     NAND2_X1        1  0.022   0.016    0.364  
  g163242/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.383  
  cpuregs_reg[20][15]/D   -      D       R     DFF_X1          1  0.016   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 184: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[29][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.371
              Slack:=   -0.212

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.315  
  g169100_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.025    0.339  
  g181847/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.014    0.354  
  g197400/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.372  
  cpuregs_reg[29][13]/D   -      D       R     DFF_X1          1  0.017   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 185: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[23][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202        0.000

              Setup:-    0.023
      Required Time:=    0.178
       Launch Clock:=    0.000
          Data Path:+    0.390
              Slack:=   -0.212

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.033    0.358  
  g197277/ZN                        -      A1->ZN  R     NAND2_X1        1  0.022   0.020    0.378  
  FE_RC_1386_0/ZN                   -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.390  
  cpuregs_reg[23][19]/D             -      D       F     DFF_X1          1  0.006   0.000    0.390  
#-------------------------------------------------------------------------------------------------
Path 186: VIOLATED (-0.211 ns) Setup Check with Pin cpuregs_reg[16][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201        0.000

              Setup:-    0.023
      Required Time:=    0.178
       Launch Clock:=    0.000
          Data Path:+    0.389
              Slack:=   -0.211

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.032    0.357  
  g181464/ZN                        -      A1->ZN  R     NAND2_X1        1  0.022   0.020    0.378  
  FE_RC_405_0/ZN                    -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.389  
  cpuregs_reg[16][19]/D             -      D       F     DFF_X1          1  0.006   0.000    0.389  
#-------------------------------------------------------------------------------------------------
Path 187: VIOLATED (-0.211 ns) Setup Check with Pin cpuregs_reg[26][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.211

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g195038/ZN              -      A1->ZN  R     NAND2_X4       12  0.016   0.031    0.348  
  g185788/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.364  
  g163422/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[26][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 188: VIOLATED (-0.211 ns) Setup Check with Pin cpuregs_reg[5][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200        0.000

              Setup:-    0.024
      Required Time:=    0.177
       Launch Clock:=    0.000
          Data Path:+    0.388
              Slack:=   -0.211

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g169114_dup188811/ZN              -      A1->ZN  F     NAND2_X4       12  0.025   0.031    0.356  
  g181480/ZN                        -      A1->ZN  R     NAND2_X1        1  0.020   0.019    0.375  
  FE_RC_2988_0/ZN                   -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.388  
  cpuregs_reg[5][19]/D              -      D       F     DFF_X1          1  0.007   0.000    0.388  
#-------------------------------------------------------------------------------------------------
Path 189: VIOLATED (-0.211 ns) Setup Check with Pin cpuregs_reg[6][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200        0.000

              Setup:-    0.023
      Required Time:=    0.177
       Launch Clock:=    0.000
          Data Path:+    0.387
              Slack:=   -0.211

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g169114_dup188811/ZN              -      A1->ZN  F     NAND2_X4       12  0.025   0.031    0.356  
  g196003/ZN                        -      A1->ZN  R     NAND2_X1        1  0.020   0.019    0.376  
  FE_RC_478_0/ZN                    -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.387  
  cpuregs_reg[6][19]/D              -      D       F     DFF_X1          1  0.006   0.000    0.387  
#-------------------------------------------------------------------------------------------------
Path 190: VIOLATED (-0.210 ns) Setup Check with Pin mem_addr_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=    0.001
          Data Path:+    0.376
              Slack:=   -0.210

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN        -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN   -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z   -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN     -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN        -      A->ZN   R     INV_X8         25  0.012   0.036    0.285  
  g83402__189330/ZN     -      A1->ZN  F     AOI22_X2        1  0.027   0.030    0.315  
  FE_RC_1680_0/ZN       -      A2->ZN  F     AND2_X4         2  0.025   0.042    0.357  
  g167106/ZN            -      B1->ZN  R     OAI21_X2        1  0.008   0.020    0.377  
  mem_addr_reg[27]/D    -      D       R     DFF_X2          1  0.013   0.000    0.377  
#-------------------------------------------------------------------------------------
Path 191: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[1][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200        0.000

              Setup:-    0.023
      Required Time:=    0.177
       Launch Clock:=    0.000
          Data Path:+    0.387
              Slack:=   -0.210

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g169114_dup188811/ZN              -      A1->ZN  F     NAND2_X4       12  0.025   0.031    0.356  
  g181475/ZN                        -      A1->ZN  R     NAND2_X1        1  0.020   0.019    0.375  
  FE_RC_466_0/ZN                    -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.387  
  cpuregs_reg[1][19]/D              -      D       F     DFF_X1          1  0.006   0.000    0.387  
#-------------------------------------------------------------------------------------------------
Path 192: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[15][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.209

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.028    0.344  
  g199348/ZN              -      A->ZN   F     INV_X4          8  0.019   0.015    0.359  
  FE_RC_3002_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.380  
  cpuregs_reg[15][15]/D   -      D       R     DFF_X1          1  0.014   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 193: VIOLATED (-0.209 ns) Setup Check with Pin reg_next_pc_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.096 (P)    0.109 (P)
            Arrival:=    0.188        0.001

              Setup:-    0.029
      Required Time:=    0.159
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.209

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                      -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                       -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                            -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN                       -      A->ZN   R     INV_X8         15  0.020   0.048    0.201  
  g23/ZN                                    -      A2->ZN  F     NAND2_X4        2  0.031   0.019    0.220  
  g603/ZN                                   -      A1->ZN  R     NAND2_X1        2  0.010   0.022    0.242  
  g174119/ZN                                -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.263  
  FE_OCPC1389_n_12130/Z                     -      A->Z    F     BUF_X1          2  0.012   0.031    0.294  
  add_1564_33_Y_add_1555_32_g173581_dup/ZN  -      A2->ZN  R     NAND2_X1        1  0.007   0.016    0.310  
  FE_RC_1672_0/ZN                           -      A->ZN   F     INV_X1          1  0.010   0.007    0.318  
  FE_RC_1671_0/ZN                           -      A2->ZN  R     NAND2_X1        1  0.004   0.014    0.332  
  FE_RC_1670_0/ZN                           -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.347  
  g182336/ZN                                -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.368  
  reg_next_pc_reg[3]/D                      -      D       R     DFF_X1          1  0.014   0.000    0.368  
#---------------------------------------------------------------------------------------------------------
Path 194: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[6][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.204        0.001

              Setup:-    0.023
      Required Time:=    0.181
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.209

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g196013/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.378  
  FE_RC_490_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.390  
  cpuregs_reg[6][29]/D    -      D       F     DFF_X1          1  0.007   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 195: VIOLATED (-0.209 ns) Setup Check with Pin mem_addr_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.209

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN        -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN   -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z   -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN     -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN        -      A->ZN   R     INV_X8         25  0.012   0.035    0.285  
  g83978__189321/ZN     -      A1->ZN  F     NAND2_X1        1  0.027   0.023    0.308  
  FE_RC_1684_0/ZN       -      A2->ZN  F     AND2_X2         2  0.013   0.044    0.352  
  g166795/ZN            -      B1->ZN  R     OAI21_X2        1  0.013   0.023    0.375  
  mem_addr_reg[23]/D    -      D       R     DFF_X1          1  0.014   0.000    0.375  
#-------------------------------------------------------------------------------------
Path 196: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[26][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202        0.000

              Setup:-    0.023
      Required Time:=    0.178
       Launch Clock:=    0.000
          Data Path:+    0.387
              Slack:=   -0.209

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g169114_dup188811/ZN              -      A1->ZN  F     NAND2_X4       12  0.025   0.031    0.356  
  g181477/ZN                        -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.375  
  FE_RC_2992_0/ZN                   -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.387  
  cpuregs_reg[26][19]/D             -      D       F     DFF_X1          1  0.006   0.000    0.387  
#-------------------------------------------------------------------------------------------------
Path 197: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[21][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.209

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z              -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g165104/ZN                         -      A1->ZN  F     NAND3_X4        2  0.012   0.025    0.304  
  FE_OCPC1817_FE_OFN24609_n_5383/ZN  -      A->ZN   R     INV_X4          9  0.018   0.033    0.337  
  g181882/ZN                         -      A1->ZN  F     NAND2_X2        1  0.019   0.013    0.350  
  g200258/ZN                         -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.369  
  cpuregs_reg[21][0]/D               -      D       R     DFF_X1          1  0.018   0.000    0.369  
#--------------------------------------------------------------------------------------------------
Path 198: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[18][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.369
              Slack:=   -0.208

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.019    0.287  
  g188236_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.011   0.020    0.307  
  FE_OFC56_n_27581/ZN          -      A->ZN   R     INV_X8         20  0.012   0.028    0.335  
  g164465/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.350  
  g163170/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.369  
  cpuregs_reg[18][3]/D         -      D       R     DFF_X1          1  0.017   0.000    0.369  
#--------------------------------------------------------------------------------------------
Path 199: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[23][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.208

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  FE_RC_1599_0/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.024    0.303  
  FE_OCPC1829_n_36957/ZN       -      A->ZN   R     INV_X16        39  0.015   0.031    0.335  
  g197298/ZN                   -      A1->ZN  F     NAND2_X1        1  0.020   0.015    0.350  
  g197297/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.369  
  cpuregs_reg[23][3]/D         -      D       R     DFF_X1          1  0.017   0.000    0.369  
#--------------------------------------------------------------------------------------------
Path 200: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[18][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.369
              Slack:=   -0.208

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.019    0.287  
  g188236_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.011   0.020    0.307  
  FE_OFC56_n_27581/ZN          -      A->ZN   R     INV_X8         20  0.012   0.029    0.335  
  g164466/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.351  
  g163171/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.369  
  cpuregs_reg[18][4]/D         -      D       R     DFF_X1          1  0.016   0.000    0.369  
#--------------------------------------------------------------------------------------------
Path 201: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[3][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.204        0.001

              Setup:-    0.023
      Required Time:=    0.181
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.208

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g183058/ZN              -      A1->ZN  F     NAND2_X1        3  0.015   0.025    0.359  
  g183062/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.377  
  FE_RC_348_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.389  
  cpuregs_reg[3][29]/D    -      D       F     DFF_X1          1  0.007   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 202: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[23][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.208

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  FE_RC_1599_0/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.024    0.303  
  FE_OCPC1829_n_36957/ZN       -      A->ZN   R     INV_X16        39  0.015   0.031    0.335  
  g197286/ZN                   -      A2->ZN  F     NAND2_X1        1  0.020   0.016    0.351  
  g197285/ZN                   -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.369  
  cpuregs_reg[23][4]/D         -      D       R     DFF_X1          1  0.017   0.000    0.369  
#--------------------------------------------------------------------------------------------
Path 203: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[4][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.204        0.001

              Setup:-    0.023
      Required Time:=    0.181
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.208

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183064/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.378  
  FE_RC_474_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.389  
  cpuregs_reg[4][29]/D    -      D       F     DFF_X1          1  0.006   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 204: VIOLATED (-0.208 ns) Setup Check with Pin mem_addr_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.208

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN        -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN   -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z   -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN     -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311/ZN            -      A->ZN   R     INV_X4          5  0.012   0.022    0.272  
  g83405__189331/ZN     -      A1->ZN  F     AOI22_X1        1  0.013   0.028    0.300  
  FE_RC_1650_0/ZN       -      A2->ZN  F     AND2_X2         2  0.027   0.048    0.348  
  g167108/ZN            -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.374  
  mem_addr_reg[29]/D    -      D       R     DFF_X1          1  0.017   0.000    0.374  
#-------------------------------------------------------------------------------------
Path 205: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[21][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.208

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z              -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g165104/ZN                         -      A1->ZN  F     NAND3_X4        2  0.012   0.025    0.304  
  FE_OCPC1817_FE_OFN24609_n_5383/ZN  -      A->ZN   R     INV_X4          9  0.018   0.033    0.337  
  g164516/ZN                         -      A1->ZN  F     NAND2_X2        1  0.019   0.013    0.350  
  g191509/ZN                         -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.369  
  cpuregs_reg[21][3]/D               -      D       R     DFF_X1          1  0.017   0.000    0.369  
#--------------------------------------------------------------------------------------------------
Path 206: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[4][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.208

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g195038/ZN              -      A1->ZN  R     NAND2_X4       12  0.016   0.031    0.347  
  g185786/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.363  
  g180992/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.380  
  cpuregs_reg[4][15]/D    -      D       R     DFF_X1          1  0.009   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 207: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[21][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.207

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z              -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g165104/ZN                         -      A1->ZN  F     NAND3_X4        2  0.012   0.025    0.304  
  FE_OCPC1817_FE_OFN24609_n_5383/ZN  -      A->ZN   R     INV_X4          9  0.018   0.033    0.337  
  g164517/ZN                         -      A1->ZN  F     NAND2_X2        1  0.019   0.013    0.350  
  g188563/ZN                         -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.368  
  cpuregs_reg[21][4]/D               -      D       R     DFF_X1          1  0.017   0.000    0.368  
#--------------------------------------------------------------------------------------------------
Path 208: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[23][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.028
      Required Time:=    0.162
       Launch Clock:=    0.001
          Data Path:+    0.369
              Slack:=   -0.207

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.032    0.340  
  g197269/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.354  
  FE_RC_1483_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.370  
  cpuregs_reg[23][14]/D   -      D       R     DFF_X1          1  0.009   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 209: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[7][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.204        0.001

              Setup:-    0.023
      Required Time:=    0.181
       Launch Clock:=    0.001
          Data Path:+    0.387
              Slack:=   -0.207

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g183058/ZN              -      A1->ZN  F     NAND2_X1        3  0.015   0.025    0.359  
  g183063/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.376  
  FE_RC_293_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.388  
  cpuregs_reg[7][29]/D    -      D       F     DFF_X1          1  0.006   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 210: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[2][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.378
              Slack:=   -0.207

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g195038/ZN              -      A1->ZN  R     NAND2_X4       12  0.016   0.031    0.347  
  g185787/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.363  
  g180550/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.379  
  cpuregs_reg[2][15]/D    -      D       R     DFF_X1          1  0.009   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 211: VIOLATED (-0.207 ns) Setup Check with Pin mem_addr_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.029
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.372
              Slack:=   -0.207

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN        -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN   -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z   -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN     -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN        -      A->ZN   R     INV_X8         25  0.012   0.041    0.291  
  g83515__189322/ZN     -      A1->ZN  F     AOI22_X1        1  0.028   0.026    0.316  
  g83459__7675/ZN       -      A1->ZN  R     NAND2_X2        2  0.023   0.027    0.343  
  FE_RC_3054_0/ZN       -      A2->ZN  F     NAND2_X2        1  0.014   0.016    0.359  
  FE_RC_3053_0/ZN       -      A1->ZN  R     NAND2_X2        1  0.009   0.014    0.373  
  mem_addr_reg[2]/D     -      D       R     DFF_X1          1  0.009   0.000    0.373  
#-------------------------------------------------------------------------------------
Path 212: VIOLATED (-0.207 ns) Setup Check with Pin mem_addr_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.372
              Slack:=   -0.207

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q           -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN           -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z           -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN             -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                -      A->ZN   R     INV_X8         25  0.012   0.039    0.289  
  g83512__195854/ZN             -      A1->ZN  F     AOI22_X2        1  0.028   0.027    0.316  
  g83450__3772/ZN               -      A1->ZN  R     NAND2_X2        2  0.023   0.023    0.340  
  FE_OCPC989_mem_la_addr_15/ZN  -      A->ZN   F     INV_X1          1  0.012   0.010    0.349  
  g167124/ZN                    -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.372  
  mem_addr_reg[15]/D            -      D       R     DFF_X1          1  0.016   0.000    0.372  
#---------------------------------------------------------------------------------------------
Path 213: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[21][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.207

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.028    0.344  
  g199350/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.360  
  g188561/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.378  
  cpuregs_reg[21][15]/D   -      D       R     DFF_X1          1  0.016   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 214: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[28][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.206

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.027    0.343  
  g199346/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.359  
  g163482/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.378  
  cpuregs_reg[28][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 215: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[23][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.028
      Required Time:=    0.162
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.206

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.315  
  g169100_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.024    0.339  
  g197263/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.014    0.354  
  FE_RC_1489_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.369  
  cpuregs_reg[23][13]/D   -      D       R     DFF_X1          1  0.009   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 216: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[16][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.028
      Required Time:=    0.162
       Launch Clock:=    0.001
          Data Path:+    0.367
              Slack:=   -0.206

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.315  
  g176143/ZN              -      A1->ZN  R     NAND2_X4        5  0.017   0.025    0.340  
  g176156/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.355  
  FE_RC_452_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.368  
  cpuregs_reg[16][13]/D   -      D       R     DFF_X1          1  0.009   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 217: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[1][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.206

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g195038/ZN              -      A1->ZN  R     NAND2_X4       12  0.016   0.031    0.347  
  g185784/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.363  
  FE_RC_494_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.378  
  cpuregs_reg[1][15]/D    -      D       R     DFF_X1          1  0.009   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 218: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[16][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.028
      Required Time:=    0.162
       Launch Clock:=    0.001
          Data Path:+    0.367
              Slack:=   -0.206

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.032    0.340  
  g176182/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.355  
  FE_RC_383_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.368  
  cpuregs_reg[16][14]/D   -      D       R     DFF_X1          1  0.009   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 219: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[16][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.160
       Launch Clock:=    0.001
          Data Path:+    0.365
              Slack:=   -0.206

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g165109_dup188230_dup2/ZN    -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.304  
  FE_OFC607_n_29133/ZN         -      A->ZN   R     INV_X8         16  0.014   0.028    0.332  
  g164431/ZN                   -      A2->ZN  F     NAND2_X1        1  0.016   0.015    0.347  
  g163102/ZN                   -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.366  
  cpuregs_reg[16][4]/D         -      D       R     DFF_X1          1  0.018   0.000    0.366  
#--------------------------------------------------------------------------------------------
Path 220: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[22][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.028
      Required Time:=    0.163
       Launch Clock:=    0.001
          Data Path:+    0.367
              Slack:=   -0.205

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.033    0.341  
  g181568/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.355  
  FE_RC_1448_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.368  
  cpuregs_reg[22][14]/D   -      D       R     DFF_X1          1  0.008   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 221: VIOLATED (-0.205 ns) Setup Check with Pin mem_addr_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.370
              Slack:=   -0.205

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q            -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                 -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN            -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z            -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                 -      A->ZN   R     INV_X8         25  0.012   0.041    0.290  
  g83520__189323/ZN              -      A1->ZN  F     AOI22_X2        1  0.028   0.022    0.313  
  g83455__1309/ZN                -      A1->ZN  R     NAND2_X2        2  0.021   0.026    0.339  
  FE_OCPC1160_mem_la_addr_10/ZN  -      A->ZN   F     INV_X1          1  0.014   0.009    0.348  
  g167119/ZN                     -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.371  
  mem_addr_reg[10]/D             -      D       R     DFF_X1          1  0.016   0.000    0.371  
#----------------------------------------------------------------------------------------------
Path 222: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[21][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.024
      Required Time:=    0.176
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.205

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z              -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g165104/ZN                         -      A1->ZN  F     NAND3_X4        2  0.012   0.025    0.304  
  FE_OCPC1817_FE_OFN24609_n_5383/ZN  -      A->ZN   R     INV_X4          9  0.018   0.030    0.334  
  FE_OCPC2167_FE_OFN24610_n_5383/Z   -      A->Z    R     BUF_X2          4  0.019   0.033    0.367  
  g200263/ZN                         -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.381  
  cpuregs_reg[21][1]/D               -      D       F     DFF_X1          1  0.009   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 223: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[16][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.028
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.205

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g195038/ZN              -      A1->ZN  R     NAND2_X4       12  0.016   0.032    0.348  
  g185785/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.364  
  FE_RC_1399_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.378  
  cpuregs_reg[16][15]/D   -      D       R     DFF_X1          1  0.009   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 224: VIOLATED (-0.205 ns) Setup Check with Pin mem_addr_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.370
              Slack:=   -0.205

#----------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                       -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                        -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                             -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN                        -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z                        -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                             -      A->ZN   R     INV_X8         25  0.012   0.035    0.285  
  g83981__189310/ZN                          -      A1->ZN  F     NAND2_X2        1  0.027   0.020    0.304  
  g83827__7675/ZN                            -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.324  
  FE_OCPC1956_FE_OFN39723_mem_la_addr_28/ZN  -      A->ZN   F     INV_X2          2  0.014   0.021    0.345  
  g167107/ZN                                 -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.371  
  mem_addr_reg[28]/D                         -      D       R     DFF_X1          1  0.017   0.000    0.371  
#----------------------------------------------------------------------------------------------------------
Path 225: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[20][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.205

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g12/ZN                       -      A1->ZN  F     NAND2_X4        3  0.011   0.023    0.310  
  FE_OCPC1880_n_32748/ZN       -      A->ZN   R     INV_X8         13  0.014   0.030    0.340  
  g181888/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.355  
  g163841/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.374  
  cpuregs_reg[20][0]/D         -      D       R     DFF_X1          1  0.017   0.000    0.374  
#--------------------------------------------------------------------------------------------
Path 226: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[18][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.028
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.205

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g195038/ZN              -      A1->ZN  R     NAND2_X4       12  0.016   0.032    0.348  
  g185779/ZN              -      A2->ZN  F     NAND2_X1        1  0.022   0.016    0.364  
  FE_RC_1424_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.378  
  cpuregs_reg[18][15]/D   -      D       R     DFF_X1          1  0.009   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 227: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[3][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.205

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g195038/ZN              -      A1->ZN  R     NAND2_X4       12  0.016   0.031    0.347  
  g185783/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.363  
  FE_RC_1597_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.376  
  cpuregs_reg[3][15]/D    -      D       R     DFF_X1          1  0.009   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 228: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[16][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.365
              Slack:=   -0.205

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g165109_dup188230_dup2/ZN    -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.304  
  FE_OFC607_n_29133/ZN         -      A->ZN   R     INV_X8         16  0.014   0.028    0.332  
  g164430/ZN                   -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.347  
  g163101/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.365  
  cpuregs_reg[16][3]/D         -      D       R     DFF_X1          1  0.017   0.000    0.365  
#--------------------------------------------------------------------------------------------
Path 229: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[19][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.028
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.205

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g195038/ZN              -      A1->ZN  R     NAND2_X4       12  0.016   0.031    0.347  
  g195041/ZN              -      A2->ZN  F     NAND2_X1        1  0.022   0.017    0.364  
  FE_RC_3003_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.378  
  cpuregs_reg[19][15]/D   -      D       R     DFF_X1          1  0.009   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 230: VIOLATED (-0.204 ns) Setup Check with Pin alu_out_q_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.106 (P)
            Arrival:=    0.200       -0.002

              Setup:-    0.031
      Required Time:=    0.169
       Launch Clock:=   -0.002
          Data Path:+    0.375
              Slack:=   -0.204

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK                 -      CK      R     (arrival)      58  0.068       -   -0.002  
  reg_op1_reg[6]/QN                 -      CK->QN  R     DFF_X1          1  0.068   0.088    0.086  
  FE_OFC199_n_8109/Z                -      A->Z    R     BUF_X4          7  0.016   0.038    0.124  
  FE_OCPC2300_FE_OFN39581_n_8109/Z  -      A->Z    R     BUF_X2          1  0.020   0.026    0.150  
  g84673__8757/ZN                   -      A2->ZN  F     NAND2_X2        5  0.008   0.022    0.172  
  g83860__7675/ZN                   -      A2->ZN  R     NAND2_X2        1  0.014   0.019    0.191  
  g83800__2250/ZN                   -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.207  
  g83754__1309/ZN                   -      A1->ZN  R     NAND2_X4        2  0.010   0.017    0.224  
  g59/ZN                            -      A1->ZN  R     AND2_X2         1  0.013   0.031    0.255  
  g178586/ZN                        -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.271  
  FE_OCPC1651_n_10074/Z             -      A->Z    F     BUF_X1          2  0.009   0.032    0.303  
  g168971/ZN                        -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.342  
  FE_RC_1606_0/ZN                   -      C1->ZN  R     OAI211_X2       1  0.012   0.031    0.373  
  alu_out_q_reg[8]/D                -      D       R     DFF_X1          1  0.021   0.000    0.373  
#-------------------------------------------------------------------------------------------------
Path 231: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[25][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.028
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.376
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g195038/ZN              -      A1->ZN  R     NAND2_X4       12  0.016   0.031    0.347  
  g185790/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.363  
  FE_RC_1592_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.377  
  cpuregs_reg[25][15]/D   -      D       R     DFF_X1          1  0.009   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 232: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[17][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.028
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.376
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g195038/ZN              -      A1->ZN  R     NAND2_X4       12  0.016   0.032    0.348  
  g185792/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.364  
  FE_RC_1586_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.377  
  cpuregs_reg[17][15]/D   -      D       R     DFF_X1          1  0.008   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 233: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[9][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.375
              Slack:=   -0.204

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  FE_RC_1579_0/ZN        -      A2->ZN  R     AND2_X4         1  0.015   0.046    0.318  
  g177585/ZN             -      A->ZN   F     INV_X16        64  0.019   0.022    0.341  
  g163572/ZN             -      B2->ZN  R     OAI21_X1        1  0.017   0.035    0.375  
  cpuregs_reg[9][3]/D    -      D       R     DFF_X1          1  0.018   0.000    0.375  
#--------------------------------------------------------------------------------------
Path 234: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[20][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.030
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.204

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g12/ZN                       -      A1->ZN  F     NAND2_X4        3  0.011   0.023    0.310  
  FE_OCPC1880_n_32748/ZN       -      A->ZN   R     INV_X8         13  0.014   0.029    0.339  
  g164498/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.354  
  g163229/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.373  
  cpuregs_reg[20][1]/D         -      D       R     DFF_X1          1  0.017   0.000    0.373  
#--------------------------------------------------------------------------------------------
Path 235: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[22][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.374
              Slack:=   -0.203

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        6  0.016   0.025    0.341  
  g199351/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.356  
  g196877/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.375  
  cpuregs_reg[22][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 236: VIOLATED (-0.203 ns) Setup Check with Pin mem_addr_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.367
              Slack:=   -0.203

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q           -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN           -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z           -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN             -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                -      A->ZN   R     INV_X8         25  0.012   0.040    0.290  
  g83560__190742/ZN             -      A1->ZN  F     AOI22_X2        1  0.028   0.024    0.314  
  g83511__6083/ZN               -      A1->ZN  R     NAND2_X2        2  0.015   0.022    0.336  
  FE_OCPC1073_mem_la_addr_3/ZN  -      A->ZN   F     INV_X2          1  0.013   0.009    0.345  
  g167112/ZN                    -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.368  
  mem_addr_reg[3]/D             -      D       R     DFF_X1          1  0.017   0.000    0.368  
#---------------------------------------------------------------------------------------------
Path 237: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[13][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.109 (P)
            Arrival:=    0.203        0.001

              Setup:-    0.030
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.203

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184845/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC1037_n_23997/ZN       -      A->ZN   F     INV_X8         30  0.019   0.025    0.344  
  g163063/ZN                   -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.376  
  cpuregs_reg[13][16]/D        -      D       R     DFF_X1          1  0.016   0.000    0.376  
#--------------------------------------------------------------------------------------------
Path 238: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[6][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.108 (P)
            Arrival:=    0.199       -0.000

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=   -0.000
          Data Path:+    0.372
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g198810/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.029    0.302  
  FE_OCPC1027_n_38541/ZN  -      A->ZN   R     INV_X16        53  0.018   0.036    0.338  
  g196026/ZN              -      A1->ZN  F     NAND2_X2        1  0.023   0.014    0.352  
  g196025/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.371  
  cpuregs_reg[6][1]/D     -      D       R     DFF_X1          1  0.018   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 239: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[22][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.098 (P)    0.109 (P)
            Arrival:=    0.190        0.001

              Setup:-    0.030
      Required Time:=    0.160
       Launch Clock:=    0.001
          Data Path:+    0.362
              Slack:=   -0.202

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g196210/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.024    0.303  
  FE_OCPC2185_n_35849/ZN       -      A->ZN   R     INV_X4          4  0.014   0.027    0.329  
  g164633/ZN                   -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.344  
  g194510/ZN                   -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.363  
  cpuregs_reg[22][4]/D         -      D       R     DFF_X1          1  0.017   0.000    0.363  
#--------------------------------------------------------------------------------------------
Path 240: VIOLATED (-0.202 ns) Setup Check with Pin mem_addr_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.367
              Slack:=   -0.202

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN        -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN   -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z   -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN     -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN        -      A->ZN   R     INV_X8         25  0.012   0.035    0.285  
  g83983__189318/ZN     -      A1->ZN  F     NAND2_X1        1  0.027   0.021    0.306  
  FE_RC_1750_0/ZN       -      A->ZN   R     INV_X2          1  0.013   0.021    0.327  
  FE_RC_1748_0/ZN       -      A2->ZN  F     NOR2_X4         2  0.012   0.017    0.344  
  g167131/ZN            -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.368  
  mem_addr_reg[22]/D    -      D       R     DFF_X1          1  0.016   0.000    0.368  
#-------------------------------------------------------------------------------------
Path 241: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[9][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.108 (P)
            Arrival:=    0.203       -0.000

              Setup:-    0.025
      Required Time:=    0.178
       Launch Clock:=   -0.000
          Data Path:+    0.380
              Slack:=   -0.202

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  FE_RC_1579_0/ZN        -      A2->ZN  R     AND2_X4         1  0.015   0.046    0.318  
  g177585/ZN             -      A->ZN   F     INV_X16        64  0.019   0.028    0.347  
  g164355/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.016    0.363  
  FE_RC_2980_0/ZN        -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.380  
  cpuregs_reg[9][16]/D   -      D       F     DFF_X1          1  0.011   0.000    0.380  
#--------------------------------------------------------------------------------------
Path 242: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[6][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.373
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g198810/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.029    0.302  
  FE_OCPC1027_n_38541/ZN  -      A->ZN   R     INV_X16        53  0.018   0.035    0.337  
  g195995/ZN              -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.353  
  g195994/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.373  
  cpuregs_reg[6][4]/D     -      D       R     DFF_X1          1  0.018   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 243: VIOLATED (-0.201 ns) Setup Check with Pin mem_addr_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.366
              Slack:=   -0.201

#----------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                       -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                        -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                             -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN                        -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z                        -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                             -      A->ZN   R     INV_X8         25  0.012   0.035    0.285  
  g83968__189316/ZN                          -      A1->ZN  F     NAND2_X2        1  0.027   0.024    0.309  
  g83826__2391/ZN                            -      A1->ZN  R     NAND2_X2        1  0.014   0.017    0.326  
  FE_OCPC1958_FE_OFN39718_mem_la_addr_17/ZN  -      A->ZN   F     INV_X2          2  0.010   0.016    0.342  
  g167126/ZN                                 -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.367  
  mem_addr_reg[17]/D                         -      D       R     DFF_X1          1  0.017   0.000    0.367  
#----------------------------------------------------------------------------------------------------------
Path 244: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[13][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.204        0.001

              Setup:-    0.030
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.201

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184845/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC1037_n_23997/ZN       -      A->ZN   F     INV_X8         30  0.019   0.025    0.344  
  g163050/ZN                   -      B2->ZN  R     OAI21_X1        1  0.014   0.031    0.376  
  cpuregs_reg[13][3]/D         -      D       R     DFF_X1          1  0.016   0.000    0.376  
#--------------------------------------------------------------------------------------------
Path 245: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[2][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.109 (P)
            Arrival:=    0.205        0.001

              Setup:-    0.023
      Required Time:=    0.181
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  g180657/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.370  
  g180656/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.383  
  cpuregs_reg[2][22]/D    -      D       F     DFF_X1          1  0.007   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 246: VIOLATED (-0.201 ns) Setup Check with Pin mem_addr_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.365
              Slack:=   -0.201

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_store_reg/CK          -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q           -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN           -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z           -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN             -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                -      A->ZN   R     INV_X8         25  0.012   0.041    0.291  
  g83565__189334/ZN             -      A1->ZN  F     AOI22_X2        1  0.028   0.025    0.316  
  g83508__7114/ZN               -      A1->ZN  R     NAND2_X4        2  0.022   0.023    0.339  
  FE_OCPC1197_mem_la_addr_6/ZN  -      A->ZN   F     INV_X2          1  0.012   0.008    0.346  
  FE_RC_1775_0/ZN               -      B1->ZN  R     OAI21_X2        1  0.004   0.020    0.366  
  mem_addr_reg[6]/D             -      D       R     DFF_X1          1  0.014   0.000    0.366  
#---------------------------------------------------------------------------------------------
Path 247: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[23][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.030
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.370
              Slack:=   -0.201

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  FE_RC_1599_0/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.024    0.303  
  FE_OCPC1829_n_36957/ZN       -      A->ZN   R     INV_X16        39  0.015   0.031    0.335  
  g197288/ZN                   -      A2->ZN  F     NAND2_X1        1  0.020   0.016    0.351  
  g197287/ZN                   -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.370  
  cpuregs_reg[23][0]/D         -      D       R     DFF_X1          1  0.017   0.000    0.370  
#--------------------------------------------------------------------------------------------
Path 248: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[7][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.109 (P)
            Arrival:=    0.205        0.001

              Setup:-    0.023
      Required Time:=    0.181
       Launch Clock:=    0.001
          Data Path:+    0.381
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.020    0.354  
  g162956/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.370  
  FE_RC_319_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.382  
  cpuregs_reg[7][22]/D    -      D       F     DFF_X1          1  0.006   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 249: VIOLATED (-0.201 ns) Setup Check with Pin mem_addr_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.028
      Required Time:=    0.168
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.201

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN    -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z    -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311/ZN             -      A->ZN   R     INV_X4          5  0.012   0.023    0.272  
  g83378__197614/ZN      -      A1->ZN  F     AOI22_X1        1  0.013   0.019    0.291  
  FE_OCPC1410_n_37305/Z  -      A->Z    F     BUF_X4          1  0.022   0.036    0.327  
  g83367__9682/ZN        -      A1->ZN  R     NAND2_X4        2  0.008   0.017    0.345  
  FE_RC_3056_0/ZN        -      B2->ZN  F     AOI21_X2        1  0.012   0.014    0.358  
  FE_RC_3059_0/ZN        -      A->ZN   R     INV_X1          1  0.006   0.010    0.369  
  mem_addr_reg[25]/D     -      D       R     DFF_X1          1  0.006   0.000    0.369  
#--------------------------------------------------------------------------------------
Path 250: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[23][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.028
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.028    0.344  
  g199347/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.360  
  FE_RC_3025_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.374  
  cpuregs_reg[23][15]/D   -      D       R     DFF_X1          1  0.009   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 251: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[18][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.200

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.019    0.287  
  g188236_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.011   0.020    0.307  
  FE_OFC56_n_27581/ZN          -      A->ZN   R     INV_X8         20  0.012   0.028    0.335  
  g195648/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.350  
  g163839/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.369  
  cpuregs_reg[18][0]/D         -      D       R     DFF_X1          1  0.018   0.000    0.369  
#--------------------------------------------------------------------------------------------
Path 252: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[17][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.360
              Slack:=   -0.200

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  FE_OCPC1810_n_21048/Z        -      A->Z    R     BUF_X4          2  0.017   0.028    0.276  
  FE_RC_1571_0_dup1/ZN         -      A1->ZN  F     NAND2_X4        1  0.010   0.015    0.291  
  FE_OCPC1479_n_1066/ZN        -      A->ZN   R     INV_X8         18  0.009   0.034    0.325  
  g164448/ZN                   -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.341  
  g163139/ZN                   -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.361  
  cpuregs_reg[17][4]/D         -      D       R     DFF_X1          1  0.017   0.000    0.361  
#--------------------------------------------------------------------------------------------
Path 253: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[17][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.109 (P)
            Arrival:=    0.191        0.001

              Setup:-    0.030
      Required Time:=    0.161
       Launch Clock:=    0.001
          Data Path:+    0.360
              Slack:=   -0.200

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  FE_OCPC1810_n_21048/Z        -      A->Z    R     BUF_X4          2  0.017   0.028    0.276  
  FE_RC_1571_0_dup1/ZN         -      A1->ZN  F     NAND2_X4        1  0.010   0.015    0.291  
  FE_OCPC1479_n_1066/ZN        -      A->ZN   R     INV_X8         18  0.009   0.034    0.325  
  g164447/ZN                   -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.341  
  g163138/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.361  
  cpuregs_reg[17][3]/D         -      D       R     DFF_X1          1  0.017   0.000    0.361  
#--------------------------------------------------------------------------------------------
Path 254: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[18][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.199

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.019    0.287  
  g188236_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.011   0.020    0.307  
  FE_OFC56_n_27581/ZN          -      A->ZN   R     INV_X8         20  0.012   0.027    0.334  
  g164464/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.349  
  g163169/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.368  
  cpuregs_reg[18][1]/D         -      D       R     DFF_X1          1  0.017   0.000    0.368  
#--------------------------------------------------------------------------------------------
Path 255: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[12][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.370
              Slack:=   -0.199

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g198266/ZN             -      A1->ZN  F     NAND2_X4        6  0.015   0.029    0.302  
  FE_OCPC975_n_38013/Z   -      A->Z    F     BUF_X8         18  0.017   0.037    0.339  
  g188030/ZN             -      B2->ZN  R     OAI21_X1        1  0.010   0.031    0.370  
  cpuregs_reg[12][3]/D   -      D       R     DFF_X1          1  0.018   0.000    0.370  
#--------------------------------------------------------------------------------------
Path 256: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[6][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.370
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g198810/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.029    0.302  
  FE_OCPC1027_n_38541/ZN  -      A->ZN   R     INV_X16        53  0.018   0.035    0.337  
  g196007/ZN              -      A1->ZN  F     NAND2_X2        1  0.023   0.014    0.351  
  g196006/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.370  
  cpuregs_reg[6][3]/D     -      D       R     DFF_X1          1  0.017   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 257: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[28][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.168
       Launch Clock:=    0.001
          Data Path:+    0.366
              Slack:=   -0.198

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  g183664/ZN                      -      A1->ZN  F     NAND2_X4        3  0.011   0.019    0.304  
  FE_OCPC1929_n_22799/ZN          -      A->ZN   R     INV_X8         18  0.011   0.028    0.332  
  g164600/ZN                      -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.347  
  g163470/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.367  
  cpuregs_reg[28][3]/D            -      D       R     DFF_X1          1  0.018   0.000    0.367  
#-----------------------------------------------------------------------------------------------
Path 258: VIOLATED (-0.198 ns) Setup Check with Pin mem_addr_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.031
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.363
              Slack:=   -0.198

#----------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                       -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                        -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                             -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN                        -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z                        -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                             -      A->ZN   R     INV_X8         25  0.012   0.031    0.281  
  g83997__189317/ZN                          -      A1->ZN  F     NAND2_X1        1  0.027   0.016    0.298  
  g83833__7114/ZN                            -      A2->ZN  R     NAND2_X1        1  0.010   0.022    0.319  
  FE_OCPC1964_FE_OFN39746_mem_la_addr_19/ZN  -      A->ZN   F     INV_X2          2  0.013   0.018    0.337  
  g167128/ZN                                 -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.364  
  mem_addr_reg[19]/D                         -      D       R     DFF_X1          1  0.018   0.000    0.364  
#----------------------------------------------------------------------------------------------------------
Path 259: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[14][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.108 (P)
            Arrival:=    0.204       -0.000

              Setup:-    0.030
      Required Time:=    0.174
       Launch Clock:=   -0.000
          Data Path:+    0.373
              Slack:=   -0.198

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  FE_RC_1360_0/ZN        -      A2->ZN  F     NAND2_X4        4  0.015   0.028    0.301  
  FE_OCPC931_n_36937/ZN  -      A->ZN   R     INV_X4          2  0.015   0.022    0.323  
  FE_OCPC936_n_36937/ZN  -      A->ZN   F     INV_X8         22  0.012   0.023    0.346  
  g163770/ZN             -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.373  
  cpuregs_reg[14][3]/D   -      D       R     DFF_X1          1  0.016   0.000    0.373  
#--------------------------------------------------------------------------------------
Path 260: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[11][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.109 (P)
            Arrival:=    0.203        0.001

              Setup:-    0.030
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.371
              Slack:=   -0.198

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184847/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC972_n_23998/ZN        -      A->ZN   F     INV_X8         26  0.019   0.022    0.340  
  g163633/ZN                   -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.371  
  cpuregs_reg[11][16]/D        -      D       R     DFF_X1          1  0.017   0.000    0.371  
#--------------------------------------------------------------------------------------------
Path 261: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[28][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.366
              Slack:=   -0.198

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  g183664/ZN                      -      A1->ZN  F     NAND2_X4        3  0.011   0.019    0.304  
  FE_OCPC1929_n_22799/ZN          -      A->ZN   R     INV_X8         18  0.011   0.028    0.332  
  g164601/ZN                      -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.348  
  g163471/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.367  
  cpuregs_reg[28][4]/D            -      D       R     DFF_X1          1  0.017   0.000    0.367  
#-----------------------------------------------------------------------------------------------
Path 262: VIOLATED (-0.198 ns) Setup Check with Pin mem_addr_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.363
              Slack:=   -0.198

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q            -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                 -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN            -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z            -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN                 -      A->ZN   R     INV_X8         25  0.012   0.031    0.281  
  g84000__189319/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.298  
  g83832__5703/ZN                -      A2->ZN  R     NAND2_X1        1  0.012   0.023    0.321  
  FE_OCPC1584_mem_la_addr_30/ZN  -      A->ZN   F     INV_X2          2  0.014   0.018    0.339  
  g167109/ZN                     -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.364  
  mem_addr_reg[30]/D             -      D       R     DFF_X1          1  0.016   0.000    0.364  
#----------------------------------------------------------------------------------------------
Path 263: VIOLATED (-0.198 ns) Setup Check with Pin mem_addr_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.167
       Launch Clock:=    0.001
          Data Path:+    0.363
              Slack:=   -0.198

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN        -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN   -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z   -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN     -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311_dup/ZN        -      A->ZN   R     INV_X8         25  0.012   0.035    0.285  
  g83998__189320/ZN     -      A1->ZN  F     NAND2_X2        1  0.027   0.020    0.304  
  FE_RC_1685_0/ZN       -      A2->ZN  F     AND2_X4         2  0.012   0.038    0.343  
  g167127/ZN            -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.364  
  mem_addr_reg[18]/D    -      D       R     DFF_X1          1  0.013   0.000    0.364  
#-------------------------------------------------------------------------------------
Path 264: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[28][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.365
              Slack:=   -0.198

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  g183664/ZN                      -      A1->ZN  F     NAND2_X4        3  0.011   0.019    0.304  
  FE_OCPC1929_n_22799/ZN          -      A->ZN   R     INV_X8         18  0.011   0.028    0.332  
  g181884/ZN                      -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.347  
  g163847/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.366  
  cpuregs_reg[28][0]/D            -      D       R     DFF_X1          1  0.017   0.000    0.366  
#-----------------------------------------------------------------------------------------------
Path 265: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[24][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.028
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.370
              Slack:=   -0.197

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  g187815/ZN                      -      A1->ZN  F     NAND2_X4        5  0.011   0.030    0.316  
  g187817_dup/ZN                  -      A->ZN   R     INV_X8         15  0.020   0.026    0.342  
  g199355/ZN                      -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.357  
  FE_RC_3021_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.371  
  cpuregs_reg[24][15]/D           -      D       R     DFF_X1          1  0.009   0.000    0.371  
#-----------------------------------------------------------------------------------------------
Path 266: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[14][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.109 (P)
            Arrival:=    0.203        0.001

              Setup:-    0.030
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.370
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.031    0.326  
  FE_OCPC2178_n_2041/ZN   -      A->ZN   F     INV_X4          8  0.021   0.014    0.341  
  FE_RC_1962_0/ZN         -      B2->ZN  R     OAI21_X1        1  0.009   0.030    0.371  
  cpuregs_reg[14][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 267: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[28][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.366
              Slack:=   -0.197

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  g183664/ZN                      -      A1->ZN  F     NAND2_X4        3  0.011   0.019    0.304  
  FE_OCPC1929_n_22799/ZN          -      A->ZN   R     INV_X8         18  0.011   0.028    0.332  
  g164599/ZN                      -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.347  
  g163469/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.366  
  cpuregs_reg[28][1]/D            -      D       R     DFF_X1          1  0.017   0.000    0.366  
#-----------------------------------------------------------------------------------------------
Path 268: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[9][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=   -0.000
          Data Path:+    0.369
              Slack:=   -0.197

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  FE_RC_1579_0/ZN        -      A2->ZN  R     AND2_X4         1  0.015   0.046    0.318  
  g177585/ZN             -      A->ZN   F     INV_X16        64  0.019   0.022    0.341  
  g199305/ZN             -      B1->ZN  R     OAI21_X1        1  0.017   0.028    0.369  
  cpuregs_reg[9][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.369  
#--------------------------------------------------------------------------------------
Path 269: VIOLATED (-0.197 ns) Setup Check with Pin mem_addr_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.362
              Slack:=   -0.197

#----------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                       -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                        -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                             -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN                        -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z                        -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311/ZN                                 -      A->ZN   R     INV_X4          5  0.012   0.022    0.272  
  g83987__189329/ZN                          -      A1->ZN  F     NAND2_X1        1  0.013   0.028    0.300  
  FE_RC_2039_0/ZN                            -      A1->ZN  R     NAND2_X2        1  0.018   0.024    0.324  
  FE_OCPC1069_FE_OFN39811_mem_la_addr_21/ZN  -      A->ZN   F     INV_X2          2  0.013   0.015    0.339  
  g167130/ZN                                 -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.363  
  mem_addr_reg[21]/D                         -      D       R     DFF_X1          1  0.016   0.000    0.363  
#----------------------------------------------------------------------------------------------------------
Path 270: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[27][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        6  0.016   0.025    0.341  
  g199352/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.356  
  FE_RC_1392_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.369  
  cpuregs_reg[27][15]/D   -      D       R     DFF_X1          1  0.009   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 271: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[24][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.030
      Required Time:=    0.168
       Launch Clock:=    0.001
          Data Path:+    0.364
              Slack:=   -0.197

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  g187815/ZN                      -      A1->ZN  F     NAND2_X4        5  0.011   0.030    0.316  
  g187817/ZN                      -      A->ZN   R     INV_X8          4  0.020   0.019    0.335  
  g164534/ZN                      -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.347  
  g163351/ZN                      -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.365  
  cpuregs_reg[24][4]/D            -      D       R     DFF_X1          1  0.017   0.000    0.365  
#-----------------------------------------------------------------------------------------------
Path 272: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[11][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.025
      Required Time:=    0.177
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.197

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184847/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC972_n_23998/ZN        -      A->ZN   F     INV_X8         26  0.019   0.021    0.340  
  g164377/ZN                   -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.356  
  g163620/ZN                   -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.374  
  cpuregs_reg[11][3]/D         -      D       F     DFF_X1          1  0.009   0.000    0.374  
#--------------------------------------------------------------------------------------------
Path 273: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[24][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.365
              Slack:=   -0.197

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  g187815/ZN                      -      A1->ZN  F     NAND2_X4        5  0.011   0.030    0.316  
  g187817/ZN                      -      A->ZN   R     INV_X8          4  0.020   0.019    0.335  
  g181879/ZN                      -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.347  
  g163843/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.366  
  cpuregs_reg[24][0]/D            -      D       R     DFF_X1          1  0.017   0.000    0.366  
#-----------------------------------------------------------------------------------------------
Path 274: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[7][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=   -0.000
          Data Path:+    0.369
              Slack:=   -0.197

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g199266/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.032    0.304  
  FE_OFC636_n_39009/ZN   -      A->ZN   R     INV_X4         10  0.022   0.030    0.335  
  g195647/ZN             -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.350  
  g190478/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.369  
  cpuregs_reg[7][0]/D    -      D       R     DFF_X1          1  0.016   0.000    0.369  
#--------------------------------------------------------------------------------------
Path 275: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[2][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.108 (P)
            Arrival:=    0.199       -0.000

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=   -0.000
          Data Path:+    0.366
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g111/ZN                 -      A1->ZN  F     NAND2_X4        1  0.015   0.017    0.291  
  FE_OCPC1531_n_11375/ZN  -      A->ZN   R     INV_X8          4  0.011   0.020    0.311  
  FE_OCPC1534_n_11375/ZN  -      A->ZN   F     INV_X8          3  0.012   0.013    0.324  
  FE_OCPC1949_n_11375/ZN  -      A->ZN   R     INV_X16        12  0.007   0.014    0.338  
  g162795/ZN              -      A1->ZN  F     NAND2_X2        1  0.009   0.011    0.349  
  g162382/ZN              -      A->ZN   R     OAI21_X1        1  0.005   0.017    0.366  
  cpuregs_reg[2][1]/D     -      D       R     DFF_X1          1  0.017   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 276: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[24][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.365
              Slack:=   -0.197

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  g187815/ZN                      -      A1->ZN  F     NAND2_X4        5  0.011   0.030    0.316  
  g187817/ZN                      -      A->ZN   R     INV_X8          4  0.020   0.019    0.335  
  g164533/ZN                      -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.347  
  g163350/ZN                      -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.365  
  cpuregs_reg[24][3]/D            -      D       R     DFF_X1          1  0.017   0.000    0.365  
#-----------------------------------------------------------------------------------------------
Path 277: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[3][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.033
      Required Time:=    0.169
       Launch Clock:=   -0.000
          Data Path:+    0.365
              Slack:=   -0.196

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.024    0.271  
  g186373/ZN             -      A1->ZN  F     NAND2_X4        1  0.015   0.024    0.295  
  FE_OCPC968_n_20389/ZN  -      A->ZN   R     INV_X16        63  0.014   0.035    0.330  
  FE_OCPC970_n_20389/ZN  -      A->ZN   F     INV_X2          2  0.026   0.010    0.340  
  g175947/ZN             -      A1->ZN  R     OAI22_X1        1  0.008   0.025    0.365  
  cpuregs_reg[3][3]/D    -      D       R     DFF_X1          1  0.028   0.000    0.365  
#--------------------------------------------------------------------------------------
Path 278: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[3][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.033
      Required Time:=    0.169
       Launch Clock:=   -0.000
          Data Path:+    0.365
              Slack:=   -0.196

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.024    0.271  
  g186373/ZN             -      A1->ZN  F     NAND2_X4        1  0.015   0.024    0.295  
  FE_OCPC968_n_20389/ZN  -      A->ZN   R     INV_X16        63  0.014   0.035    0.330  
  FE_OCPC970_n_20389/ZN  -      A->ZN   F     INV_X2          2  0.026   0.010    0.340  
  g199303/ZN             -      A1->ZN  R     OAI22_X1        1  0.008   0.025    0.365  
  cpuregs_reg[3][4]/D    -      D       R     DFF_X1          1  0.028   0.000    0.365  
#--------------------------------------------------------------------------------------
Path 279: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[7][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.368
              Slack:=   -0.196

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g199266/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.032    0.304  
  FE_OFC639_n_39009/Z    -      A->Z    F     BUF_X4          4  0.022   0.034    0.338  
  FE_RC_2053_0/ZN        -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.367  
  cpuregs_reg[7][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.367  
#--------------------------------------------------------------------------------------
Path 280: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[2][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=   -0.000
          Data Path:+    0.368
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g111/ZN                 -      A1->ZN  F     NAND2_X4        1  0.015   0.017    0.291  
  FE_OCPC1531_n_11375/ZN  -      A->ZN   R     INV_X8          4  0.011   0.020    0.311  
  FE_OCPC1534_n_11375/ZN  -      A->ZN   F     INV_X8          3  0.012   0.013    0.324  
  FE_OCPC1949_n_11375/ZN  -      A->ZN   R     INV_X16        12  0.007   0.013    0.338  
  g162797/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.350  
  g162379/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.368  
  cpuregs_reg[2][4]/D     -      D       R     DFF_X1          1  0.017   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 281: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[2][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.368
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g111/ZN                 -      A1->ZN  F     NAND2_X4        1  0.015   0.017    0.291  
  FE_OCPC1531_n_11375/ZN  -      A->ZN   R     INV_X8          4  0.011   0.020    0.311  
  FE_OCPC1534_n_11375/ZN  -      A->ZN   F     INV_X8          3  0.012   0.013    0.324  
  FE_OCPC1949_n_11375/ZN  -      A->ZN   R     INV_X16        12  0.007   0.013    0.338  
  g162796/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.350  
  g162381/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.368  
  cpuregs_reg[2][3]/D     -      D       R     DFF_X1          1  0.017   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 282: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[16][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.364
              Slack:=   -0.196

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g165109_dup188230_dup2/ZN    -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.304  
  FE_OFC607_n_29133/ZN         -      A->ZN   R     INV_X8         16  0.014   0.027    0.331  
  g195646/ZN                   -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.346  
  g163837/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.365  
  cpuregs_reg[16][0]/D         -      D       R     DFF_X1          1  0.017   0.000    0.365  
#--------------------------------------------------------------------------------------------
Path 283: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[11][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.024
      Required Time:=    0.177
       Launch Clock:=    0.001
          Data Path:+    0.372
              Slack:=   -0.196

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184847/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC972_n_23998/ZN        -      A->ZN   F     INV_X8         26  0.019   0.021    0.340  
  g164378/ZN                   -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.356  
  g199304/ZN                   -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.373  
  cpuregs_reg[11][4]/D         -      D       F     DFF_X1          1  0.009   0.000    0.373  
#--------------------------------------------------------------------------------------------
Path 284: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[1][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.028
      Required Time:=    0.201
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.315  
  g176143/ZN              -      A1->ZN  R     NAND2_X4        5  0.017   0.024    0.339  
  FE_OCPC1935_n_14503/Z   -      A->Z    R     BUF_X4          2  0.016   0.031    0.370  
  g184213/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.383  
  FE_RC_442_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.396  
  cpuregs_reg[1][13]/D    -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 285: VIOLATED (-0.196 ns) Setup Check with Pin count_instr_reg[43]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[43]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.116 (P)    0.139 (P)
            Arrival:=    0.208        0.031

              Setup:-    0.023
      Required Time:=    0.185
       Launch Clock:=    0.031
          Data Path:+    0.350
              Slack:=   -0.196

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.026    0.300  
  inc_add_1559_34_g177213/ZN  -      A1->ZN  F     NAND2_X1        2  0.016   0.019    0.319  
  FE_RC_513_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.334  
  FE_RC_512_0/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.352  
  g168661/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.368  
  g168450/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.380  
  count_instr_reg[43]/D       -      D       F     DFF_X1          1  0.006   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 286: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[5][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=   -0.000
          Data Path:+    0.368
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.292  
  FE_OCPC1919_n_37387/Z   -      A->Z    F     BUF_X8          8  0.010   0.032    0.325  
  FE_OCPC1922_n_37387/ZN  -      A->ZN   R     INV_X1          1  0.009   0.013    0.337  
  g195645/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.349  
  g176029/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.367  
  cpuregs_reg[5][0]/D     -      D       R     DFF_X1          1  0.017   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 287: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[10][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=    0.001
          Data Path:+    0.394
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840_dup/ZN          -      A->ZN   F     INV_X8         12  0.023   0.016    0.368  
  g163762/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.395  
  cpuregs_reg[10][27]/D   -      D       R     DFF_X1          1  0.018   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 288: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[4][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.108 (P)
            Arrival:=    0.199       -0.000

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=   -0.000
          Data Path:+    0.365
              Slack:=   -0.195

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g176598/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.032    0.306  
  FE_OCPC943_n_15103/ZN  -      A->ZN   R     INV_X16        35  0.020   0.027    0.333  
  g162825/ZN             -      A1->ZN  F     NAND2_X2        1  0.019   0.013    0.346  
  g162351/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.365  
  cpuregs_reg[4][1]/D    -      D       R     DFF_X1          1  0.018   0.000    0.365  
#--------------------------------------------------------------------------------------
Path 289: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[4][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.367
              Slack:=   -0.195

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g176598/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.032    0.306  
  FE_OCPC943_n_15103/ZN  -      A->ZN   R     INV_X16        35  0.020   0.027    0.333  
  g162827/ZN             -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.348  
  g162349/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.367  
  cpuregs_reg[4][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.367  
#--------------------------------------------------------------------------------------
Path 290: VIOLATED (-0.195 ns) Setup Check with Pin count_instr_reg[45]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[45]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.116 (P)    0.139 (P)
            Arrival:=    0.208        0.031

              Setup:-    0.023
      Required Time:=    0.185
       Launch Clock:=    0.031
          Data Path:+    0.349
              Slack:=   -0.195

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.026    0.300  
  inc_add_1559_34_g177189/ZN  -      A1->ZN  F     NAND2_X1        2  0.016   0.019    0.319  
  FE_RC_507_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.334  
  FE_RC_506_0/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.353  
  g168645/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.368  
  g168453/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.380  
  count_instr_reg[45]/D       -      D       F     DFF_X1          1  0.006   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 291: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[5][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.028
      Required Time:=    0.202
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177014/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.015    0.292  
  g190414/ZN              -      A2->ZN  F     NAND3_X2        1  0.010   0.025    0.318  
  g169108/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.024    0.342  
  FE_OCPC1660_n_2079/Z    -      A->Z    R     BUF_X4          6  0.015   0.027    0.369  
  g176026/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.382  
  FE_RC_1407_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.007   0.015    0.397  
  cpuregs_reg[5][21]/D    -      D       R     DFF_X1          1  0.009   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 292: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[25][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.030
      Required Time:=    0.168
       Launch Clock:=    0.001
          Data Path:+    0.362
              Slack:=   -0.195

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.021    0.288  
  g187824_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.018    0.306  
  FE_OCPC1545_FE_RN_58/ZN      -      A->ZN   R     INV_X4          7  0.012   0.024    0.330  
  g164549/ZN                   -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.344  
  g163380/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.363  
  cpuregs_reg[25][3]/D         -      D       R     DFF_X1          1  0.017   0.000    0.363  
#--------------------------------------------------------------------------------------------
Path 293: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[13][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=    0.001
          Data Path:+    0.392
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840_dup/ZN          -      A->ZN   F     INV_X8         12  0.023   0.015    0.368  
  g163075/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.393  
  cpuregs_reg[13][27]/D   -      D       R     DFF_X1          1  0.017   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 294: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[8][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840_dup/ZN          -      A->ZN   F     INV_X8         12  0.023   0.016    0.368  
  g199923/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.394  
  cpuregs_reg[8][27]/D    -      D       R     DFF_X1          1  0.017   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 295: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[3][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.108 (P)
            Arrival:=    0.199       -0.000

              Setup:-    0.032
      Required Time:=    0.167
       Launch Clock:=   -0.000
          Data Path:+    0.362
              Slack:=   -0.194

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.024    0.271  
  g186373/ZN             -      A1->ZN  F     NAND2_X4        1  0.015   0.024    0.295  
  FE_OCPC968_n_20389/ZN  -      A->ZN   R     INV_X16        63  0.014   0.035    0.331  
  FE_OCPC969_n_20389/ZN  -      A->ZN   F     INV_X4          1  0.026   0.007    0.338  
  g175948/ZN             -      A1->ZN  R     OAI22_X1        1  0.006   0.024    0.361  
  cpuregs_reg[3][1]/D    -      D       R     DFF_X1          1  0.027   0.000    0.361  
#--------------------------------------------------------------------------------------
Path 296: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[25][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.109 (P)
            Arrival:=    0.198        0.001

              Setup:-    0.030
      Required Time:=    0.168
       Launch Clock:=    0.001
          Data Path:+    0.362
              Slack:=   -0.194

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.021    0.288  
  g187824_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.018    0.306  
  FE_OCPC1545_FE_RN_58/ZN      -      A->ZN   R     INV_X4          7  0.012   0.024    0.330  
  g164550/ZN                   -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.344  
  g163381/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.363  
  cpuregs_reg[25][4]/D         -      D       R     DFF_X1          1  0.017   0.000    0.363  
#--------------------------------------------------------------------------------------------
Path 297: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[14][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840_dup/ZN          -      A->ZN   F     INV_X8         12  0.023   0.016    0.369  
  g163794/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.394  
  cpuregs_reg[14][27]/D   -      D       R     DFF_X1          1  0.016   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 298: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[2][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.023
      Required Time:=    0.206
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  FE_OCPC1660_n_2079/Z    -      A->Z    F     BUF_X4          6  0.011   0.029    0.375  
  g180894/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.389  
  g180893/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.401  
  cpuregs_reg[2][21]/D    -      D       F     DFF_X1          1  0.006   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 299: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[15][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=    0.001
          Data Path:+    0.392
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840_dup/ZN          -      A->ZN   F     INV_X8         12  0.023   0.015    0.368  
  g185096/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.393  
  cpuregs_reg[15][27]/D   -      D       R     DFF_X1          1  0.017   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 300: VIOLATED (-0.194 ns) Setup Check with Pin count_instr_reg[38]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[38]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.115 (P)    0.139 (P)
            Arrival:=    0.207        0.031

              Setup:-    0.023
      Required Time:=    0.183
       Launch Clock:=    0.031
          Data Path:+    0.347
              Slack:=   -0.194

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2160_n_15767/ZN      -      A->ZN   R     INV_X4          8  0.015   0.023    0.297  
  inc_add_1559_34_g177203/ZN  -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.313  
  inc_add_1559_34_g944/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.350  
  g168656/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.366  
  g168445/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.377  
  count_instr_reg[38]/D       -      D       F     DFF_X1          1  0.006   0.000    0.377  
#-------------------------------------------------------------------------------------------
Path 301: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[24][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.364
              Slack:=   -0.194

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  g187815/ZN                      -      A1->ZN  F     NAND2_X4        5  0.011   0.030    0.316  
  g187817/ZN                      -      A->ZN   R     INV_X8          4  0.020   0.019    0.335  
  g164532/ZN                      -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.347  
  g163349/ZN                      -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.365  
  cpuregs_reg[24][1]/D            -      D       R     DFF_X1          1  0.017   0.000    0.365  
#-----------------------------------------------------------------------------------------------
Path 302: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[7][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.023
      Required Time:=    0.206
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  FE_OCPC1660_n_2079/Z    -      A->Z    F     BUF_X4          6  0.011   0.028    0.375  
  g162955/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.388  
  FE_RC_381_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.400  
  cpuregs_reg[7][21]/D    -      D       F     DFF_X1          1  0.006   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 303: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[2][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.028
      Required Time:=    0.173
       Launch Clock:=   -0.000
          Data Path:+    0.367
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g111/ZN                 -      A1->ZN  F     NAND2_X4        1  0.015   0.017    0.291  
  FE_OCPC1531_n_11375/ZN  -      A->ZN   R     INV_X8          4  0.011   0.020    0.311  
  FE_OCPC1534_n_11375/ZN  -      A->ZN   F     INV_X8          3  0.012   0.013    0.324  
  FE_OCPC1949_n_11375/ZN  -      A->ZN   R     INV_X16        12  0.007   0.013    0.337  
  g195635/ZN              -      A2->ZN  F     NAND2_X1        1  0.009   0.013    0.351  
  g180914/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.016    0.367  
  cpuregs_reg[2][0]/D     -      D       R     DFF_X1          1  0.009   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 304: VIOLATED (-0.194 ns) Setup Check with Pin count_instr_reg[40]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[40]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.116 (P)    0.139 (P)
            Arrival:=    0.208        0.031

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.031
          Data Path:+    0.348
              Slack:=   -0.194

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2160_n_15767/ZN      -      A->ZN   R     INV_X4          8  0.015   0.023    0.297  
  inc_add_1559_34_g178186/ZN  -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.312  
  inc_add_1559_34_g938/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.350  
  g168658/ZN                  -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.366  
  g168444/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.378  
  count_instr_reg[40]/D       -      D       F     DFF_X1          1  0.006   0.000    0.378  
#-------------------------------------------------------------------------------------------
Path 305: VIOLATED (-0.194 ns) Setup Check with Pin alu_out_q_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.026
      Required Time:=    0.175
       Launch Clock:=   -0.000
          Data Path:+    0.369
              Slack:=   -0.194

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK      -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN      -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1778_n_8104/Z   -      A->Z    F     BUF_X1          1  0.015   0.033    0.121  
  g5/ZN                  -      A1->ZN  F     AND2_X2         2  0.007   0.028    0.149  
  g174993/ZN             -      A1->ZN  R     NOR2_X2         1  0.007   0.024    0.173  
  g178517/ZN             -      A1->ZN  F     NOR2_X2         2  0.017   0.012    0.185  
  FE_RC_874_0/ZN         -      B1->ZN  R     OAI21_X2        2  0.007   0.040    0.225  
  FE_OCPC1289_n_17250/Z  -      A->Z    R     BUF_X1          3  0.031   0.044    0.269  
  g169604/ZN             -      B1->ZN  F     AOI21_X2        2  0.021   0.019    0.289  
  g168262/ZN             -      A->ZN   F     XNOR2_X1        1  0.010   0.038    0.327  
  g189305/ZN             -      A1->ZN  R     NAND2_X1        1  0.011   0.020    0.346  
  g189304/ZN             -      A1->ZN  F     NAND3_X2        1  0.013   0.022    0.369  
  alu_out_q_reg[6]/D     -      D       F     DFF_X1          1  0.014   0.000    0.369  
#--------------------------------------------------------------------------------------
Path 306: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[4][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.023
      Required Time:=    0.207
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  FE_OCPC1660_n_2079/Z    -      A->Z    F     BUF_X4          6  0.011   0.029    0.375  
  g180936/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.389  
  g180935/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.401  
  cpuregs_reg[4][21]/D    -      D       F     DFF_X1          1  0.006   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 307: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[7][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.033
      Required Time:=    0.169
       Launch Clock:=   -0.000
          Data Path:+    0.363
              Slack:=   -0.194

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g199266/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.032    0.304  
  FE_OFC639_n_39009/Z    -      A->Z    F     BUF_X4          4  0.022   0.034    0.338  
  g199290/ZN             -      A1->ZN  R     OAI22_X1        1  0.007   0.025    0.363  
  cpuregs_reg[7][4]/D    -      D       R     DFF_X1          1  0.028   0.000    0.363  
#--------------------------------------------------------------------------------------
Path 308: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[9][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.392
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840_dup/ZN          -      A->ZN   F     INV_X8         12  0.023   0.015    0.368  
  g163614/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.393  
  cpuregs_reg[9][27]/D    -      D       R     DFF_X1          1  0.017   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 309: VIOLATED (-0.194 ns) Setup Check with Pin count_instr_reg[46]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[46]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.116 (P)    0.139 (P)
            Arrival:=    0.208        0.031

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.031
          Data Path:+    0.347
              Slack:=   -0.194

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2160_n_15767/ZN      -      A->ZN   R     INV_X4          8  0.015   0.023    0.297  
  inc_add_1559_34_g177202/ZN  -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.312  
  inc_add_1559_34_g952/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.350  
  g168644/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.366  
  g168454/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.378  
  count_instr_reg[46]/D       -      D       F     DFF_X1          1  0.006   0.000    0.378  
#-------------------------------------------------------------------------------------------
Path 310: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[8][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.108 (P)
            Arrival:=    0.203       -0.000

              Setup:-    0.030
      Required Time:=    0.173
       Launch Clock:=   -0.000
          Data Path:+    0.367
              Slack:=   -0.193

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK           -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q            -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                    -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN         -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN                    -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN           -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN                -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN                    -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN                    -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN               -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g199790/ZN                    -      A1->ZN  F     NAND2_X4        1  0.015   0.018    0.291  
  FE_OFC212_n_39567/ZN          -      A->ZN   R     INV_X8          3  0.009   0.023    0.314  
  FE_OCPC1035_FE_OFN39570_n/ZN  -      A->ZN   F     INV_X8         30  0.014   0.022    0.336  
  g199887/ZN                    -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.367  
  cpuregs_reg[8][16]/D          -      D       R     DFF_X1          1  0.017   0.000    0.367  
#---------------------------------------------------------------------------------------------
Path 311: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[12][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.024
      Required Time:=    0.178
       Launch Clock:=   -0.000
          Data Path:+    0.371
              Slack:=   -0.193

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g198266/ZN             -      A1->ZN  F     NAND2_X4        6  0.015   0.029    0.302  
  FE_OCPC975_n_38013/Z   -      A->Z    F     BUF_X8         18  0.017   0.037    0.339  
  g191386/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.354  
  g199297/ZN             -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.371  
  cpuregs_reg[12][4]/D   -      D       F     DFF_X1          1  0.008   0.000    0.371  
#--------------------------------------------------------------------------------------
Path 312: VIOLATED (-0.193 ns) Setup Check with Pin count_instr_reg[39]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[39]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.114 (P)    0.139 (P)
            Arrival:=    0.206        0.031

              Setup:-    0.023
      Required Time:=    0.183
       Launch Clock:=    0.031
          Data Path:+    0.346
              Slack:=   -0.193

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2160_n_15767/ZN      -      A->ZN   R     INV_X4          8  0.015   0.023    0.297  
  inc_add_1559_34_g177209/ZN  -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.312  
  inc_add_1559_34_g928/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.349  
  g168657/ZN                  -      A1->ZN  R     NAND2_X1        1  0.010   0.016    0.365  
  g168446/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.376  
  count_instr_reg[39]/D       -      D       F     DFF_X1          1  0.006   0.000    0.376  
#-------------------------------------------------------------------------------------------
Path 313: VIOLATED (-0.193 ns) Setup Check with Pin count_instr_reg[47]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[47]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.116 (P)    0.139 (P)
            Arrival:=    0.208        0.031

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.031
          Data Path:+    0.347
              Slack:=   -0.193

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2160_n_15767/ZN      -      A->ZN   R     INV_X4          8  0.015   0.023    0.297  
  inc_add_1559_34_g177210/ZN  -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.312  
  inc_add_1559_34_g951/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.349  
  g168643/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.365  
  g168455/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.377  
  count_instr_reg[47]/D       -      D       F     DFF_X1          1  0.006   0.000    0.377  
#-------------------------------------------------------------------------------------------
Path 314: VIOLATED (-0.193 ns) Setup Check with Pin reg_next_pc_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.096 (P)    0.109 (P)
            Arrival:=    0.188        0.001

              Setup:-    0.025
      Required Time:=    0.163
       Launch Clock:=    0.001
          Data Path:+    0.356
              Slack:=   -0.193

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_store_reg/CK                -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                 -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                      -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN                 -      A->ZN   R     INV_X8         15  0.020   0.048    0.201  
  g175334/ZN                          -      A2->ZN  F     NAND2_X4        2  0.031   0.020    0.221  
  g174955/ZN                          -      A1->ZN  R     NAND2_X2        2  0.010   0.017    0.238  
  FE_OCPC1374_n_13188/Z               -      A->Z    R     BUF_X1          2  0.011   0.029    0.267  
  g179811/ZN                          -      A1->ZN  F     NAND2_X1        2  0.012   0.018    0.285  
  add_1564_33_Y_add_1555_32_g1171/ZN  -      A2->ZN  R     NAND2_X1        2  0.010   0.022    0.307  
  FE_RC_1551_0/ZN                     -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.321  
  FE_RC_1550_0/ZN                     -      A->ZN   R     OAI21_X1        1  0.007   0.020    0.341  
  g182346/ZN                          -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.357  
  reg_next_pc_reg[2]/D                -      D       F     DFF_X1          1  0.009   0.000    0.357  
#---------------------------------------------------------------------------------------------------
Path 315: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[7][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.108 (P)
            Arrival:=    0.205       -0.000

              Setup:-    0.023
      Required Time:=    0.181
       Launch Clock:=   -0.000
          Data Path:+    0.375
              Slack:=   -0.193

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g199266/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.032    0.304  
  FE_OFC636_n_39009/ZN   -      A->ZN   R     INV_X4         10  0.022   0.032    0.336  
  FE_RC_451_0/ZN         -      A1->ZN  R     OR2_X1          1  0.018   0.026    0.362  
  FE_RC_450_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.375  
  cpuregs_reg[7][16]/D   -      D       F     DFF_X1          1  0.006   0.000    0.375  
#--------------------------------------------------------------------------------------
Path 316: VIOLATED (-0.193 ns) Setup Check with Pin reg_out_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.362
              Slack:=   -0.193

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[2]/Q             -      CK->Q   R     DFF_X1          5  0.072   0.132    0.133  
  g194659/ZN                       -      A->ZN   F     INV_X1          1  0.036   0.015    0.148  
  g194657/ZN                       -      A2->ZN  R     NAND2_X2        3  0.011   0.023    0.171  
  add_1801_23_g1093/ZN             -      A1->ZN  F     NAND3_X2        1  0.014   0.019    0.190  
  add_1801_23_g1082/ZN             -      A1->ZN  R     NAND3_X2        2  0.011   0.018    0.208  
  add_1801_23_g1054/ZN             -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.225  
  add_1801_23_g1039/ZN             -      A1->ZN  R     NAND2_X2        3  0.009   0.025    0.250  
  FE_OCPC1350_add_1801_23_n_679/Z  -      A->Z    R     BUF_X2          4  0.018   0.032    0.282  
  add_1801_23_g1006/ZN             -      A->ZN   R     XNOR2_X1        1  0.014   0.044    0.327  
  FE_RC_1575_0/ZN                  -      A2->ZN  F     NAND2_X1        1  0.028   0.020    0.347  
  FE_RC_1574_0/ZN                  -      A1->ZN  R     NAND3_X1        1  0.013   0.017    0.364  
  reg_out_reg[8]/D                 -      D       R     DFF_X1          1  0.011   0.000    0.364  
#------------------------------------------------------------------------------------------------
Path 317: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[12][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.392
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840_dup/ZN          -      A->ZN   F     INV_X8         12  0.023   0.015    0.368  
  g188025/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.393  
  cpuregs_reg[12][27]/D   -      D       R     DFF_X1          1  0.016   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 318: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[3][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.364
              Slack:=   -0.193

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.024    0.271  
  g186373/ZN             -      A1->ZN  F     NAND2_X4        1  0.015   0.024    0.295  
  FE_OCPC968_n_20389/ZN  -      A->ZN   R     INV_X16        63  0.014   0.035    0.330  
  g195649/ZN             -      A1->ZN  F     NAND2_X2        1  0.026   0.014    0.344  
  g175983/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.364  
  cpuregs_reg[3][0]/D    -      D       R     DFF_X1          1  0.017   0.000    0.364  
#--------------------------------------------------------------------------------------
Path 319: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[4][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.364
              Slack:=   -0.193

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g176598/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.032    0.306  
  FE_OCPC943_n_15103/ZN  -      A->ZN   R     INV_X16        35  0.020   0.027    0.332  
  g162826/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.013    0.345  
  g162350/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.364  
  cpuregs_reg[4][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.364  
#--------------------------------------------------------------------------------------
Path 320: VIOLATED (-0.193 ns) Setup Check with Pin count_instr_reg[37]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[37]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.116 (P)    0.139 (P)
            Arrival:=    0.208        0.031

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.031
          Data Path:+    0.346
              Slack:=   -0.193

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2160_n_15767/ZN      -      A->ZN   R     INV_X4          8  0.015   0.023    0.297  
  inc_add_1559_34_g177211/ZN  -      A1->ZN  F     NAND2_X1        2  0.012   0.018    0.315  
  FE_RC_511_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.330  
  FE_RC_510_0/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.349  
  g168655/ZN                  -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.366  
  g168443/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.377  
  count_instr_reg[37]/D       -      D       F     DFF_X1          1  0.006   0.000    0.377  
#-------------------------------------------------------------------------------------------
Path 321: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[11][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840/ZN              -      A->ZN   F     INV_X8         13  0.023   0.013    0.366  
  g163644/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.392  
  cpuregs_reg[11][27]/D   -      D       R     DFF_X1          1  0.017   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 322: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[15][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.109 (P)
            Arrival:=    0.203        0.001

              Setup:-    0.030
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.365
              Slack:=   -0.192

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g185453/ZN                   -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.293  
  FE_OCPC1937_n_24606/ZN       -      A->ZN   R     INV_X4          2  0.010   0.020    0.313  
  FE_OCPC1940_n_24606/ZN       -      A->ZN   F     INV_X8         30  0.012   0.021    0.334  
  g185091/ZN                   -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.366  
  cpuregs_reg[15][16]/D        -      D       R     DFF_X1          1  0.016   0.000    0.366  
#--------------------------------------------------------------------------------------------
Path 323: VIOLATED (-0.192 ns) Setup Check with Pin mem_addr_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=    0.001
          Data Path:+    0.358
              Slack:=   -0.192

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN        -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN   -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z   -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g84288__191273/ZN     -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.250  
  g189311/ZN            -      A->ZN   R     INV_X4          5  0.012   0.023    0.272  
  g83403__189333/ZN     -      A1->ZN  F     AOI22_X2        2  0.013   0.025    0.297  
  FE_RC_1690_0/ZN       -      A2->ZN  F     AND2_X4         1  0.025   0.041    0.338  
  FE_RC_2072_0/ZN       -      B1->ZN  R     OAI21_X2        1  0.007   0.020    0.359  
  mem_addr_reg[26]/D    -      D       R     DFF_X1          1  0.013   0.000    0.359  
#-------------------------------------------------------------------------------------
Path 324: VIOLATED (-0.192 ns) Setup Check with Pin cpu_state_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.108 (P)
            Arrival:=    0.195       -0.000

              Setup:-    0.029
      Required Time:=    0.166
       Launch Clock:=   -0.000
          Data Path:+    0.358
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK       -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN       -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1779_n_8104/ZN   -      A->ZN   R     INV_X2          3  0.015   0.025    0.113  
  FE_OCPC1782_n_8104/Z    -      A->Z    R     BUF_X4          5  0.015   0.030    0.143  
  FE_OCPC1115_n_12258/ZN  -      A->ZN   F     INV_X2          5  0.013   0.016    0.159  
  g185664/ZN              -      B2->ZN  R     OAI21_X1        1  0.009   0.051    0.209  
  g169087/ZN              -      A1->ZN  F     NAND2_X2        3  0.036   0.023    0.233  
  FE_RC_1617_0/ZN         -      A1->ZN  R     NAND3_X1        2  0.015   0.024    0.256  
  FE_RC_1618_0_dup/ZN     -      A->ZN   F     INV_X1          1  0.016   0.012    0.269  
  g178325/ZN              -      A2->ZN  R     NAND3_X2        2  0.007   0.021    0.290  
  FE_OCPC2180_n_17051/ZN  -      A->ZN   F     INV_X2          1  0.015   0.012    0.303  
  FE_RC_3007_0/ZN         -      A2->ZN  R     NOR2_X4         3  0.007   0.025    0.328  
  g161489/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.017    0.345  
  g197534/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.358  
  cpu_state_reg[0]/D      -      D       R     DFF_X1          1  0.009   0.000    0.358  
#---------------------------------------------------------------------------------------
Path 325: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[25][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.362
              Slack:=   -0.192

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.021    0.288  
  g187824_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.018    0.306  
  FE_OCPC1545_FE_RN_58/ZN      -      A->ZN   R     INV_X4          7  0.012   0.024    0.330  
  g164548/ZN                   -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.344  
  g163379/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.363  
  cpuregs_reg[25][1]/D         -      D       R     DFF_X1          1  0.017   0.000    0.363  
#--------------------------------------------------------------------------------------------
Path 326: VIOLATED (-0.192 ns) Setup Check with Pin reg_out_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.096 (P)    0.108 (P)
            Arrival:=    0.188       -0.000

              Setup:-    0.029
      Required Time:=    0.159
       Launch Clock:=   -0.000
          Data Path:+    0.351
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK       -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN       -      CK->QN  R     DFF_X1          2  0.073   0.090    0.090  
  FE_OCPC1779_n_8104/ZN   -      A->ZN   F     INV_X2          3  0.017   0.016    0.105  
  FE_OCPC1782_n_8104/Z    -      A->Z    F     BUF_X4          5  0.009   0.029    0.134  
  FE_OCPC1115_n_12258/ZN  -      A->ZN   R     INV_X2          5  0.007   0.024    0.158  
  g84388__9682/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.019    0.177  
  g84284__1786/ZN         -      A1->ZN  R     NOR2_X2         3  0.010   0.034    0.211  
  g84218/ZN               -      A->ZN   F     INV_X1          2  0.025   0.022    0.234  
  g84018__188436/ZN       -      A1->ZN  R     NOR2_X4         6  0.013   0.038    0.271  
  g188442/ZN              -      A1->ZN  F     NAND2_X4        1  0.027   0.023    0.294  
  g192436/ZN              -      A1->ZN  F     AND3_X4         1  0.012   0.038    0.331  
  g83670__188437/ZN       -      A1->ZN  R     NAND3_X4        1  0.010   0.020    0.351  
  reg_out_reg[0]/D        -      D       R     DFF_X1          1  0.013   0.000    0.351  
#---------------------------------------------------------------------------------------
Path 327: VIOLATED (-0.192 ns) Setup Check with Pin count_instr_reg[41]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[41]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.115 (P)    0.139 (P)
            Arrival:=    0.207        0.031

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.031
          Data Path:+    0.345
              Slack:=   -0.192

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2160_n_15767/ZN      -      A->ZN   R     INV_X4          8  0.015   0.023    0.297  
  inc_add_1559_34_g177190/ZN  -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.312  
  inc_add_1559_34_g935/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.349  
  g168659/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.364  
  g168447/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.376  
  count_instr_reg[41]/D       -      D       F     DFF_X1          1  0.006   0.000    0.376  
#-------------------------------------------------------------------------------------------
Path 328: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[16][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.362
              Slack:=   -0.192

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g165109_dup188230_dup2/ZN    -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.304  
  FE_OFC607_n_29133/ZN         -      A->ZN   R     INV_X8         16  0.014   0.025    0.329  
  g164429/ZN                   -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.344  
  g163099/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.362  
  cpuregs_reg[16][1]/D         -      D       R     DFF_X1          1  0.016   0.000    0.362  
#--------------------------------------------------------------------------------------------
Path 329: VIOLATED (-0.192 ns) Setup Check with Pin cpu_state_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.108 (P)
            Arrival:=    0.193       -0.000

              Setup:-    0.029
      Required Time:=    0.165
       Launch Clock:=   -0.000
          Data Path:+    0.356
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK       -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN       -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1779_n_8104/ZN   -      A->ZN   R     INV_X2          3  0.015   0.025    0.113  
  FE_OCPC1782_n_8104/Z    -      A->Z    R     BUF_X4          5  0.015   0.030    0.143  
  FE_OCPC1115_n_12258/ZN  -      A->ZN   F     INV_X2          5  0.013   0.016    0.159  
  g185664/ZN              -      B2->ZN  R     OAI21_X1        1  0.009   0.051    0.209  
  g169087/ZN              -      A1->ZN  F     NAND2_X2        3  0.036   0.023    0.233  
  FE_RC_1617_0/ZN         -      A1->ZN  R     NAND3_X1        2  0.015   0.024    0.256  
  FE_RC_1618_0_dup/ZN     -      A->ZN   F     INV_X1          1  0.016   0.012    0.269  
  g178325/ZN              -      A2->ZN  R     NAND3_X2        2  0.007   0.021    0.290  
  FE_OCPC2180_n_17051/ZN  -      A->ZN   F     INV_X2          1  0.015   0.012    0.303  
  FE_RC_3007_0/ZN         -      A2->ZN  R     NOR2_X4         3  0.007   0.025    0.328  
  g161491/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.015    0.343  
  g161315/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.356  
  cpu_state_reg[7]/D      -      D       R     DFF_X1          1  0.009   0.000    0.356  
#---------------------------------------------------------------------------------------
Path 330: VIOLATED (-0.191 ns) Setup Check with Pin cpu_state_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.031
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.360
              Slack:=   -0.191

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  instr_jal_reg/CK       -      CK      R     (arrival)      67  0.073       -   -0.005  
  instr_jal_reg/QN       -      CK->QN  F     DFF_X1          1  0.073   0.102    0.097  
  FE_OFC121_n_7857/ZN    -      A->ZN   R     INV_X8         15  0.022   0.034    0.131  
  FE_OCPC2016_n_17053/Z  -      A->Z    R     BUF_X16        11  0.020   0.029    0.160  
  g187418/ZN             -      A1->ZN  F     NOR2_X1         2  0.010   0.012    0.171  
  FE_RC_1515_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.186  
  FE_RC_1514_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.199  
  FE_RC_1513_0/ZN        -      A2->ZN  R     NOR2_X1         1  0.007   0.028    0.227  
  FE_RC_1617_0/ZN        -      A2->ZN  F     NAND3_X1        2  0.016   0.027    0.254  
  FE_RC_1618_0/ZN        -      A->ZN   R     INV_X1          1  0.015   0.020    0.274  
  FE_RC_3019_0/ZN        -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.290  
  FE_RC_3018_0/ZN        -      A1->ZN  R     NOR2_X4         6  0.009   0.030    0.320  
  g162466/ZN             -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.336  
  g161500/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.356  
  cpu_state_reg[1]/D     -      D       R     DFF_X1          1  0.018   0.000    0.356  
#--------------------------------------------------------------------------------------
Path 331: VIOLATED (-0.191 ns) Setup Check with Pin cpuregs_reg[17][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.360
              Slack:=   -0.191

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  FE_OCPC1810_n_21048/Z        -      A->Z    R     BUF_X4          2  0.017   0.028    0.276  
  FE_RC_1571_0_dup1/ZN         -      A1->ZN  F     NAND2_X4        1  0.010   0.015    0.291  
  FE_OCPC1479_n_1066/ZN        -      A->ZN   R     INV_X8         18  0.009   0.034    0.325  
  g195640/ZN                   -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.341  
  g163838/ZN                   -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.360  
  cpuregs_reg[17][0]/D         -      D       R     DFF_X1          1  0.017   0.000    0.360  
#--------------------------------------------------------------------------------------------
Path 332: VIOLATED (-0.191 ns) Setup Check with Pin count_instr_reg[34]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[34]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.115 (P)    0.139 (P)
            Arrival:=    0.207        0.031

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.031
          Data Path:+    0.344
              Slack:=   -0.191

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2160_n_15767/ZN      -      A->ZN   R     INV_X4          8  0.015   0.023    0.297  
  inc_add_1559_34_g177205/ZN  -      A1->ZN  F     NAND2_X1        2  0.012   0.017    0.314  
  FE_RC_509_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.329  
  FE_RC_508_0/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.347  
  g168652/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.363  
  g168440/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.375  
  count_instr_reg[34]/D       -      D       F     DFF_X1          1  0.006   0.000    0.375  
#-------------------------------------------------------------------------------------------
Path 333: VIOLATED (-0.191 ns) Setup Check with Pin count_instr_reg[33]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[33]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.115 (P)    0.139 (P)
            Arrival:=    0.207        0.031

              Setup:-    0.028
      Required Time:=    0.179
       Launch Clock:=    0.031
          Data Path:+    0.340
              Slack:=   -0.191

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.026    0.300  
  inc_add_1559_34_g177197/ZN  -      A1->ZN  F     NAND3_X1        1  0.016   0.020    0.320  
  inc_add_1559_34_g921/ZN     -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.341  
  g168651/ZN                  -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.357  
  g168439/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.370  
  count_instr_reg[33]/D       -      D       R     DFF_X1          1  0.009   0.000    0.370  
#-------------------------------------------------------------------------------------------
Path 334: VIOLATED (-0.191 ns) Setup Check with Pin mem_addr_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.025
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.361
              Slack:=   -0.191

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                  -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC31_n_13860/Z              -      A->Z    F     BUF_X16        15  0.020   0.037    0.190  
  FE_OCPC2130_FE_OFN21_n_13860/Z  -      A->Z    F     BUF_X2          1  0.010   0.026    0.216  
  g184485/ZN                      -      A1->ZN  R     NAND2_X2        2  0.005   0.025    0.241  
  fopt182279/ZN                   -      A->ZN   F     INV_X8         29  0.021   0.020    0.262  
  g83917__7675/ZN                 -      A1->ZN  R     AOI22_X1        1  0.012   0.041    0.303  
  FE_RC_1737_0/ZN                 -      A1->ZN  R     AND2_X4         2  0.033   0.045    0.348  
  g167110/ZN                      -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.362  
  mem_addr_reg[31]/D              -      D       F     DFF_X1          1  0.011   0.000    0.362  
#-----------------------------------------------------------------------------------------------
Path 335: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[4][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.028
      Required Time:=    0.174
       Launch Clock:=   -0.000
          Data Path:+    0.364
              Slack:=   -0.190

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g176598/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.032    0.306  
  FE_OCPC943_n_15103/ZN  -      A->ZN   R     INV_X16        35  0.020   0.026    0.332  
  g195644/ZN             -      A2->ZN  F     NAND2_X1        1  0.018   0.016    0.348  
  g181034/ZN             -      A2->ZN  R     NAND2_X1        1  0.010   0.016    0.364  
  cpuregs_reg[4][0]/D    -      D       R     DFF_X1          1  0.009   0.000    0.364  
#--------------------------------------------------------------------------------------
Path 336: VIOLATED (-0.190 ns) Setup Check with Pin count_instr_reg[32]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[32]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.139 (P)
            Arrival:=    0.204        0.031

              Setup:-    0.029
      Required Time:=    0.175
       Launch Clock:=    0.031
          Data Path:+    0.335
              Slack:=   -0.190

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2164_n_15767/Z       -      A->Z    F     BUF_X2          2  0.015   0.030    0.304  
  inc_add_1559_34_g177195/ZN  -      A1->ZN  R     OAI22_X1        1  0.006   0.027    0.331  
  g171183/ZN                  -      A->ZN   F     INV_X1          1  0.031   0.013    0.344  
  g182322/ZN                  -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.365  
  count_instr_reg[32]/D       -      D       R     DFF_X1          1  0.014   0.000    0.365  
#-------------------------------------------------------------------------------------------
Path 337: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[6][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.028
      Required Time:=    0.174
       Launch Clock:=   -0.000
          Data Path:+    0.364
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g198810/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.029    0.302  
  FE_OCPC1027_n_38541/ZN  -      A->ZN   R     INV_X16        53  0.018   0.035    0.337  
  g195967/ZN              -      A1->ZN  F     NAND2_X2        1  0.023   0.014    0.351  
  g180794/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.364  
  cpuregs_reg[6][0]/D     -      D       R     DFF_X1          1  0.009   0.000    0.364  
#---------------------------------------------------------------------------------------
Path 338: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[9][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=    0.001
          Data Path:+    0.387
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.025    0.314  
  g176143_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.038    0.352  
  g176154/ZN              -      A->ZN   F     INV_X8          8  0.027   0.012    0.364  
  g163600/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.389  
  cpuregs_reg[9][13]/D    -      D       R     DFF_X1          1  0.017   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 339: VIOLATED (-0.190 ns) Setup Check with Pin count_instr_reg[36]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[36]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.115 (P)    0.139 (P)
            Arrival:=    0.207        0.031

              Setup:-    0.028
      Required Time:=    0.178
       Launch Clock:=    0.031
          Data Path:+    0.337
              Slack:=   -0.190

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2158_n_15767/ZN      -      A->ZN   R     INV_X2          1  0.015   0.017    0.291  
  inc_add_1559_34_g177198/ZN  -      A1->ZN  F     NAND2_X1        2  0.009   0.016    0.307  
  FE_RC_1663_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.325  
  FE_RC_1662_0/ZN             -      A->ZN   F     OAI211_X1       1  0.009   0.027    0.352  
  g168442/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.368  
  count_instr_reg[36]/D       -      D       R     DFF_X1          1  0.009   0.000    0.368  
#-------------------------------------------------------------------------------------------
Path 340: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[15][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=    0.001
          Data Path:+    0.387
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.025    0.314  
  g176143_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.038    0.352  
  g176154/ZN              -      A->ZN   F     INV_X8          8  0.027   0.012    0.364  
  g185102/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.388  
  cpuregs_reg[15][13]/D   -      D       R     DFF_X1          1  0.016   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 341: VIOLATED (-0.189 ns) Setup Check with Pin count_instr_reg[35]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[35]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.114 (P)    0.139 (P)
            Arrival:=    0.206        0.031

              Setup:-    0.023
      Required Time:=    0.183
       Launch Clock:=    0.031
          Data Path:+    0.342
              Slack:=   -0.189

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2162_n_15767/ZN      -      A->ZN   R     INV_X1          1  0.015   0.019    0.293  
  inc_add_1559_34_g177212/ZN  -      A1->ZN  F     NAND2_X1        1  0.010   0.015    0.308  
  inc_add_1559_34_g925/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.345  
  g168653/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.361  
  g168441/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.372  
  count_instr_reg[35]/D       -      D       F     DFF_X1          1  0.006   0.000    0.372  
#-------------------------------------------------------------------------------------------
Path 342: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[5][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.033
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.358
              Slack:=   -0.189

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1123_n_35917/ZN       -      A->ZN   F     INV_X2          3  0.013   0.020    0.218  
  FE_OCPC1464_n_24647/ZN       -      A->ZN   R     INV_X2          6  0.012   0.024    0.242  
  g199292/ZN                   -      A2->ZN  F     NAND2_X1        1  0.015   0.019    0.261  
  g199291/ZN                   -      A1->ZN  F     AND2_X4         3  0.010   0.038    0.299  
  FE_OCPC1437_n_39035/Z        -      A->Z    F     BUF_X8         10  0.012   0.030    0.329  
  g199296/ZN                   -      A2->ZN  R     OAI22_X1        1  0.007   0.030    0.358  
  cpuregs_reg[5][4]/D          -      D       R     DFF_X1          1  0.028   0.000    0.358  
#--------------------------------------------------------------------------------------------
Path 343: VIOLATED (-0.189 ns) Setup Check with Pin count_instr_reg[42]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[42]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.116 (P)    0.139 (P)
            Arrival:=    0.208        0.031

              Setup:-    0.028
      Required Time:=    0.179
       Launch Clock:=    0.031
          Data Path:+    0.338
              Slack:=   -0.189

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2159_n_15767/ZN      -      A->ZN   R     INV_X2          2  0.015   0.018    0.292  
  inc_add_1559_34_g177201/ZN  -      A1->ZN  F     NAND2_X1        2  0.010   0.017    0.309  
  FE_RC_1621_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.326  
  FE_RC_1620_0/ZN             -      A->ZN   F     OAI211_X1       1  0.009   0.026    0.352  
  g168449/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.369  
  count_instr_reg[42]/D       -      D       R     DFF_X1          1  0.009   0.000    0.369  
#-------------------------------------------------------------------------------------------
Path 344: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[12][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.109 (P)
            Arrival:=    0.231        0.001

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.025    0.314  
  g176143_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.038    0.352  
  g176154/ZN              -      A->ZN   F     INV_X8          8  0.027   0.012    0.364  
  g188044/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.026    0.390  
  cpuregs_reg[12][13]/D   -      D       R     DFF_X1          1  0.018   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 345: VIOLATED (-0.189 ns) Setup Check with Pin count_cycle_reg[41]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[41]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.135 (P)
            Arrival:=    0.204        0.027

              Setup:-    0.023
      Required Time:=    0.181
       Launch Clock:=    0.027
          Data Path:+    0.342
              Slack:=   -0.189

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.025    0.291  
  inc_add_1428_40_g177217/ZN      -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.307  
  inc_add_1428_40_g935/ZN         -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.344  
  g172188/ZN                      -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.370  
  count_cycle_reg[41]/D           -      D       F     DFF_X1          1  0.005   0.000    0.370  
#-----------------------------------------------------------------------------------------------
Path 346: VIOLATED (-0.188 ns) Setup Check with Pin count_instr_reg[44]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[44]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.116 (P)    0.139 (P)
            Arrival:=    0.208        0.031

              Setup:-    0.028
      Required Time:=    0.180
       Launch Clock:=    0.031
          Data Path:+    0.337
              Slack:=   -0.188

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2159_n_15767/ZN      -      A->ZN   R     INV_X2          2  0.015   0.018    0.292  
  inc_add_1559_34_g177199/ZN  -      A1->ZN  F     NAND2_X1        2  0.010   0.016    0.308  
  FE_RC_1636_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.325  
  FE_RC_1635_0/ZN             -      A->ZN   F     OAI211_X1       1  0.009   0.027    0.352  
  g168451/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.368  
  count_instr_reg[44]/D       -      D       R     DFF_X1          1  0.009   0.000    0.368  
#-------------------------------------------------------------------------------------------
Path 347: VIOLATED (-0.188 ns) Setup Check with Pin count_cycle_reg[44]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[44]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.135 (P)
            Arrival:=    0.204        0.027

              Setup:-    0.023
      Required Time:=    0.181
       Launch Clock:=    0.027
          Data Path:+    0.342
              Slack:=   -0.188

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.025    0.291  
  inc_add_1428_40_g177230/ZN      -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.307  
  inc_add_1428_40_g941/ZN         -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.344  
  g172196/ZN                      -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.369  
  count_cycle_reg[44]/D           -      D       F     DFF_X1          1  0.005   0.000    0.369  
#-----------------------------------------------------------------------------------------------
Path 348: VIOLATED (-0.188 ns) Setup Check with Pin cpu_state_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.200       -0.005

              Setup:-    0.031
      Required Time:=    0.169
       Launch Clock:=   -0.005
          Data Path:+    0.361
              Slack:=   -0.188

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  instr_jal_reg/CK       -      CK      R     (arrival)      67  0.073       -   -0.005  
  instr_jal_reg/QN       -      CK->QN  F     DFF_X1          1  0.073   0.102    0.097  
  FE_OFC121_n_7857/ZN    -      A->ZN   R     INV_X8         15  0.022   0.034    0.131  
  FE_OCPC2016_n_17053/Z  -      A->Z    R     BUF_X16        11  0.020   0.029    0.160  
  g187418/ZN             -      A1->ZN  F     NOR2_X1         2  0.010   0.012    0.171  
  FE_RC_1515_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.186  
  FE_RC_1514_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.199  
  FE_RC_1513_0/ZN        -      A2->ZN  R     NOR2_X1         1  0.007   0.028    0.227  
  FE_RC_1617_0/ZN        -      A2->ZN  F     NAND3_X1        2  0.016   0.027    0.254  
  FE_RC_1618_0/ZN        -      A->ZN   R     INV_X1          1  0.015   0.020    0.274  
  FE_RC_3019_0/ZN        -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.290  
  FE_RC_3018_0/ZN        -      A1->ZN  R     NOR2_X4         6  0.009   0.030    0.320  
  g162467/ZN             -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.336  
  g180334/ZN             -      A->ZN   R     OAI211_X1       1  0.009   0.021    0.357  
  cpu_state_reg[6]/D     -      D       R     DFF_X1          1  0.019   0.000    0.357  
#--------------------------------------------------------------------------------------
Path 349: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[19][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.025
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.361
              Slack:=   -0.188

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.072   0.085    0.085  
  FE_OCPC956_n_7864/ZN            -      A->ZN   R     INV_X2          2  0.014   0.022    0.107  
  FE_OCPC2083_FE_OFN25_n_7864/Z   -      A->Z    R     BUF_X2          2  0.013   0.025    0.132  
  FE_OCPC1444_FE_OFN25_n_7864/ZN  -      A->ZN   F     INV_X1          1  0.009   0.010    0.142  
  g185500/ZN                      -      A2->ZN  R     NAND2_X2        3  0.005   0.030    0.172  
  FE_OCPC1107_n_24647/ZN          -      A->ZN   F     INV_X2          3  0.022   0.015    0.187  
  FE_OCPC1123_n_35917/ZN          -      A->ZN   R     INV_X2          3  0.009   0.034    0.221  
  FE_OCPC1464_n_24647/ZN          -      A->ZN   F     INV_X2          6  0.026   0.018    0.239  
  g196307/ZN                      -      A1->ZN  R     NAND2_X1        1  0.011   0.020    0.259  
  g192408/ZN                      -      A2->ZN  R     AND2_X4         6  0.014   0.053    0.312  
  fopt187252/ZN                   -      A->ZN   F     INV_X16        20  0.026   0.015    0.327  
  g164482/ZN                      -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.344  
  g163200/ZN                      -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.362  
  cpuregs_reg[19][3]/D            -      D       F     DFF_X1          1  0.010   0.000    0.362  
#-----------------------------------------------------------------------------------------------
Path 350: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[8][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.109 (P)
            Arrival:=    0.231        0.001

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=    0.001
          Data Path:+    0.387
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.025    0.314  
  g176143_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.038    0.352  
  g176154/ZN              -      A->ZN   F     INV_X8          8  0.027   0.012    0.364  
  FE_RC_360_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.388  
  cpuregs_reg[8][13]/D    -      D       R     DFF_X1          1  0.016   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 351: VIOLATED (-0.187 ns) Setup Check with Pin cpu_state_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200       -0.000

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.358
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK       -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN       -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1779_n_8104/ZN   -      A->ZN   R     INV_X2          3  0.015   0.025    0.113  
  FE_OCPC1782_n_8104/Z    -      A->Z    R     BUF_X4          5  0.015   0.030    0.143  
  FE_OCPC1115_n_12258/ZN  -      A->ZN   F     INV_X2          5  0.013   0.016    0.159  
  g185664/ZN              -      B2->ZN  R     OAI21_X1        1  0.009   0.051    0.209  
  g169087/ZN              -      A1->ZN  F     NAND2_X2        3  0.036   0.023    0.233  
  FE_RC_1617_0/ZN         -      A1->ZN  R     NAND3_X1        2  0.015   0.024    0.256  
  FE_RC_1618_0_dup/ZN     -      A->ZN   F     INV_X1          1  0.016   0.012    0.269  
  g178325/ZN              -      A2->ZN  R     NAND3_X2        2  0.007   0.021    0.290  
  FE_OCPC2180_n_17051/ZN  -      A->ZN   F     INV_X2          1  0.015   0.012    0.303  
  FE_RC_3007_0/ZN         -      A2->ZN  R     NOR2_X4         3  0.007   0.025    0.328  
  g161490/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.344  
  g195617/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.358  
  cpu_state_reg[3]/D      -      D       R     DFF_X1          1  0.010   0.000    0.358  
#---------------------------------------------------------------------------------------
Path 352: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[13][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.109 (P)
            Arrival:=    0.231        0.001

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=    0.001
          Data Path:+    0.387
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.025    0.314  
  g176143_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.038    0.352  
  g176154/ZN              -      A->ZN   F     INV_X8          8  0.027   0.012    0.364  
  g163060/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.388  
  cpuregs_reg[13][13]/D   -      D       R     DFF_X1          1  0.016   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 353: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[8][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.204        0.001

              Setup:-    0.030
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.360
              Slack:=   -0.186

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1123_n_35917/ZN       -      A->ZN   F     INV_X2          3  0.013   0.020    0.218  
  FE_OCPC1464_n_24647/ZN       -      A->ZN   R     INV_X2          6  0.012   0.024    0.242  
  g196307/ZN                   -      A1->ZN  F     NAND2_X1        1  0.015   0.019    0.261  
  g192408/ZN                   -      A2->ZN  F     AND2_X4         6  0.010   0.042    0.302  
  FE_OCPC1438_n_14914/Z        -      A->Z    F     BUF_X4          7  0.013   0.030    0.332  
  g199927/ZN                   -      B2->ZN  R     OAI21_X1        1  0.007   0.028    0.361  
  cpuregs_reg[8][3]/D          -      D       R     DFF_X1          1  0.016   0.000    0.361  
#--------------------------------------------------------------------------------------------
Path 354: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[8][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=   -0.000
          Data Path:+    0.358
              Slack:=   -0.186

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK           -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q            -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                    -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN         -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN                    -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN           -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN                -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN                    -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN                    -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN               -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g199790/ZN                    -      A1->ZN  F     NAND2_X4        1  0.015   0.018    0.291  
  FE_OFC212_n_39567/ZN          -      A->ZN   R     INV_X8          3  0.009   0.023    0.314  
  FE_OCPC1033_FE_OFN39570_n/ZN  -      A->ZN   F     INV_X4          8  0.014   0.015    0.328  
  g199877/ZN                    -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.357  
  cpuregs_reg[8][4]/D           -      D       R     DFF_X1          1  0.017   0.000    0.357  
#---------------------------------------------------------------------------------------------
Path 355: VIOLATED (-0.186 ns) Setup Check with Pin cpu_state_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.200       -0.005

              Setup:-    0.031
      Required Time:=    0.169
       Launch Clock:=   -0.005
          Data Path:+    0.359
              Slack:=   -0.186

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  instr_jal_reg/CK       -      CK      R     (arrival)      67  0.073       -   -0.005  
  instr_jal_reg/QN       -      CK->QN  F     DFF_X1          1  0.073   0.102    0.097  
  FE_OFC121_n_7857/ZN    -      A->ZN   R     INV_X8         15  0.022   0.034    0.131  
  FE_OCPC2016_n_17053/Z  -      A->Z    R     BUF_X16        11  0.020   0.029    0.160  
  g187418/ZN             -      A1->ZN  F     NOR2_X1         2  0.010   0.012    0.171  
  FE_RC_1515_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.186  
  FE_RC_1514_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.199  
  FE_RC_1513_0/ZN        -      A2->ZN  R     NOR2_X1         1  0.007   0.028    0.227  
  FE_RC_1617_0/ZN        -      A2->ZN  F     NAND3_X1        2  0.016   0.027    0.254  
  FE_RC_1618_0/ZN        -      A->ZN   R     INV_X1          1  0.015   0.020    0.274  
  FE_RC_3019_0/ZN        -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.290  
  FE_RC_3018_0/ZN        -      A1->ZN  R     NOR2_X4         6  0.009   0.030    0.320  
  g162441/ZN             -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.335  
  g161531/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.355  
  cpu_state_reg[2]/D     -      D       R     DFF_X1          1  0.018   0.000    0.355  
#--------------------------------------------------------------------------------------
Path 356: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[19][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.025
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.359
              Slack:=   -0.185

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.072   0.085    0.085  
  FE_OCPC956_n_7864/ZN            -      A->ZN   R     INV_X2          2  0.014   0.022    0.107  
  FE_OCPC2083_FE_OFN25_n_7864/Z   -      A->Z    R     BUF_X2          2  0.013   0.025    0.132  
  FE_OCPC1444_FE_OFN25_n_7864/ZN  -      A->ZN   F     INV_X1          1  0.009   0.010    0.142  
  g185500/ZN                      -      A2->ZN  R     NAND2_X2        3  0.005   0.030    0.172  
  FE_OCPC1107_n_24647/ZN          -      A->ZN   F     INV_X2          3  0.022   0.015    0.187  
  FE_OCPC1123_n_35917/ZN          -      A->ZN   R     INV_X2          3  0.009   0.034    0.221  
  FE_OCPC1464_n_24647/ZN          -      A->ZN   F     INV_X2          6  0.026   0.018    0.239  
  g199292/ZN                      -      A2->ZN  R     NAND2_X1        1  0.011   0.022    0.261  
  g199291/ZN                      -      A1->ZN  R     AND2_X4         3  0.013   0.050    0.310  
  g199301/ZN                      -      A->ZN   F     INV_X16        20  0.024   0.016    0.327  
  g164483/ZN                      -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.342  
  g163201/ZN                      -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.360  
  cpuregs_reg[19][4]/D            -      D       F     DFF_X1          1  0.010   0.000    0.360  
#-----------------------------------------------------------------------------------------------
Path 357: VIOLATED (-0.185 ns) Setup Check with Pin count_cycle_reg[35]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[35]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.114 (P)    0.135 (P)
            Arrival:=    0.206        0.027

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.027
          Data Path:+    0.341
              Slack:=   -0.185

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.024    0.290  
  inc_add_1428_40_g177247/ZN      -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.306  
  inc_add_1428_40_g925/ZN         -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.343  
  g172204/ZN                      -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.369  
  count_cycle_reg[35]/D           -      D       F     DFF_X1          1  0.005   0.000    0.369  
#-----------------------------------------------------------------------------------------------
Path 358: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[15][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.356
              Slack:=   -0.185

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1123_n_35917/ZN       -      A->ZN   F     INV_X2          3  0.013   0.020    0.218  
  FE_OCPC1464_n_24647/ZN       -      A->ZN   R     INV_X2          6  0.012   0.024    0.242  
  g199292/ZN                   -      A2->ZN  F     NAND2_X1        1  0.015   0.019    0.261  
  g199291/ZN                   -      A1->ZN  F     AND2_X4         3  0.010   0.038    0.299  
  FE_OCPC1437_n_39035/Z        -      A->Z    F     BUF_X8         10  0.012   0.029    0.328  
  g199298/ZN                   -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.357  
  cpuregs_reg[15][4]/D         -      D       R     DFF_X1          1  0.017   0.000    0.357  
#--------------------------------------------------------------------------------------------
Path 359: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[8][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=   -0.000
          Data Path:+    0.357
              Slack:=   -0.185

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK           -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q            -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                    -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN         -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN                    -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN           -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN                -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN                    -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN                    -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN               -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g199790/ZN                    -      A1->ZN  F     NAND2_X4        1  0.015   0.018    0.291  
  FE_OFC212_n_39567/ZN          -      A->ZN   R     INV_X8          3  0.009   0.023    0.314  
  FE_OCPC1033_FE_OFN39570_n/ZN  -      A->ZN   F     INV_X4          8  0.014   0.014    0.328  
  g199933/ZN                    -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.357  
  cpuregs_reg[8][0]/D           -      D       R     DFF_X1          1  0.016   0.000    0.357  
#---------------------------------------------------------------------------------------------
Path 360: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[24][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.419
              Slack:=   -0.185

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.057    0.382  
  g164545/ZN              -      A1->ZN  F     NAND2_X1        1  0.035   0.018    0.400  
  g163363/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.420  
  cpuregs_reg[24][16]/D   -      D       R     DFF_X1          1  0.016   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 361: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[29][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.419
              Slack:=   -0.185

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.056    0.381  
  g164630/ZN              -      A1->ZN  F     NAND2_X1        1  0.035   0.019    0.399  
  g197410/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.421  
  cpuregs_reg[29][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.421  
#---------------------------------------------------------------------------------------
Path 362: VIOLATED (-0.185 ns) Setup Check with Pin cpuregs_reg[15][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.025
      Required Time:=    0.176
       Launch Clock:=    0.001
          Data Path:+    0.360
              Slack:=   -0.185

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g185453/ZN                   -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.293  
  FE_OCPC1937_n_24606/ZN       -      A->ZN   R     INV_X4          2  0.010   0.020    0.313  
  FE_OCPC1939_n_24606/ZN       -      A->ZN   F     INV_X1          4  0.012   0.016    0.329  
  g164026/ZN                   -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.344  
  g163650/ZN                   -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.361  
  cpuregs_reg[15][3]/D         -      D       F     DFF_X1          1  0.011   0.000    0.361  
#--------------------------------------------------------------------------------------------
Path 363: VIOLATED (-0.185 ns) Setup Check with Pin count_instr_reg[51]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[51]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.139 (P)
            Arrival:=    0.225        0.031

              Setup:-    0.024
      Required Time:=    0.201
       Launch Clock:=    0.031
          Data Path:+    0.355
              Slack:=   -0.185

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.027    0.301  
  inc_add_1559_34_g177192/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.318  
  inc_add_1559_34_g930/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.355  
  g168664/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.371  
  g168460/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.385  
  count_instr_reg[51]/D       -      D       F     DFF_X1          1  0.008   0.000    0.385  
#-------------------------------------------------------------------------------------------
Path 364: VIOLATED (-0.184 ns) Setup Check with Pin count_cycle_reg[47]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[47]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.114 (P)    0.135 (P)
            Arrival:=    0.206        0.027

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.027
          Data Path:+    0.341
              Slack:=   -0.184

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.024    0.290  
  inc_add_1428_40_g177245/ZN      -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.306  
  inc_add_1428_40_g951/ZN         -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.342  
  g172211/ZN                      -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.368  
  count_cycle_reg[47]/D           -      D       F     DFF_X1          1  0.005   0.000    0.368  
#-----------------------------------------------------------------------------------------------
Path 365: VIOLATED (-0.184 ns) Setup Check with Pin count_cycle_reg[40]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[40]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.114 (P)    0.135 (P)
            Arrival:=    0.206        0.027

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.027
          Data Path:+    0.341
              Slack:=   -0.184

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.024    0.290  
  inc_add_1428_40_g177231/ZN      -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.305  
  inc_add_1428_40_g938/ZN         -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.342  
  g172178/ZN                      -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.368  
  count_cycle_reg[40]/D           -      D       F     DFF_X1          1  0.005   0.000    0.368  
#-----------------------------------------------------------------------------------------------
Path 366: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[5][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.025
      Required Time:=    0.206
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   F     XNOR2_X1        1  0.010   0.039    0.277  
  g169765/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.026    0.304  
  g169127/ZN              -      A1->ZN  F     NAND2_X4        5  0.019   0.028    0.331  
  FE_OCPC2179_n_2041/Z    -      A->Z    F     BUF_X4          5  0.015   0.031    0.362  
  g176040/ZN              -      A1->ZN  R     NAND2_X2        1  0.007   0.012    0.373  
  g176039/ZN              -      A->ZN   F     OAI21_X1        1  0.008   0.017    0.390  
  cpuregs_reg[5][16]/D    -      D       F     DFF_X1          1  0.009   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 367: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[21][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.419
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.057    0.382  
  g164529/ZN              -      A1->ZN  F     NAND2_X1        1  0.035   0.018    0.399  
  g188547/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.420  
  cpuregs_reg[21][16]/D   -      D       R     DFF_X1          1  0.016   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 368: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[23][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.419
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.055    0.380  
  g197282/ZN              -      A1->ZN  F     NAND2_X1        1  0.035   0.018    0.399  
  g197281/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.420  
  cpuregs_reg[23][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 369: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[1][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.108 (P)
            Arrival:=    0.199       -0.000

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=   -0.000
          Data Path:+    0.353
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g188750/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.026    0.298  
  FE_OCPC1143_n_28119/ZN  -      A->ZN   R     INV_X8         14  0.016   0.023    0.321  
  g198304/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.335  
  g198303/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.353  
  cpuregs_reg[1][1]/D     -      D       R     DFF_X1          1  0.016   0.000    0.353  
#---------------------------------------------------------------------------------------
Path 370: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[14][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177014/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.015    0.292  
  g190414/ZN              -      A2->ZN  F     NAND3_X2        1  0.010   0.025    0.318  
  g169108/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.024    0.342  
  g168835/ZN              -      A->ZN   F     INV_X8         25  0.015   0.015    0.357  
  g163788/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.384  
  cpuregs_reg[14][21]/D   -      D       R     DFF_X1          1  0.018   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 371: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[7][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.023
      Required Time:=    0.206
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_254_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.018    0.294  
  FE_RC_253_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.313  
  g190425/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.333  
  g169113_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.359  
  g162961/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.377  
  FE_RC_407_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.389  
  cpuregs_reg[7][27]/D    -      D       F     DFF_X1          1  0.006   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 372: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[20][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.417
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.056    0.381  
  g164512/ZN              -      A2->ZN  F     NAND2_X1        1  0.035   0.018    0.399  
  g163243/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.419  
  cpuregs_reg[20][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 373: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[17][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.109 (P)
            Arrival:=    0.249        0.001

              Setup:-    0.030
      Required Time:=    0.219
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.044    0.363  
  g176102/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.018    0.381  
  g163145/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.020    0.402  
  cpuregs_reg[17][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 374: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[12][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177014/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.015    0.292  
  g190414/ZN              -      A2->ZN  F     NAND3_X2        1  0.010   0.025    0.318  
  g169108/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.024    0.342  
  g168835/ZN              -      A->ZN   F     INV_X8         25  0.015   0.015    0.357  
  g188036/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.383  
  cpuregs_reg[12][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 375: VIOLATED (-0.183 ns) Setup Check with Pin count_instr_reg[63]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[63]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.139 (P)
            Arrival:=    0.225        0.031

              Setup:-    0.028
      Required Time:=    0.197
       Launch Clock:=    0.031
          Data Path:+    0.349
              Slack:=   -0.183

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.028    0.302  
  inc_add_1559_34_g177180/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.319  
  FE_RC_1603_0/ZN             -      A->ZN   R     INV_X2          1  0.009   0.011    0.329  
  FE_RC_1602_0/ZN             -      A1->ZN  F     NAND2_X1        1  0.005   0.011    0.341  
  FE_RC_1601_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.354  
  g168675/ZN                  -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.366  
  g168357/ZN                  -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.380  
  count_instr_reg[63]/D       -      D       R     DFF_X1          1  0.009   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 376: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[9][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.026
      Required Time:=    0.204
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.024    0.370  
  g163608/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.386  
  cpuregs_reg[9][21]/D    -      D       F     DFF_X1          1  0.012   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 377: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[10][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.204        0.001

              Setup:-    0.030
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.356
              Slack:=   -0.182

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1123_n_35917/ZN       -      A->ZN   F     INV_X2          3  0.013   0.020    0.218  
  FE_OCPC1464_n_24647/ZN       -      A->ZN   R     INV_X2          6  0.012   0.024    0.242  
  g196307/ZN                   -      A1->ZN  F     NAND2_X1        1  0.015   0.019    0.261  
  g192408/ZN                   -      A2->ZN  F     AND2_X4         6  0.010   0.042    0.302  
  FE_OCPC1438_n_14914/Z        -      A->Z    F     BUF_X4          7  0.013   0.030    0.332  
  g163738/ZN                   -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.356  
  cpuregs_reg[10][3]/D         -      D       R     DFF_X1          1  0.017   0.000    0.356  
#--------------------------------------------------------------------------------------------
Path 378: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[21][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.109 (P)
            Arrival:=    0.249        0.001

              Setup:-    0.030
      Required Time:=    0.219
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.182

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z              -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g165104/ZN                         -      A1->ZN  F     NAND3_X4        2  0.012   0.025    0.304  
  FE_OCPC1817_FE_OFN24609_n_5383/ZN  -      A->ZN   R     INV_X4          9  0.018   0.030    0.334  
  FE_OCPC2167_FE_OFN24610_n_5383/Z   -      A->Z    R     BUF_X2          4  0.019   0.033    0.367  
  g181468/ZN                         -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.382  
  g200261/ZN                         -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.401  
  cpuregs_reg[21][19]/D              -      D       R     DFF_X1          1  0.016   0.000    0.401  
#--------------------------------------------------------------------------------------------------
Path 379: VIOLATED (-0.182 ns) Setup Check with Pin count_instr_reg[50]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[50]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.139 (P)
            Arrival:=    0.225        0.031

              Setup:-    0.023
      Required Time:=    0.202
       Launch Clock:=    0.031
          Data Path:+    0.353
              Slack:=   -0.182

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.028    0.302  
  inc_add_1559_34_g177206/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.318  
  inc_add_1559_34_g940/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.355  
  g168641/ZN                  -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.372  
  g168461/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  count_instr_reg[50]/D       -      D       F     DFF_X1          1  0.006   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 380: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[8][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.025
      Required Time:=    0.205
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.024    0.371  
  g199905/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.387  
  cpuregs_reg[8][21]/D    -      D       F     DFF_X1          1  0.011   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 381: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[13][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.025
      Required Time:=    0.204
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.024    0.370  
  g163068/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.386  
  cpuregs_reg[13][21]/D   -      D       F     DFF_X1          1  0.012   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 382: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[22][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.237
       Launch Clock:=    0.001
          Data Path:+    0.417
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.055    0.380  
  g164645/ZN              -      A1->ZN  F     NAND2_X1        1  0.035   0.018    0.398  
  g196882/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.418  
  cpuregs_reg[22][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.418  
#---------------------------------------------------------------------------------------
Path 383: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[1][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.353
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g188750/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.026    0.298  
  FE_OCPC1143_n_28119/ZN  -      A->ZN   R     INV_X8         14  0.016   0.023    0.321  
  g198286/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.334  
  g198285/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.353  
  cpuregs_reg[1][4]/D     -      D       R     DFF_X1          1  0.017   0.000    0.353  
#---------------------------------------------------------------------------------------
Path 384: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[11][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177014/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.015    0.292  
  g190414/ZN              -      A2->ZN  F     NAND3_X2        1  0.010   0.025    0.318  
  g169108/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.024    0.342  
  g168835/ZN              -      A->ZN   F     INV_X8         25  0.015   0.014    0.356  
  g163638/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.381  
  cpuregs_reg[11][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 385: VIOLATED (-0.182 ns) Setup Check with Pin cpuregs_reg[10][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177014/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.015    0.292  
  g190414/ZN              -      A2->ZN  F     NAND3_X2        1  0.010   0.025    0.318  
  g169108/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.024    0.342  
  g168835/ZN              -      A->ZN   F     INV_X8         25  0.015   0.014    0.356  
  g163756/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.381  
  cpuregs_reg[10][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 386: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[15][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.025
      Required Time:=    0.204
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.024    0.370  
  g185093/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.386  
  cpuregs_reg[15][21]/D   -      D       F     DFF_X1          1  0.011   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 387: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[5][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.033
      Required Time:=    0.169
       Launch Clock:=   -0.000
          Data Path:+    0.351
              Slack:=   -0.181

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.292  
  FE_OCPC1919_n_37387/Z  -      A->Z    F     BUF_X8          8  0.010   0.032    0.325  
  g195715/ZN             -      A1->ZN  R     OAI22_X1        1  0.009   0.026    0.351  
  cpuregs_reg[5][3]/D    -      D       R     DFF_X1          1  0.028   0.000    0.351  
#--------------------------------------------------------------------------------------
Path 388: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[19][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.415
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.057    0.382  
  g164495/ZN              -      A2->ZN  F     NAND2_X2        1  0.035   0.016    0.398  
  g163213/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.416  
  cpuregs_reg[19][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 389: VIOLATED (-0.181 ns) Setup Check with Pin count_instr_reg[53]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[53]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.139 (P)
            Arrival:=    0.225        0.031

              Setup:-    0.023
      Required Time:=    0.201
       Launch Clock:=    0.031
          Data Path:+    0.352
              Slack:=   -0.181

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.028    0.302  
  inc_add_1559_34_g177194/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.318  
  inc_add_1559_34_g929/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.355  
  g168666/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.371  
  g168399/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  count_instr_reg[53]/D       -      D       F     DFF_X1          1  0.006   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 390: VIOLATED (-0.181 ns) Setup Check with Pin count_cycle_reg[48]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[48]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.116 (P)    0.135 (P)
            Arrival:=    0.208        0.027

              Setup:-    0.023
      Required Time:=    0.185
       Launch Clock:=    0.027
          Data Path:+    0.339
              Slack:=   -0.181

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.021    0.287  
  inc_add_1428_40_g177235/ZN      -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.303  
  inc_add_1428_40_g189398/ZN      -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.340  
  g189397/ZN                      -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.366  
  count_cycle_reg[48]/D           -      D       F     DFF_X1          1  0.005   0.000    0.366  
#-----------------------------------------------------------------------------------------------
Path 391: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[4][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.023
      Required Time:=    0.207
       Launch Clock:=    0.001
          Data Path:+    0.387
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   F     XNOR2_X1        1  0.010   0.039    0.277  
  g169765/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.026    0.304  
  g169127/ZN              -      A1->ZN  F     NAND2_X4        5  0.019   0.028    0.331  
  FE_OCPC2179_n_2041/Z    -      A->Z    F     BUF_X4          5  0.015   0.031    0.362  
  g180887/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.376  
  g180886/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.388  
  cpuregs_reg[4][16]/D    -      D       F     DFF_X1          1  0.006   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 392: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[2][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.109 (P)
            Arrival:=    0.205        0.001

              Setup:-    0.028
      Required Time:=    0.177
       Launch Clock:=    0.001
          Data Path:+    0.356
              Slack:=   -0.181

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.031    0.326  
  g180700/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.017    0.343  
  g180699/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.357  
  cpuregs_reg[2][16]/D    -      D       R     DFF_X1          1  0.009   0.000    0.357  
#---------------------------------------------------------------------------------------
Path 393: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[26][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.053    0.378  
  g164579/ZN              -      A1->ZN  F     NAND2_X1        1  0.035   0.018    0.396  
  g163423/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.417  
  cpuregs_reg[26][16]/D   -      D       R     DFF_X1          1  0.016   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 394: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[30][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.054    0.379  
  g164679/ZN              -      A2->ZN  F     NAND2_X1        1  0.035   0.018    0.397  
  g163543/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.417  
  cpuregs_reg[30][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 395: VIOLATED (-0.180 ns) Setup Check with Pin count_instr_reg[49]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[49]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.139 (P)
            Arrival:=    0.225        0.031

              Setup:-    0.023
      Required Time:=    0.202
       Launch Clock:=    0.031
          Data Path:+    0.351
              Slack:=   -0.180

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.027    0.301  
  inc_add_1559_34_g177193/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.317  
  inc_add_1559_34_g924/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.354  
  g168642/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.370  
  g168458/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.382  
  count_instr_reg[49]/D       -      D       F     DFF_X1          1  0.007   0.000    0.382  
#-------------------------------------------------------------------------------------------
Path 396: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[19][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.044    0.364  
  g176103/ZN              -      A2->ZN  F     NAND2_X1        1  0.031   0.018    0.383  
  g163205/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.402  
  cpuregs_reg[19][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 397: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[9][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.108 (P)
            Arrival:=    0.230       -0.000

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.000
          Data Path:+    0.380
              Slack:=   -0.180

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  FE_RC_1579_0/ZN        -      A2->ZN  R     AND2_X4         1  0.015   0.046    0.318  
  g177585/ZN             -      A->ZN   F     INV_X16        64  0.019   0.029    0.347  
  FE_RC_2048_0/ZN        -      B2->ZN  R     OAI21_X1        1  0.018   0.033    0.380  
  cpuregs_reg[9][10]/D   -      D       R     DFF_X1          1  0.016   0.000    0.380  
#--------------------------------------------------------------------------------------
Path 398: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[27][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.237
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.053    0.379  
  g164596/ZN              -      A1->ZN  F     NAND2_X1        1  0.035   0.018    0.396  
  g163453/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.417  
  cpuregs_reg[27][16]/D   -      D       R     DFF_X1          1  0.016   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 399: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[1][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.023
      Required Time:=    0.207
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   F     XNOR2_X1        1  0.010   0.039    0.277  
  g169765/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.026    0.304  
  g169127/ZN              -      A1->ZN  F     NAND2_X4        5  0.019   0.028    0.331  
  FE_OCPC2179_n_2041/Z    -      A->Z    F     BUF_X4          5  0.015   0.031    0.362  
  g164425/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.375  
  FE_RC_460_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.387  
  cpuregs_reg[1][16]/D    -      D       F     DFF_X1          1  0.006   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 400: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[29][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.044    0.363  
  g176097/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.017    0.381  
  g197401/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.401  
  cpuregs_reg[29][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 401: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[25][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.044    0.364  
  g176094/ZN              -      A2->ZN  F     NAND2_X1        1  0.031   0.018    0.382  
  g163385/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.401  
  cpuregs_reg[25][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 402: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[22][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.109 (P)
            Arrival:=    0.250        0.001

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g176079/ZN              -      A1->ZN  R     NAND2_X4       12  0.020   0.043    0.362  
  g176086/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.379  
  g194509/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.400  
  cpuregs_reg[22][8]/D    -      D       R     DFF_X1          1  0.018   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 403: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[18][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.044    0.364  
  g176095/ZN              -      A2->ZN  F     NAND2_X1        1  0.031   0.018    0.382  
  g163175/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.402  
  cpuregs_reg[18][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 404: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[7][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.109 (P)
            Arrival:=    0.231        0.001

              Setup:-    0.028
      Required Time:=    0.203
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.025    0.314  
  g176143_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.038    0.352  
  g176148/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.369  
  FE_RC_432_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.383  
  cpuregs_reg[7][13]/D    -      D       R     DFF_X1          1  0.009   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 405: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[31][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.109 (P)
            Arrival:=    0.250        0.001

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.180

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.044    0.364  
  g176099/ZN              -      A2->ZN  F     NAND2_X1        1  0.031   0.018    0.381  
  g163565/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.400  
  cpuregs_reg[31][8]/D    -      D       R     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 406: VIOLATED (-0.180 ns) Setup Check with Pin count_instr_reg[48]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[48]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.139 (P)
            Arrival:=    0.225        0.031

              Setup:-    0.023
      Required Time:=    0.202
       Launch Clock:=    0.031
          Data Path:+    0.351
              Slack:=   -0.180

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.027    0.301  
  inc_add_1559_34_g177204/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.317  
  inc_add_1559_34_g932/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.354  
  g168663/ZN                  -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.370  
  g168457/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.382  
  count_instr_reg[48]/D       -      D       F     DFF_X1          1  0.006   0.000    0.382  
#-------------------------------------------------------------------------------------------
Path 407: VIOLATED (-0.179 ns) Setup Check with Pin cpuregs_reg[20][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.179

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.044    0.364  
  g176093/ZN              -      A2->ZN  F     NAND2_X1        1  0.031   0.018    0.382  
  g163235/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.402  
  cpuregs_reg[20][8]/D    -      D       R     DFF_X1          1  0.018   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 408: VIOLATED (-0.179 ns) Setup Check with Pin count_instr_reg[54]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[54]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.139 (P)
            Arrival:=    0.228        0.031

              Setup:-    0.023
      Required Time:=    0.205
       Launch Clock:=    0.031
          Data Path:+    0.353
              Slack:=   -0.179

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.028    0.302  
  inc_add_1559_34_g177207/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.318  
  inc_add_1559_34_g950/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.356  
  g168636/ZN                  -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.372  
  g168469/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.384  
  count_instr_reg[54]/D       -      D       F     DFF_X1          1  0.006   0.000    0.384  
#-------------------------------------------------------------------------------------------
Path 409: VIOLATED (-0.179 ns) Setup Check with Pin count_instr_reg[52]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[52]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.139 (P)
            Arrival:=    0.227        0.031

              Setup:-    0.023
      Required Time:=    0.204
       Launch Clock:=    0.031
          Data Path:+    0.352
              Slack:=   -0.179

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.028    0.302  
  inc_add_1559_34_g177208/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.318  
  inc_add_1559_34_g937/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.355  
  g168638/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.371  
  g168462/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  count_instr_reg[52]/D       -      D       F     DFF_X1          1  0.006   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 410: VIOLATED (-0.179 ns) Setup Check with Pin reg_out_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.348
              Slack:=   -0.179

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK             -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[2]/Q              -      CK->Q   R     DFF_X1          5  0.072   0.132    0.133  
  g194659/ZN                        -      A->ZN   F     INV_X1          1  0.036   0.015    0.148  
  g194657/ZN                        -      A2->ZN  R     NAND2_X2        3  0.011   0.023    0.171  
  add_1801_23_g1093/ZN              -      A1->ZN  F     NAND3_X2        1  0.014   0.019    0.190  
  add_1801_23_g1082/ZN              -      A1->ZN  R     NAND3_X2        2  0.011   0.018    0.208  
  FE_OCPC1187_add_1801_23_n_740/ZN  -      A->ZN   F     INV_X1          4  0.013   0.020    0.228  
  add_1801_23_g1038/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.032    0.260  
  add_1801_23_g1012/ZN              -      A->ZN   R     XNOR2_X1        1  0.023   0.049    0.309  
  g84621__5266/ZN                   -      A1->ZN  F     NAND2_X1        1  0.030   0.022    0.330  
  FE_RC_2073_0/ZN                   -      A1->ZN  R     NAND4_X1        1  0.013   0.019    0.349  
  reg_out_reg[6]/D                  -      D       R     DFF_X1          1  0.014   0.000    0.349  
#-------------------------------------------------------------------------------------------------
Path 411: VIOLATED (-0.179 ns) Setup Check with Pin count_instr_reg[62]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[62]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.139 (P)
            Arrival:=    0.227        0.031

              Setup:-    0.023
      Required Time:=    0.204
       Launch Clock:=    0.031
          Data Path:+    0.352
              Slack:=   -0.179

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.028    0.302  
  inc_add_1559_34_g177182/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.318  
  inc_add_1559_34_g926/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.355  
  g168665/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.371  
  g168358/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  count_instr_reg[62]/D       -      D       F     DFF_X1          1  0.006   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 412: VIOLATED (-0.179 ns) Setup Check with Pin cpuregs_reg[27][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.179

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.044    0.364  
  g176100/ZN              -      A2->ZN  F     NAND2_X1        1  0.031   0.018    0.381  
  g163445/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.400  
  cpuregs_reg[27][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 413: VIOLATED (-0.179 ns) Setup Check with Pin count_instr_reg[60]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[60]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.139 (P)
            Arrival:=    0.228        0.031

              Setup:-    0.023
      Required Time:=    0.205
       Launch Clock:=    0.031
          Data Path:+    0.353
              Slack:=   -0.179

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.029    0.303  
  inc_add_1559_34_g177187/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.319  
  inc_add_1559_34_g945/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.356  
  g168673/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.372  
  g168377/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.384  
  count_instr_reg[60]/D       -      D       F     DFF_X1          1  0.006   0.000    0.384  
#-------------------------------------------------------------------------------------------
Path 414: VIOLATED (-0.179 ns) Setup Check with Pin count_instr_reg[61]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[61]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.139 (P)
            Arrival:=    0.228        0.031

              Setup:-    0.023
      Required Time:=    0.204
       Launch Clock:=    0.031
          Data Path:+    0.353
              Slack:=   -0.179

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.029    0.303  
  inc_add_1559_34_g177184/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.319  
  inc_add_1559_34_g943/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.356  
  g168674/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.372  
  g168370/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  count_instr_reg[61]/D       -      D       F     DFF_X1          1  0.006   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 415: VIOLATED (-0.179 ns) Setup Check with Pin count_instr_reg[56]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[56]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.139 (P)
            Arrival:=    0.228        0.031

              Setup:-    0.023
      Required Time:=    0.205
       Launch Clock:=    0.031
          Data Path:+    0.353
              Slack:=   -0.179

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.028    0.302  
  inc_add_1559_34_g177188/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.319  
  inc_add_1559_34_g936/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.356  
  g168668/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.372  
  g168468/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.011    0.384  
  count_instr_reg[56]/D       -      D       F     DFF_X1          1  0.006   0.000    0.384  
#-------------------------------------------------------------------------------------------
Path 416: VIOLATED (-0.179 ns) Setup Check with Pin cpuregs_reg[21][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.179

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g176079/ZN              -      A1->ZN  R     NAND2_X4       12  0.020   0.043    0.363  
  g176089/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.380  
  g188562/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.400  
  cpuregs_reg[21][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 417: VIOLATED (-0.179 ns) Setup Check with Pin count_instr_reg[57]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[57]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.139 (P)
            Arrival:=    0.228        0.031

              Setup:-    0.023
      Required Time:=    0.205
       Launch Clock:=    0.031
          Data Path:+    0.353
              Slack:=   -0.179

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.028    0.302  
  inc_add_1559_34_g177183/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.319  
  inc_add_1559_34_g927/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.356  
  g168669/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.372  
  g168470/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  count_instr_reg[57]/D       -      D       F     DFF_X1          1  0.006   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 418: VIOLATED (-0.178 ns) Setup Check with Pin reg_out_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.348
              Slack:=   -0.178

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  decoded_imm_reg[3]/CK             -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[3]/Q              -      CK->Q   F     DFF_X1          2  0.072   0.107    0.108  
  FE_OCPC1876_decoded_imm_3/ZN      -      A->ZN   R     INV_X2          3  0.012   0.021    0.129  
  add_1801_23_g178753/ZN            -      A2->ZN  F     NAND2_X2        3  0.012   0.019    0.148  
  add_1801_23_g1180/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.023    0.171  
  add_1801_23_g1082/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.023    0.193  
  FE_OCPC1187_add_1801_23_n_740/ZN  -      A->ZN   R     INV_X1          4  0.012   0.035    0.228  
  add_1801_23_g1049/ZN              -      B1->ZN  F     OAI21_X2        2  0.025   0.018    0.246  
  FE_RC_3066_0/ZN                   -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.264  
  FE_RC_3065_0/ZN                   -      A->ZN   F     OAI211_X1       1  0.010   0.033    0.297  
  FE_RC_1528_0/ZN                   -      A2->ZN  F     AND2_X1         1  0.020   0.036    0.333  
  FE_RC_1527_0/ZN                   -      A2->ZN  R     NAND3_X1        1  0.006   0.016    0.349  
  reg_out_reg[5]/D                  -      D       R     DFF_X1          1  0.011   0.000    0.349  
#-------------------------------------------------------------------------------------------------
Path 419: VIOLATED (-0.178 ns) Setup Check with Pin count_instr_reg[59]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[59]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.139 (P)
            Arrival:=    0.228        0.031

              Setup:-    0.023
      Required Time:=    0.205
       Launch Clock:=    0.031
          Data Path:+    0.353
              Slack:=   -0.178

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.029    0.303  
  inc_add_1559_34_g177185/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.319  
  inc_add_1559_34_g946/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.356  
  g168672/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.372  
  g168471/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.384  
  count_instr_reg[59]/D       -      D       F     DFF_X1          1  0.006   0.000    0.384  
#-------------------------------------------------------------------------------------------
Path 420: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[10][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.204        0.001

              Setup:-    0.030
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.352
              Slack:=   -0.178

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1123_n_35917/ZN       -      A->ZN   F     INV_X2          3  0.013   0.020    0.218  
  FE_OCPC1464_n_24647/ZN       -      A->ZN   R     INV_X2          6  0.012   0.024    0.242  
  g199292/ZN                   -      A2->ZN  F     NAND2_X1        1  0.015   0.019    0.261  
  g199291/ZN                   -      A1->ZN  F     AND2_X4         3  0.010   0.038    0.299  
  FE_OCPC1437_n_39035/Z        -      A->Z    F     BUF_X8         10  0.012   0.030    0.329  
  g199302/ZN                   -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.353  
  cpuregs_reg[10][4]/D         -      D       R     DFF_X1          1  0.017   0.000    0.353  
#--------------------------------------------------------------------------------------------
Path 421: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[30][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.178

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g176079/ZN              -      A1->ZN  R     NAND2_X4       12  0.020   0.043    0.363  
  g176083/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.380  
  g163535/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.399  
  cpuregs_reg[30][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 422: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[24][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.178

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g176079/ZN              -      A1->ZN  R     NAND2_X4       12  0.020   0.043    0.363  
  g176092/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.380  
  g163355/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.400  
  cpuregs_reg[24][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 423: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[1][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.028
      Required Time:=    0.174
       Launch Clock:=   -0.000
          Data Path:+    0.352
              Slack:=   -0.178

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g188750/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.026    0.298  
  FE_OCPC1143_n_28119/ZN  -      A->ZN   R     INV_X8         14  0.016   0.022    0.321  
  g195642/ZN              -      A2->ZN  F     NAND2_X1        1  0.012   0.014    0.335  
  g189271/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.352  
  cpuregs_reg[1][0]/D     -      D       R     DFF_X1          1  0.009   0.000    0.352  
#---------------------------------------------------------------------------------------
Path 424: VIOLATED (-0.178 ns) Setup Check with Pin count_instr_reg[55]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[55]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.139 (P)
            Arrival:=    0.228        0.031

              Setup:-    0.023
      Required Time:=    0.204
       Launch Clock:=    0.031
          Data Path:+    0.352
              Slack:=   -0.178

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.028    0.302  
  inc_add_1559_34_g177191/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.318  
  inc_add_1559_34_g949/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.356  
  g168667/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.371  
  g168466/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.011    0.382  
  count_instr_reg[55]/D       -      D       F     DFF_X1          1  0.006   0.000    0.382  
#-------------------------------------------------------------------------------------------
Path 425: VIOLATED (-0.178 ns) Setup Check with Pin count_cycle_reg[33]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[33]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.135 (P)
            Arrival:=    0.204        0.027

              Setup:-    0.028
      Required Time:=    0.176
       Launch Clock:=    0.027
          Data Path:+    0.326
              Slack:=   -0.178

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.026    0.271  
  FE_OCPC2192_n_15802/ZN      -      A->ZN   R     INV_X1          1  0.013   0.014    0.286  
  inc_add_1428_40_g196415/ZN  -      A1->ZN  F     NAND3_X1        1  0.008   0.017    0.303  
  inc_add_1428_40_g921/ZN     -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.324  
  g172208/ZN                  -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.354  
  count_cycle_reg[33]/D       -      D       R     DFF_X1          1  0.007   0.000    0.354  
#-------------------------------------------------------------------------------------------
Path 426: VIOLATED (-0.178 ns) Setup Check with Pin count_instr_reg[58]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[58]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.139 (P)
            Arrival:=    0.230        0.031

              Setup:-    0.028
      Required Time:=    0.201
       Launch Clock:=    0.031
          Data Path:+    0.348
              Slack:=   -0.178

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[27]/CK      -      CK      R     (arrival)      65  0.068       -    0.031  
  count_instr_reg[27]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.148  
  inc_add_1559_34_g1204/ZN    -      A2->ZN  F     NAND2_X2        1  0.023   0.021    0.169  
  inc_add_1559_34_g1166/ZN    -      A2->ZN  R     NOR2_X4         3  0.011   0.028    0.197  
  inc_add_1559_34_g1118/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.216  
  inc_add_1559_34_g1079/ZN    -      A2->ZN  R     NOR2_X4         1  0.010   0.032    0.247  
  inc_add_1559_34_g177179/ZN  -      A2->ZN  F     NAND2_X4        6  0.017   0.027    0.274  
  FE_OCPC2165_n_15767/ZN      -      A->ZN   R     INV_X8         20  0.015   0.028    0.302  
  inc_add_1559_34_g177186/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.019    0.322  
  FE_RC_1640_0/ZN             -      A2->ZN  R     NAND2_X2        1  0.010   0.018    0.339  
  FE_RC_1639_0/ZN             -      A->ZN   F     OAI211_X2       1  0.010   0.025    0.364  
  g168381/ZN                  -      A1->ZN  R     NAND2_X1        1  0.013   0.015    0.379  
  count_instr_reg[58]/D       -      D       R     DFF_X1          1  0.009   0.000    0.379  
#-------------------------------------------------------------------------------------------
Path 427: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[26][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.177

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g176079/ZN              -      A1->ZN  R     NAND2_X4       12  0.020   0.042    0.362  
  g176085/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.380  
  g163415/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.399  
  cpuregs_reg[26][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 428: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[22][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.028
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.177

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g196210/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.024    0.303  
  FE_OCPC2186_n_35849/ZN       -      A->ZN   R     INV_X8         14  0.014   0.027    0.330  
  FE_OCPC2189_n_35849/Z        -      A->Z    R     BUF_X4         14  0.015   0.039    0.368  
  g185823/ZN                   -      A2->ZN  F     NAND2_X1        1  0.022   0.017    0.386  
  FE_RC_1414_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.400  
  cpuregs_reg[22][12]/D        -      D       R     DFF_X1          1  0.009   0.000    0.400  
#--------------------------------------------------------------------------------------------
Path 429: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[28][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.177

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g176079/ZN              -      A1->ZN  R     NAND2_X4       12  0.020   0.043    0.363  
  g176084/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.381  
  g163475/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.400  
  cpuregs_reg[28][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 430: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[30][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.109 (P)
            Arrival:=    0.250        0.001

              Setup:-    0.030
      Required Time:=    0.219
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.177

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.360  
  g181478/ZN                      -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.376  
  g163546/ZN                      -      A->ZN   R     OAI21_X1        1  0.010   0.021    0.397  
  cpuregs_reg[30][19]/D           -      D       R     DFF_X1          1  0.018   0.000    0.397  
#-----------------------------------------------------------------------------------------------
Path 431: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[28][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.028
      Required Time:=    0.237
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.177

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.057    0.382  
  g164612/ZN              -      A2->ZN  F     NAND2_X1        1  0.035   0.019    0.400  
  FE_RC_1469_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.415  
  cpuregs_reg[28][16]/D   -      D       R     DFF_X1          1  0.009   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 432: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[16][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.177

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g176079/ZN              -      A1->ZN  R     NAND2_X4       12  0.020   0.043    0.363  
  g176091/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.380  
  g163107/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.400  
  cpuregs_reg[16][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 433: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[13][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.177

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184845/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC1037_n_23997/ZN       -      A->ZN   F     INV_X8         30  0.019   0.025    0.345  
  g163057/ZN                   -      B2->ZN  R     OAI21_X1        1  0.014   0.031    0.376  
  cpuregs_reg[13][10]/D        -      D       R     DFF_X1          1  0.016   0.000    0.376  
#--------------------------------------------------------------------------------------------
Path 434: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[17][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.028
      Required Time:=    0.237
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.177

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.057    0.382  
  g164460/ZN              -      A1->ZN  F     NAND2_X1        1  0.035   0.018    0.400  
  FE_RC_329_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.414  
  cpuregs_reg[17][16]/D   -      D       R     DFF_X1          1  0.009   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 435: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[9][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.177

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_281_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.028    0.309  
  g183069/ZN              -      A1->ZN  F     NAND2_X2        2  0.019   0.022    0.331  
  g177718_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.031    0.363  
  g183076_dup/ZN          -      A->ZN   F     INV_X4          5  0.022   0.012    0.374  
  g163618/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.399  
  cpuregs_reg[9][31]/D    -      D       R     DFF_X1          1  0.018   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 436: VIOLATED (-0.177 ns) Setup Check with Pin reg_out_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.029
      Required Time:=    0.173
       Launch Clock:=   -0.000
          Data Path:+    0.350
              Slack:=   -0.177

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK       -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN       -      CK->QN  R     DFF_X1          2  0.073   0.090    0.090  
  FE_OCPC1779_n_8104/ZN   -      A->ZN   F     INV_X2          3  0.017   0.016    0.105  
  FE_OCPC1782_n_8104/Z    -      A->Z    F     BUF_X4          5  0.009   0.029    0.134  
  FE_OCPC1115_n_12258/ZN  -      A->ZN   R     INV_X2          5  0.007   0.024    0.158  
  g84388__9682/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.019    0.177  
  g84284__1786/ZN         -      A1->ZN  R     NOR2_X2         3  0.010   0.034    0.211  
  g84218/ZN               -      A->ZN   F     INV_X1          2  0.025   0.022    0.234  
  g84018__188436/ZN       -      A1->ZN  R     NOR2_X4         6  0.013   0.037    0.271  
  FE_OCPC1967_n_27776/ZN  -      A->ZN   F     INV_X1          1  0.027   0.013    0.284  
  FE_RC_2067_0/ZN         -      A1->ZN  R     OAI22_X2        1  0.009   0.030    0.314  
  FE_RC_520_0/ZN          -      A->ZN   F     AOI21_X2        1  0.032   0.020    0.334  
  g83661__2900/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.350  
  reg_out_reg[3]/D        -      D       R     DFF_X1          1  0.009   0.000    0.350  
#---------------------------------------------------------------------------------------
Path 437: VIOLATED (-0.177 ns) Setup Check with Pin reg_out_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.106 (P)
            Arrival:=    0.200       -0.002

              Setup:-    0.025
      Required Time:=    0.174
       Launch Clock:=   -0.002
          Data Path:+    0.354
              Slack:=   -0.177

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK            -      CK      R     (arrival)      65  0.072       -   -0.002  
  cpu_state_reg[5]/Q             -      CK->Q   F     DFF_X1          1  0.072   0.104    0.102  
  FE_OCPC1044_n_33398/Z          -      A->Z    F     BUF_X8          7  0.011   0.032    0.134  
  FE_OCPC1363_FE_OFN6_n_33398/Z  -      A->Z    F     BUF_X8          6  0.008   0.032    0.166  
  FE_OCPC2216_FE_OFN6_n_33398/Z  -      A->Z    F     BUF_X8          5  0.009   0.027    0.193  
  g84701__193927/ZN              -      A1->ZN  R     NAND2_X4        2  0.006   0.014    0.207  
  g84540/ZN                      -      A->ZN   F     INV_X4         10  0.010   0.014    0.221  
  g84072__7344/ZN                -      A1->ZN  R     AOI22_X2        1  0.008   0.036    0.257  
  g83837__2703/ZN                -      A2->ZN  F     NAND3_X2        1  0.030   0.045    0.302  
  g83773__1840/ZN                -      A1->ZN  R     NOR2_X2         1  0.026   0.029    0.331  
  FE_RC_1612_0/ZN                -      A1->ZN  F     NAND3_X1        1  0.016   0.020    0.351  
  reg_out_reg[1]/D               -      D       F     DFF_X1          1  0.011   0.000    0.351  
#----------------------------------------------------------------------------------------------
Path 438: VIOLATED (-0.177 ns) Setup Check with Pin cpuregs_reg[1][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.177

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_281_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.028    0.309  
  g183069/ZN              -      A1->ZN  F     NAND2_X2        2  0.019   0.022    0.331  
  g177718_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.031    0.363  
  g183076_dup/ZN          -      A->ZN   F     INV_X4          5  0.022   0.012    0.374  
  g163142/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.399  
  cpuregs_reg[1][31]/D    -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 439: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[11][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_281_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.028    0.309  
  g183069/ZN              -      A1->ZN  F     NAND2_X2        2  0.019   0.022    0.331  
  g177718_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.031    0.363  
  g183076_dup/ZN          -      A->ZN   F     INV_X4          5  0.022   0.012    0.374  
  g163648/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.398  
  cpuregs_reg[11][31]/D   -      D       R     DFF_X1          1  0.017   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 440: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[15][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_281_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.028    0.309  
  g183069/ZN              -      A1->ZN  F     NAND2_X2        2  0.019   0.022    0.331  
  g177718_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.031    0.363  
  g183076_dup/ZN          -      A->ZN   F     INV_X4          5  0.022   0.012    0.374  
  g185104/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.398  
  cpuregs_reg[15][31]/D   -      D       R     DFF_X1          1  0.016   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 441: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[18][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.028
      Required Time:=    0.238
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.056    0.381  
  g164478/ZN              -      A1->ZN  F     NAND2_X1        1  0.035   0.018    0.399  
  FE_RC_361_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.414  
  cpuregs_reg[18][16]/D   -      D       R     DFF_X1          1  0.009   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 442: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[19][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.023
      Required Time:=    0.176
       Launch Clock:=    0.001
          Data Path:+    0.351
              Slack:=   -0.176

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.072   0.085    0.085  
  FE_OCPC956_n_7864/ZN            -      A->ZN   R     INV_X2          2  0.014   0.022    0.107  
  FE_OCPC2083_FE_OFN25_n_7864/Z   -      A->Z    R     BUF_X2          2  0.013   0.025    0.132  
  FE_OCPC1444_FE_OFN25_n_7864/ZN  -      A->ZN   F     INV_X1          1  0.009   0.010    0.142  
  g185500/ZN                      -      A2->ZN  R     NAND2_X2        3  0.005   0.030    0.172  
  FE_OCPC1107_n_24647/ZN          -      A->ZN   F     INV_X2          3  0.022   0.015    0.187  
  FE_OCPC1123_n_35917/ZN          -      A->ZN   R     INV_X2          3  0.009   0.034    0.221  
  FE_OCPC1463_n_24647/ZN          -      A->ZN   F     INV_X8         12  0.026   0.017    0.237  
  g196282/ZN                      -      B1->ZN  R     AOI21_X2        1  0.010   0.034    0.271  
  FE_OCPC1134_n_35919/Z           -      A->Z    R     BUF_X4          4  0.028   0.038    0.309  
  FE_OCPC1136_n_35919/ZN          -      A->ZN   F     INV_X2          5  0.018   0.015    0.324  
  FE_RC_3076_0/ZN                 -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.340  
  FE_RC_3075_0/ZN                 -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.352  
  cpuregs_reg[19][1]/D            -      D       F     DFF_X1          1  0.006   0.000    0.352  
#-----------------------------------------------------------------------------------------------
Path 443: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[16][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.161 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.025
      Required Time:=    0.227
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.176

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g188234/ZN                   -      A1->ZN  F     NAND2_X2        7  0.019   0.039    0.362  
  g175909/ZN                   -      A1->ZN  R     NAND2_X1        1  0.030   0.023    0.385  
  g163134/ZN                   -      A->ZN   F     OAI21_X1        1  0.013   0.018    0.403  
  cpuregs_reg[16][29]/D        -      D       F     DFF_X1          1  0.011   0.000    0.403  
#--------------------------------------------------------------------------------------------
Path 444: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[16][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.028
      Required Time:=    0.237
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.056    0.382  
  g164443/ZN              -      A2->ZN  F     NAND2_X1        1  0.035   0.018    0.400  
  FE_RC_308_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.413  
  cpuregs_reg[16][16]/D   -      D       R     DFF_X1          1  0.008   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 445: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[14][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_281_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.028    0.309  
  g183069/ZN              -      A1->ZN  F     NAND2_X2        2  0.019   0.022    0.331  
  g177718_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.031    0.363  
  g183076_dup/ZN          -      A->ZN   F     INV_X4          5  0.022   0.012    0.374  
  g163798/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.398  
  cpuregs_reg[14][31]/D   -      D       R     DFF_X1          1  0.016   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 446: VIOLATED (-0.176 ns) Setup Check with Pin count_instr_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.135 (P)
            Arrival:=    0.228        0.027

              Setup:-    0.030
      Required Time:=    0.198
       Launch Clock:=    0.027
          Data Path:+    0.346
              Slack:=   -0.176

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[19]/CK               -      CK      R     (arrival)      65  0.068       -    0.027  
  count_instr_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.068   0.113    0.140  
  inc_add_1559_34_g1180/ZN             -      A2->ZN  F     NAND2_X2        1  0.018   0.020    0.160  
  inc_add_1559_34_g1163/ZN             -      A2->ZN  R     NOR2_X4         4  0.010   0.031    0.191  
  inc_add_1559_34_g1127/ZN             -      A1->ZN  F     NAND2_X2        2  0.018   0.020    0.211  
  FE_OCPC2327_inc_add_1559_34_n_909/Z  -      A->Z    F     BUF_X1          3  0.011   0.033    0.244  
  FE_OFC286_inc_add_1559_34_n_909/Z    -      A->Z    F     BUF_X1          2  0.008   0.029    0.273  
  inc_add_1559_34_g1094/ZN             -      A1->ZN  R     NOR2_X1         1  0.007   0.023    0.296  
  inc_add_1559_34_g1020/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.312  
  inc_add_1559_34_g966/ZN              -      A->ZN   R     XNOR2_X1        1  0.010   0.028    0.341  
  g170135/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.349  
  g182319/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.373  
  count_instr_reg[30]/D                -      D       R     DFF_X1          1  0.017   0.000    0.373  
#----------------------------------------------------------------------------------------------------
Path 447: VIOLATED (-0.175 ns) Setup Check with Pin count_instr_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.135 (P)
            Arrival:=    0.228        0.027

              Setup:-    0.030
      Required Time:=    0.198
       Launch Clock:=    0.027
          Data Path:+    0.346
              Slack:=   -0.175

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[19]/CK               -      CK      R     (arrival)      65  0.068       -    0.027  
  count_instr_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.068   0.113    0.140  
  inc_add_1559_34_g1180/ZN             -      A2->ZN  F     NAND2_X2        1  0.018   0.020    0.160  
  inc_add_1559_34_g1163/ZN             -      A2->ZN  R     NOR2_X4         4  0.010   0.031    0.191  
  inc_add_1559_34_g1127/ZN             -      A1->ZN  F     NAND2_X2        2  0.018   0.020    0.211  
  FE_OCPC2327_inc_add_1559_34_n_909/Z  -      A->Z    F     BUF_X1          3  0.011   0.033    0.244  
  FE_OFC286_inc_add_1559_34_n_909/Z    -      A->Z    F     BUF_X1          2  0.008   0.029    0.273  
  inc_add_1559_34_g1088/ZN             -      A1->ZN  R     NOR2_X1         1  0.007   0.022    0.295  
  inc_add_1559_34_g1017/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.312  
  inc_add_1559_34_g965/ZN              -      A->ZN   R     XNOR2_X1        1  0.010   0.028    0.340  
  g170125/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.349  
  g182327/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.373  
  count_instr_reg[31]/D                -      D       R     DFF_X1          1  0.017   0.000    0.373  
#----------------------------------------------------------------------------------------------------
Path 448: VIOLATED (-0.175 ns) Setup Check with Pin cpuregs_reg[30][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.109 (P)
            Arrival:=    0.249        0.001

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=    0.001
          Data Path:+    0.394
              Slack:=   -0.175

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.360  
  g199356/ZN                      -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.376  
  g163542/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.395  
  cpuregs_reg[30][15]/D           -      D       R     DFF_X1          1  0.017   0.000    0.395  
#-----------------------------------------------------------------------------------------------
Path 449: VIOLATED (-0.175 ns) Setup Check with Pin count_instr_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.135 (P)
            Arrival:=    0.229        0.027

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=    0.027
          Data Path:+    0.347
              Slack:=   -0.175

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[19]/CK               -      CK      R     (arrival)      65  0.068       -    0.027  
  count_instr_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.068   0.113    0.140  
  inc_add_1559_34_g1180/ZN             -      A2->ZN  F     NAND2_X2        1  0.018   0.020    0.160  
  inc_add_1559_34_g1163/ZN             -      A2->ZN  R     NOR2_X4         4  0.010   0.031    0.191  
  inc_add_1559_34_g1127/ZN             -      A1->ZN  F     NAND2_X2        2  0.018   0.020    0.211  
  FE_OCPC2327_inc_add_1559_34_n_909/Z  -      A->Z    F     BUF_X1          3  0.011   0.033    0.244  
  FE_OFC285_inc_add_1559_34_n_909/Z    -      A->Z    F     BUF_X2          5  0.008   0.029    0.273  
  inc_add_1559_34_g1077/ZN             -      A1->ZN  R     NOR2_X1         1  0.008   0.023    0.296  
  inc_add_1559_34_g1030/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.313  
  inc_add_1559_34_g964/ZN              -      A->ZN   R     XNOR2_X1        1  0.010   0.028    0.341  
  g170131/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.350  
  g182326/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.374  
  count_instr_reg[28]/D                -      D       R     DFF_X1          1  0.017   0.000    0.374  
#----------------------------------------------------------------------------------------------------
Path 450: VIOLATED (-0.175 ns) Setup Check with Pin cpuregs_reg[15][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.110 (P)
            Arrival:=    0.229        0.002

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=    0.002
          Data Path:+    0.372
              Slack:=   -0.175

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X1        1  0.012   0.031    0.249  
  g141/ZN                 -      A1->ZN  F     NAND2_X1        1  0.021   0.020    0.270  
  g198003/ZN              -      A2->ZN  F     AND2_X4         2  0.011   0.039    0.309  
  FE_OCPC1953_n_37707/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.331  
  FE_OCPC1955_n_37707/ZN  -      A->ZN   F     INV_X4          8  0.013   0.013    0.345  
  g163654/ZN              -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.374  
  cpuregs_reg[15][7]/D    -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 451: VIOLATED (-0.175 ns) Setup Check with Pin cpuregs_reg[1][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.023
      Required Time:=    0.206
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.175

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2171_n_24996/Z   -      A->Z    F     BUF_X8          5  0.012   0.030    0.355  
  g185857/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.369  
  FE_RC_424_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.381  
  cpuregs_reg[1][10]/D    -      D       F     DFF_X1          1  0.006   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 452: VIOLATED (-0.175 ns) Setup Check with Pin cpuregs_reg[9][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.108 (P)
            Arrival:=    0.252        0.000

              Setup:-    0.026
      Required Time:=    0.226
       Launch Clock:=    0.000
          Data Path:+    0.401
              Slack:=   -0.175

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.035    0.360  
  g181469/ZN                        -      A->ZN   R     INV_X4          8  0.022   0.027    0.387  
  FE_RC_1398_0/ZN                   -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.401  
  cpuregs_reg[9][19]/D              -      D       F     DFF_X1          1  0.012   0.000    0.401  
#-------------------------------------------------------------------------------------------------
Path 453: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[31][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.028
      Required Time:=    0.237
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.174

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.054    0.379  
  g164696/ZN              -      A1->ZN  F     NAND2_X1        1  0.035   0.018    0.397  
  FE_RC_1968_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.412  
  cpuregs_reg[31][16]/D   -      D       R     DFF_X1          1  0.008   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 454: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[15][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.108 (P)
            Arrival:=    0.252        0.000

              Setup:-    0.025
      Required Time:=    0.227
       Launch Clock:=    0.000
          Data Path:+    0.401
              Slack:=   -0.174

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.035    0.360  
  g181469/ZN                        -      A->ZN   R     INV_X4          8  0.022   0.027    0.387  
  g163666/ZN                        -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.401  
  cpuregs_reg[15][19]/D             -      D       F     DFF_X1          1  0.011   0.000    0.401  
#-------------------------------------------------------------------------------------------------
Path 455: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[1][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.023
      Required Time:=    0.178
       Launch Clock:=    0.001
          Data Path:+    0.352
              Slack:=   -0.174

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.072   0.085    0.085  
  FE_OCPC956_n_7864/ZN            -      A->ZN   R     INV_X2          2  0.014   0.022    0.107  
  FE_OCPC2083_FE_OFN25_n_7864/Z   -      A->Z    R     BUF_X2          2  0.013   0.025    0.132  
  FE_OCPC1444_FE_OFN25_n_7864/ZN  -      A->ZN   F     INV_X1          1  0.009   0.010    0.142  
  g185500/ZN                      -      A2->ZN  R     NAND2_X2        3  0.005   0.030    0.172  
  FE_OCPC1107_n_24647/ZN          -      A->ZN   F     INV_X2          3  0.022   0.015    0.187  
  FE_OCPC1123_n_35917/ZN          -      A->ZN   R     INV_X2          3  0.009   0.034    0.221  
  FE_OCPC1464_n_24647/ZN          -      A->ZN   F     INV_X2          6  0.026   0.018    0.239  
  g196307/ZN                      -      A1->ZN  R     NAND2_X1        1  0.011   0.020    0.259  
  g192408/ZN                      -      A2->ZN  R     AND2_X4         6  0.014   0.053    0.312  
  fopt187252/ZN                   -      A->ZN   F     INV_X16        20  0.026   0.012    0.324  
  g198298/ZN                      -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.341  
  FE_RC_2062_0/ZN                 -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.353  
  cpuregs_reg[1][3]/D             -      D       F     DFF_X1          1  0.006   0.000    0.353  
#-----------------------------------------------------------------------------------------------
Path 456: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[19][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.106 (P)
            Arrival:=    0.199       -0.002

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=   -0.002
          Data Path:+    0.346
              Slack:=   -0.174

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_stalu_reg/CK       -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/QN       -      CK->QN  R     DFF_X1          1  0.072   0.086    0.083  
  FE_OCPC1306_n_7865/Z       -      A->Z    R     BUF_X4          2  0.014   0.033    0.117  
  FE_OCPC1307_n_7865/ZN      -      A->ZN   F     INV_X8          7  0.017   0.018    0.135  
  FE_OCPC1315_n_7865/ZN      -      A->ZN   R     INV_X8          5  0.009   0.020    0.155  
  FE_OCPC2025_FE_RN_275_0/Z  -      A->Z    R     BUF_X2          4  0.013   0.044    0.199  
  g196284/ZN                 -      A2->ZN  F     NAND2_X2        1  0.026   0.021    0.220  
  FE_OCPC1976_n_35920/ZN     -      A->ZN   R     INV_X4          6  0.010   0.020    0.240  
  g195637/ZN                 -      A1->ZN  F     NAND2_X1        2  0.012   0.029    0.269  
  FE_RC_3128_0/ZN            -      A2->ZN  R     NAND2_X4       11  0.019   0.038    0.306  
  g195641/ZN                 -      A1->ZN  F     NAND2_X1        1  0.023   0.017    0.324  
  g163840/ZN                 -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.343  
  cpuregs_reg[19][0]/D       -      D       R     DFF_X1          1  0.017   0.000    0.343  
#------------------------------------------------------------------------------------------
Path 457: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[12][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.108 (P)
            Arrival:=    0.252        0.000

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.000
          Data Path:+    0.397
              Slack:=   -0.174

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   R     XNOR2_X2        1  0.012   0.030    0.283  
  g181459/ZN                        -      A1->ZN  F     NAND2_X2        2  0.021   0.032    0.315  
  g181458/ZN                        -      A1->ZN  R     NAND2_X4       12  0.020   0.040    0.355  
  g181469/ZN                        -      A->ZN   F     INV_X4          8  0.027   0.016    0.372  
  g188047/ZN                        -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[12][19]/D             -      D       R     DFF_X1          1  0.017   0.000    0.397  
#-------------------------------------------------------------------------------------------------
Path 458: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[7][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.108 (P)
            Arrival:=    0.231       -0.000

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=   -0.000
          Data Path:+    0.375
              Slack:=   -0.174

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g199266/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.033    0.306  
  FE_OFC637_n_39009/ZN   -      A->ZN   R     INV_X8         22  0.022   0.036    0.341  
  g198016/ZN             -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.357  
  g190477/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.375  
  cpuregs_reg[7][7]/D    -      D       R     DFF_X1          1  0.017   0.000    0.375  
#--------------------------------------------------------------------------------------
Path 459: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[9][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.108 (P)
            Arrival:=    0.231       -0.000

              Setup:-    0.025
      Required Time:=    0.206
       Launch Clock:=   -0.000
          Data Path:+    0.380
              Slack:=   -0.174

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  FE_RC_1579_0/ZN        -      A2->ZN  R     AND2_X4         1  0.015   0.046    0.318  
  g177585/ZN             -      A->ZN   F     INV_X16        64  0.019   0.029    0.347  
  g164109/ZN             -      A1->ZN  R     NAND2_X2        1  0.018   0.016    0.363  
  g163586/ZN             -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.380  
  cpuregs_reg[9][7]/D    -      D       F     DFF_X1          1  0.011   0.000    0.380  
#--------------------------------------------------------------------------------------
Path 460: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[14][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.108 (P)
            Arrival:=    0.253        0.000

              Setup:-    0.025
      Required Time:=    0.227
       Launch Clock:=    0.000
          Data Path:+    0.401
              Slack:=   -0.174

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.035    0.360  
  g181469/ZN                        -      A->ZN   R     INV_X4          8  0.022   0.027    0.387  
  g163786/ZN                        -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.401  
  cpuregs_reg[14][19]/D             -      D       F     DFF_X1          1  0.011   0.000    0.401  
#-------------------------------------------------------------------------------------------------
Path 461: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[7][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.023
      Required Time:=    0.206
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.174

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2171_n_24996/Z   -      A->Z    F     BUF_X8          5  0.012   0.030    0.355  
  g185851/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.368  
  FE_RC_454_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.380  
  cpuregs_reg[7][10]/D    -      D       F     DFF_X1          1  0.006   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 462: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[25][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.161 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.025
      Required Time:=    0.227
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.174

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066/ZN              -      A->ZN   R     INV_X8         12  0.015   0.027    0.387  
  g186106/ZN              -      B1->ZN  F     OAI21_X1        1  0.015   0.014    0.401  
  cpuregs_reg[25][29]/D   -      D       F     DFF_X1          1  0.011   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 463: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[27][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.161 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.174

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.026    0.302  
  g183059/ZN              -      A1->ZN  F     NAND2_X2        2  0.018   0.021    0.323  
  g177716_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.029    0.352  
  g183066/ZN              -      A->ZN   F     INV_X8         12  0.021   0.018    0.370  
  g186226/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.396  
  cpuregs_reg[27][29]/D   -      D       R     DFF_X1          1  0.017   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 464: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[24][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.161 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.174

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.026    0.302  
  g183059/ZN              -      A1->ZN  F     NAND2_X2        2  0.018   0.021    0.323  
  g177716_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.029    0.352  
  g183066/ZN              -      A->ZN   F     INV_X8         12  0.021   0.019    0.371  
  g193138/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.396  
  cpuregs_reg[24][29]/D   -      D       R     DFF_X1          1  0.017   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 465: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[25][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.028
      Required Time:=    0.238
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.173

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   R     XNOR2_X1        1  0.010   0.031    0.269  
  g169765/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.027    0.295  
  g169127/ZN              -      A1->ZN  R     NAND2_X4        5  0.015   0.030    0.325  
  FE_OCPC2177_n_2041/Z    -      A->Z    R     BUF_X4         16  0.021   0.054    0.379  
  g164562/ZN              -      A1->ZN  F     NAND2_X1        1  0.035   0.018    0.397  
  FE_RC_1990_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.412  
  cpuregs_reg[25][16]/D   -      D       R     DFF_X1          1  0.008   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 466: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[29][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.161 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.025
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.173

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066/ZN              -      A->ZN   R     INV_X8         12  0.015   0.027    0.387  
  g183496/ZN              -      B1->ZN  F     OAI21_X1        1  0.015   0.014    0.401  
  cpuregs_reg[29][29]/D   -      D       F     DFF_X1          1  0.010   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 467: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[10][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.108 (P)
            Arrival:=    0.229       -0.000

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.000
          Data Path:+    0.373
              Slack:=   -0.173

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.024    0.271  
  FE_RC_3091_0/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.025    0.296  
  FE_RC_3050_0/ZN        -      A->ZN   R     INV_X8          4  0.015   0.028    0.324  
  FE_OFC616_n_36938/ZN   -      A->ZN   F     INV_X8         20  0.016   0.018    0.343  
  g163745/ZN             -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.373  
  cpuregs_reg[10][10]/D  -      D       R     DFF_X1          1  0.017   0.000    0.373  
#--------------------------------------------------------------------------------------
Path 468: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[13][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.109 (P)
            Arrival:=    0.231        0.001

              Setup:-    0.025
      Required Time:=    0.206
       Launch Clock:=    0.001
          Data Path:+    0.378
              Slack:=   -0.173

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184845/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC1037_n_23997/ZN       -      A->ZN   F     INV_X8         30  0.019   0.025    0.345  
  g164062/ZN                   -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.362  
  g163054/ZN                   -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.379  
  cpuregs_reg[13][7]/D         -      D       F     DFF_X1          1  0.010   0.000    0.379  
#--------------------------------------------------------------------------------------------
Path 469: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[23][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.161 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.173

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.026    0.302  
  g183059/ZN              -      A1->ZN  F     NAND2_X2        2  0.018   0.021    0.323  
  g177716_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.029    0.352  
  g183066/ZN              -      A->ZN   F     INV_X8         12  0.021   0.018    0.370  
  g194822/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.396  
  cpuregs_reg[23][29]/D   -      D       R     DFF_X1          1  0.016   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 470: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[20][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.161 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.025
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.173

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066/ZN              -      A->ZN   R     INV_X8         12  0.015   0.026    0.386  
  g191102/ZN              -      B1->ZN  F     OAI21_X1        1  0.015   0.014    0.401  
  cpuregs_reg[20][29]/D   -      D       F     DFF_X1          1  0.010   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 471: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[1][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.110 (P)
            Arrival:=    0.229        0.002

              Setup:-    0.025
      Required Time:=    0.204
       Launch Clock:=    0.002
          Data Path:+    0.375
              Slack:=   -0.173

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.040    0.259  
  g141/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.280  
  g198003/ZN              -      A2->ZN  R     AND2_X4         2  0.014   0.046    0.326  
  FE_OCPC1953_n_37707/ZN  -      A->ZN   F     INV_X8          8  0.020   0.016    0.342  
  g198005/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.359  
  g198302/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.376  
  cpuregs_reg[1][7]/D     -      D       F     DFF_X1          1  0.010   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 472: VIOLATED (-0.173 ns) Setup Check with Pin count_instr_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.135 (P)
            Arrival:=    0.231        0.027

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=    0.027
          Data Path:+    0.347
              Slack:=   -0.173

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[19]/CK               -      CK      R     (arrival)      65  0.068       -    0.027  
  count_instr_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.068   0.113    0.140  
  inc_add_1559_34_g1180/ZN             -      A2->ZN  F     NAND2_X2        1  0.018   0.020    0.160  
  inc_add_1559_34_g1163/ZN             -      A2->ZN  R     NOR2_X4         4  0.010   0.031    0.191  
  inc_add_1559_34_g1127/ZN             -      A1->ZN  F     NAND2_X2        2  0.018   0.020    0.211  
  FE_OCPC2327_inc_add_1559_34_n_909/Z  -      A->Z    F     BUF_X1          3  0.011   0.033    0.244  
  FE_OFC285_inc_add_1559_34_n_909/Z    -      A->Z    F     BUF_X2          5  0.008   0.029    0.273  
  inc_add_1559_34_g1089/ZN             -      A1->ZN  R     NOR2_X1         1  0.008   0.023    0.296  
  inc_add_1559_34_g1021/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.313  
  inc_add_1559_34_g959/ZN              -      A->ZN   R     XNOR2_X1        1  0.010   0.028    0.341  
  g170155/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.350  
  g182320/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.374  
  count_instr_reg[29]/D                -      D       R     DFF_X1          1  0.017   0.000    0.374  
#----------------------------------------------------------------------------------------------------
Path 473: VIOLATED (-0.173 ns) Setup Check with Pin reg_pc_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.028
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.345
              Slack:=   -0.173

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN    -      A->ZN   R     INV_X8         15  0.020   0.048    0.201  
  FE_OFC149_n_13860/Z    -      A->Z    R     BUF_X4          6  0.031   0.033    0.233  
  g194472/ZN             -      A2->ZN  F     NAND2_X1        1  0.012   0.026    0.260  
  g197304/ZN             -      A2->ZN  R     NAND3_X4        3  0.016   0.026    0.286  
  FE_OCPC1525_n_37005/Z  -      A->Z    R     BUF_X1          1  0.016   0.030    0.316  
  g180942/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.332  
  g180941/ZN             -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.346  
  reg_pc_reg[30]/D       -      D       R     DFF_X1          1  0.009   0.000    0.346  
#--------------------------------------------------------------------------------------
Path 474: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[29][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.108 (P)
            Arrival:=    0.250        0.000

              Setup:-    0.024
      Required Time:=    0.225
       Launch Clock:=    0.000
          Data Path:+    0.398
              Slack:=   -0.173

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.035    0.360  
  g181467/ZN                        -      A1->ZN  R     NAND2_X1        1  0.022   0.020    0.380  
  g191874/ZN                        -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.398  
  cpuregs_reg[29][19]/D             -      D       F     DFF_X1          1  0.009   0.000    0.398  
#-------------------------------------------------------------------------------------------------
Path 475: VIOLATED (-0.172 ns) Setup Check with Pin count_instr_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.135 (P)
            Arrival:=    0.231        0.027

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=    0.027
          Data Path:+    0.346
              Slack:=   -0.172

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[19]/CK               -      CK      R     (arrival)      65  0.068       -    0.027  
  count_instr_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.068   0.113    0.140  
  inc_add_1559_34_g1180/ZN             -      A2->ZN  F     NAND2_X2        1  0.018   0.020    0.160  
  inc_add_1559_34_g1163/ZN             -      A2->ZN  R     NOR2_X4         4  0.010   0.031    0.191  
  inc_add_1559_34_g1127/ZN             -      A1->ZN  F     NAND2_X2        2  0.018   0.020    0.211  
  FE_OCPC2327_inc_add_1559_34_n_909/Z  -      A->Z    F     BUF_X1          3  0.011   0.033    0.244  
  FE_OFC285_inc_add_1559_34_n_909/Z    -      A->Z    F     BUF_X2          5  0.008   0.029    0.273  
  inc_add_1559_34_g1072/ZN             -      A1->ZN  R     NOR2_X1         1  0.008   0.023    0.296  
  inc_add_1559_34_g1032/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.313  
  inc_add_1559_34_g957/ZN              -      A->ZN   R     XNOR2_X1        1  0.010   0.027    0.340  
  g171185/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.349  
  g182339/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.373  
  count_instr_reg[25]/D                -      D       R     DFF_X1          1  0.017   0.000    0.373  
#----------------------------------------------------------------------------------------------------
Path 476: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[31][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.161 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.025
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066/ZN              -      A->ZN   R     INV_X8         12  0.015   0.027    0.387  
  g186125/ZN              -      B1->ZN  F     OAI21_X2        1  0.015   0.014    0.400  
  cpuregs_reg[31][29]/D   -      D       F     DFF_X1          1  0.009   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 477: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[30][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.161 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.394
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.026    0.302  
  g183059/ZN              -      A1->ZN  F     NAND2_X2        2  0.018   0.021    0.323  
  g177716_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.029    0.352  
  g183066/ZN              -      A->ZN   F     INV_X8         12  0.021   0.018    0.370  
  g189787/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.396  
  cpuregs_reg[30][29]/D   -      D       R     DFF_X1          1  0.017   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 478: VIOLATED (-0.172 ns) Setup Check with Pin reg_pc_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.343
              Slack:=   -0.172

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN               -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN          -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC562_n_13860/Z          -      A->Z    R     BUF_X8          4  0.018   0.027    0.210  
  FE_OCPC1381_FE_OFN36971_n/Z  -      A->Z    R     BUF_X2          1  0.009   0.021    0.232  
  g83300__191275/ZN            -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.246  
  g215/ZN                      -      A2->ZN  R     NAND2_X4        3  0.011   0.022    0.268  
  g171177/ZN                   -      A->ZN   F     INV_X1          2  0.012   0.011    0.279  
  FE_OCPC1341_n_1169/Z         -      A->Z    F     BUF_X1          1  0.006   0.037    0.317  
  g189448/ZN                   -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.344  
  reg_pc_reg[22]/D             -      D       R     DFF_X2          1  0.018   0.000    0.344  
#--------------------------------------------------------------------------------------------
Path 479: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[23][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g176079/ZN              -      A1->ZN  R     NAND2_X4       12  0.020   0.043    0.363  
  g197279/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.380  
  FE_RC_2025_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.017    0.397  
  cpuregs_reg[23][8]/D    -      D       R     DFF_X1          1  0.009   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 480: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[10][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.108 (P)
            Arrival:=    0.230       -0.000

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.000
          Data Path:+    0.373
              Slack:=   -0.172

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.024    0.271  
  FE_RC_3091_0/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.025    0.296  
  FE_RC_3050_0/ZN        -      A->ZN   R     INV_X8          4  0.015   0.028    0.324  
  FE_OFC616_n_36938/ZN   -      A->ZN   F     INV_X8         20  0.016   0.018    0.342  
  FE_RC_2029_0/ZN        -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.372  
  cpuregs_reg[10][16]/D  -      D       R     DFF_X1          1  0.017   0.000    0.372  
#--------------------------------------------------------------------------------------
Path 481: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[20][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.108 (P)
            Arrival:=    0.249        0.000

              Setup:-    0.024
      Required Time:=    0.225
       Launch Clock:=    0.000
          Data Path:+    0.397
              Slack:=   -0.172

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g169114_dup188811/ZN              -      A1->ZN  F     NAND2_X4       12  0.025   0.032    0.357  
  g188814/ZN                        -      A2->ZN  R     NAND2_X1        1  0.020   0.023    0.379  
  g188813/ZN                        -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.397  
  cpuregs_reg[20][19]/D             -      D       F     DFF_X1          1  0.008   0.000    0.397  
#-------------------------------------------------------------------------------------------------
Path 482: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[24][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.108 (P)
            Arrival:=    0.249        0.000

              Setup:-    0.024
      Required Time:=    0.225
       Launch Clock:=    0.000
          Data Path:+    0.397
              Slack:=   -0.172

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g169114_dup188811/ZN              -      A1->ZN  F     NAND2_X4       12  0.025   0.032    0.357  
  g181473/ZN                        -      A2->ZN  R     NAND2_X1        1  0.020   0.023    0.379  
  g163366/ZN                        -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.397  
  cpuregs_reg[24][19]/D             -      D       F     DFF_X1          1  0.008   0.000    0.397  
#-------------------------------------------------------------------------------------------------
Path 483: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[20][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.025
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.023    0.350  
  FE_OCPC913_n_34501/ZN   -      A->ZN   F     INV_X4         11  0.014   0.016    0.366  
  g164513/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.382  
  g163244/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.400  
  cpuregs_reg[20][17]/D   -      D       F     DFF_X1          1  0.009   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 484: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[19][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.025
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.023    0.350  
  FE_OCPC913_n_34501/ZN   -      A->ZN   F     INV_X4         11  0.014   0.015    0.365  
  g164496/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.017    0.382  
  g163214/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.400  
  cpuregs_reg[19][17]/D   -      D       F     DFF_X1          1  0.009   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 485: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[12][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.110 (P)
            Arrival:=    0.229        0.002

              Setup:-    0.025
      Required Time:=    0.204
       Launch Clock:=    0.002
          Data Path:+    0.374
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.040    0.259  
  g141/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.280  
  g198003/ZN              -      A2->ZN  R     AND2_X4         2  0.014   0.046    0.326  
  FE_OCPC1953_n_37707/ZN  -      A->ZN   F     INV_X8          8  0.020   0.016    0.342  
  FE_OCPC1955_n_37707/ZN  -      A->ZN   R     INV_X4          8  0.009   0.020    0.362  
  g188045/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.376  
  cpuregs_reg[12][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 486: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[11][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.371
              Slack:=   -0.172

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184847/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC972_n_23998/ZN        -      A->ZN   F     INV_X8         26  0.019   0.022    0.340  
  g163627/ZN                   -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.371  
  cpuregs_reg[11][10]/D        -      D       R     DFF_X1          1  0.017   0.000    0.371  
#--------------------------------------------------------------------------------------------
Path 487: VIOLATED (-0.172 ns) Setup Check with Pin reg_out_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200       -0.000

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.342
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK       -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN       -      CK->QN  R     DFF_X1          2  0.073   0.090    0.090  
  FE_OCPC1779_n_8104/ZN   -      A->ZN   F     INV_X2          3  0.017   0.016    0.105  
  FE_OCPC1782_n_8104/Z    -      A->Z    F     BUF_X4          5  0.009   0.029    0.134  
  FE_OCPC1115_n_12258/ZN  -      A->ZN   R     INV_X2          5  0.007   0.024    0.158  
  g84388__9682/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.019    0.177  
  g84284__1786/ZN         -      A1->ZN  R     NOR2_X2         3  0.010   0.034    0.211  
  g84218/ZN               -      A->ZN   F     INV_X1          2  0.025   0.022    0.234  
  g84018__188436/ZN       -      A1->ZN  R     NOR2_X4         6  0.013   0.038    0.271  
  g83864__188840/ZN       -      A1->ZN  F     NAND2_X1        1  0.027   0.022    0.294  
  FE_RC_522_0/ZN          -      A3->ZN  R     NAND3_X1        1  0.013   0.025    0.318  
  g83732__188838/ZN       -      A1->ZN  F     NOR2_X1         1  0.014   0.010    0.328  
  g83662__2391/ZN         -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.342  
  reg_out_reg[4]/D        -      D       R     DFF_X1          1  0.011   0.000    0.342  
#---------------------------------------------------------------------------------------
Path 488: VIOLATED (-0.172 ns) Setup Check with Pin alu_out_q_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200       -0.000

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.343
              Slack:=   -0.172

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK      -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN      -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1778_n_8104/Z   -      A->Z    F     BUF_X1          1  0.015   0.033    0.121  
  g5/ZN                  -      A1->ZN  F     AND2_X2         2  0.007   0.028    0.149  
  g174993/ZN             -      A1->ZN  R     NOR2_X2         1  0.007   0.024    0.173  
  g178517/ZN             -      A1->ZN  F     NOR2_X2         2  0.017   0.012    0.185  
  FE_RC_874_0/ZN         -      B1->ZN  R     OAI21_X2        2  0.007   0.040    0.225  
  FE_OCPC1289_n_17250/Z  -      A->Z    R     BUF_X1          3  0.031   0.044    0.269  
  g168972/ZN             -      A->ZN   R     XNOR2_X1        1  0.021   0.041    0.311  
  g191779/ZN             -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.326  
  g191778/ZN             -      A1->ZN  R     NAND2_X1        1  0.009   0.016    0.342  
  alu_out_q_reg[4]/D     -      D       R     DFF_X1          1  0.010   0.000    0.342  
#--------------------------------------------------------------------------------------
Path 489: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[11][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.110 (P)
            Arrival:=    0.231        0.002

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=    0.002
          Data Path:+    0.371
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X1        1  0.012   0.031    0.249  
  g141/ZN                 -      A1->ZN  F     NAND2_X1        1  0.021   0.020    0.270  
  g198003/ZN              -      A2->ZN  F     AND2_X4         2  0.011   0.039    0.309  
  FE_OCPC1953_n_37707/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.331  
  FE_OCPC1955_n_37707/ZN  -      A->ZN   F     INV_X4          8  0.013   0.013    0.345  
  g163624/ZN              -      B2->ZN  R     OAI21_X1        1  0.007   0.028    0.373  
  cpuregs_reg[11][7]/D    -      D       R     DFF_X1          1  0.016   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 490: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[3][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.023
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.027    0.369  
  g183074/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.388  
  FE_RC_446_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.400  
  cpuregs_reg[3][31]/D    -      D       F     DFF_X1          1  0.006   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 491: VIOLATED (-0.172 ns) Setup Check with Pin alu_out_q_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.000
          Data Path:+    0.344
              Slack:=   -0.172

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK      -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN      -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1778_n_8104/Z   -      A->Z    F     BUF_X1          1  0.015   0.033    0.121  
  g5/ZN                  -      A1->ZN  F     AND2_X2         2  0.007   0.028    0.149  
  g174993/ZN             -      A1->ZN  R     NOR2_X2         1  0.007   0.024    0.173  
  g178517/ZN             -      A1->ZN  F     NOR2_X2         2  0.017   0.012    0.185  
  FE_RC_874_0/ZN         -      B1->ZN  R     OAI21_X2        2  0.007   0.040    0.225  
  FE_OCPC1289_n_17250/Z  -      A->Z    R     BUF_X1          3  0.031   0.044    0.269  
  g196939/ZN             -      B1->ZN  F     AOI21_X1        2  0.021   0.022    0.291  
  g179595/ZN             -      A1->ZN  R     NAND3_X1        1  0.012   0.018    0.310  
  g179589/ZN             -      A2->ZN  F     NAND4_X1        1  0.012   0.034    0.344  
  alu_out_q_reg[5]/D     -      D       F     DFF_X1          1  0.021   0.000    0.344  
#--------------------------------------------------------------------------------------
Path 492: VIOLATED (-0.171 ns) Setup Check with Pin cpuregs_reg[7][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.023
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.171

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.027    0.369  
  g183075/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.388  
  FE_RC_321_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.400  
  cpuregs_reg[7][31]/D    -      D       F     DFF_X1          1  0.007   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 493: VIOLATED (-0.171 ns) Setup Check with Pin count_cycle_reg[34]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[34]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.115 (P)    0.135 (P)
            Arrival:=    0.207        0.027

              Setup:-    0.028
      Required Time:=    0.179
       Launch Clock:=    0.027
          Data Path:+    0.323
              Slack:=   -0.171

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2191_n_15802/ZN      -      A->ZN   R     INV_X2          1  0.013   0.016    0.287  
  g179224/ZN                  -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.299  
  FE_RC_1764_0/ZN             -      A->ZN   R     OAI211_X1       1  0.007   0.020    0.319  
  g172205/ZN                  -      A1->ZN  R     AND2_X2         1  0.021   0.031    0.350  
  count_cycle_reg[34]/D       -      D       R     DFF_X1          1  0.007   0.000    0.350  
#-------------------------------------------------------------------------------------------
Path 494: VIOLATED (-0.171 ns) Setup Check with Pin reg_pc_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.106 (P)
            Arrival:=    0.201       -0.002

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.002
          Data Path:+    0.345
              Slack:=   -0.171

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          2  0.072   0.106    0.103  
  fopt173209/ZN          -      A->ZN   R     INV_X4          9  0.011   0.038    0.141  
  FE_OCPC1279_n_10812/Z  -      A->Z    R     BUF_X1          2  0.027   0.040    0.181  
  g84394__2391/ZN        -      A1->ZN  F     NAND2_X1        1  0.018   0.025    0.207  
  FE_RC_711_0/ZN         -      A1->ZN  R     NAND2_X4        3  0.015   0.025    0.232  
  g915/ZN                -      A1->ZN  F     NAND2_X2        2  0.015   0.017    0.249  
  g174500/ZN             -      A1->ZN  R     NAND2_X1        2  0.009   0.024    0.273  
  FE_OCPC1405_n_12625/Z  -      A->Z    R     BUF_X1          1  0.018   0.032    0.305  
  g171142/ZN             -      A->ZN   F     INV_X2          1  0.013   0.013    0.318  
  g169040/ZN             -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.342  
  reg_pc_reg[28]/D       -      D       R     DFF_X1          1  0.017   0.000    0.342  
#--------------------------------------------------------------------------------------
Path 495: VIOLATED (-0.171 ns) Setup Check with Pin count_instr_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.135 (P)
            Arrival:=    0.231        0.027

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=    0.027
          Data Path:+    0.345
              Slack:=   -0.171

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[19]/CK               -      CK      R     (arrival)      65  0.068       -    0.027  
  count_instr_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.068   0.113    0.140  
  inc_add_1559_34_g1180/ZN             -      A2->ZN  F     NAND2_X2        1  0.018   0.020    0.160  
  inc_add_1559_34_g1163/ZN             -      A2->ZN  R     NOR2_X4         4  0.010   0.031    0.191  
  inc_add_1559_34_g1127/ZN             -      A1->ZN  F     NAND2_X2        2  0.018   0.020    0.211  
  FE_OCPC2327_inc_add_1559_34_n_909/Z  -      A->Z    F     BUF_X1          3  0.011   0.033    0.244  
  FE_OFC285_inc_add_1559_34_n_909/Z    -      A->Z    F     BUF_X2          5  0.008   0.029    0.273  
  inc_add_1559_34_g1090/ZN             -      A1->ZN  R     NOR2_X1         1  0.008   0.023    0.296  
  inc_add_1559_34_g1022/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.312  
  inc_add_1559_34_g956/ZN              -      A->ZN   R     XNOR2_X1        1  0.010   0.027    0.340  
  g170184/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.349  
  g182341/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.372  
  count_instr_reg[27]/D                -      D       R     DFF_X1          1  0.016   0.000    0.372  
#----------------------------------------------------------------------------------------------------
Path 496: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[28][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.023
      Required Time:=    0.243
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.170

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g199389/ZN                   -      A1->ZN  F     NAND3_X4        4  0.014   0.028    0.316  
  FE_OCPC2157_n_39154/ZN       -      A->ZN   R     INV_X1          1  0.017   0.022    0.338  
  FE_OCPC2275_n_39154/Z        -      A->Z    R     BUF_X4         12  0.012   0.039    0.377  
  FE_RC_1500_0/ZN              -      A1->ZN  R     OR2_X2          1  0.024   0.025    0.402  
  FE_RC_1499_0/ZN              -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.413  
  cpuregs_reg[28][12]/D        -      D       F     DFF_X1          1  0.006   0.000    0.413  
#--------------------------------------------------------------------------------------------
Path 497: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[27][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.108 (P)
            Arrival:=    0.250        0.000

              Setup:-    0.025
      Required Time:=    0.225
       Launch Clock:=    0.000
          Data Path:+    0.395
              Slack:=   -0.170

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g169114_dup188811/ZN              -      A1->ZN  F     NAND2_X4       12  0.025   0.032    0.357  
  g181472/ZN                        -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.377  
  g163456/ZN                        -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.395  
  cpuregs_reg[27][19]/D             -      D       F     DFF_X1          1  0.010   0.000    0.395  
#-------------------------------------------------------------------------------------------------
Path 498: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[12][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.108 (P)
            Arrival:=    0.229       -0.000

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=   -0.000
          Data Path:+    0.369
              Slack:=   -0.170

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g198266/ZN             -      A1->ZN  F     NAND2_X4        6  0.015   0.029    0.302  
  FE_OCPC975_n_38013/Z   -      A->Z    F     BUF_X8         18  0.017   0.037    0.339  
  g188040/ZN             -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.369  
  cpuregs_reg[12][10]/D  -      D       R     DFF_X1          1  0.016   0.000    0.369  
#--------------------------------------------------------------------------------------
Path 499: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[29][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.161 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.170

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.033    0.283  
  g169815/ZN              -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.303  
  g194954/ZN              -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.322  
  FE_OCPC910_n_34501/ZN   -      A->ZN   F     INV_X8          4  0.012   0.015    0.337  
  FE_OCPC913_n_34501/ZN   -      A->ZN   R     INV_X4         11  0.009   0.023    0.360  
  g164628/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.374  
  g191871/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.393  
  cpuregs_reg[29][17]/D   -      D       R     DFF_X1          1  0.017   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 500: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[21][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.170

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.033    0.283  
  g169815/ZN              -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.303  
  g194954/ZN              -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.322  
  FE_OCPC910_n_34501/ZN   -      A->ZN   F     INV_X8          4  0.012   0.015    0.337  
  FE_OCPC913_n_34501/ZN   -      A->ZN   R     INV_X4         11  0.009   0.022    0.359  
  g164530/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.374  
  g191518/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.392  
  cpuregs_reg[21][17]/D   -      D       R     DFF_X1          1  0.016   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 501: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[22][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.169

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g196210/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.024    0.303  
  FE_OCPC2186_n_35849/ZN       -      A->ZN   R     INV_X8         14  0.014   0.027    0.330  
  FE_OCPC2189_n_35849/Z        -      A->Z    R     BUF_X4         14  0.015   0.041    0.371  
  g198001/ZN                   -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.386  
  g196883/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.406  
  cpuregs_reg[22][7]/D         -      D       R     DFF_X1          1  0.016   0.000    0.406  
#--------------------------------------------------------------------------------------------
Path 502: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[18][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.108 (P)
            Arrival:=    0.249        0.000

              Setup:-    0.024
      Required Time:=    0.226
       Launch Clock:=    0.000
          Data Path:+    0.395
              Slack:=   -0.169

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.034    0.359  
  g181462/ZN                        -      A2->ZN  R     NAND2_X1        1  0.022   0.023    0.382  
  FE_RC_1403_0/ZN                   -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.395  
  cpuregs_reg[18][19]/D             -      D       F     DFF_X1          1  0.007   0.000    0.395  
#-------------------------------------------------------------------------------------------------
Path 503: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[7][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.028
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g195370/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.378  
  g195369/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.392  
  cpuregs_reg[7][28]/D    -      D       R     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 504: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[4][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.023
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g183068/ZN              -      A1->ZN  F     NAND2_X2        4  0.016   0.025    0.368  
  g183071/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.385  
  g180928/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.397  
  cpuregs_reg[4][31]/D    -      D       F     DFF_X1          1  0.006   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 505: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[22][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.169

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g196210/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.024    0.303  
  FE_OCPC2186_n_35849/ZN       -      A->ZN   R     INV_X8         14  0.014   0.027    0.330  
  FE_OCPC2189_n_35849/Z        -      A->Z    R     BUF_X4         14  0.015   0.040    0.370  
  g164729/ZN                   -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.386  
  g194511/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.405  
  cpuregs_reg[22][2]/D         -      D       R     DFF_X1          1  0.016   0.000    0.405  
#--------------------------------------------------------------------------------------------
Path 506: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[13][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3073_0/ZN         -      A2->ZN  F     AND2_X2         1  0.013   0.034    0.366  
  g163076/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.390  
  cpuregs_reg[13][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 507: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[5][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.028
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g176009/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.378  
  FE_RC_313_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.392  
  cpuregs_reg[5][28]/D    -      D       R     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 508: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[12][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.108 (P)
            Arrival:=    0.230       -0.000

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=   -0.000
          Data Path:+    0.369
              Slack:=   -0.169

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g198266/ZN             -      A1->ZN  F     NAND2_X4        6  0.015   0.029    0.302  
  FE_OCPC975_n_38013/Z   -      A->Z    F     BUF_X8         18  0.017   0.037    0.339  
  g188048/ZN             -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.369  
  cpuregs_reg[12][16]/D  -      D       R     DFF_X1          1  0.016   0.000    0.369  
#--------------------------------------------------------------------------------------
Path 509: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[6][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.023
      Required Time:=    0.229
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g183068/ZN              -      A1->ZN  F     NAND2_X2        4  0.016   0.025    0.368  
  g196022/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.018    0.385  
  g180780/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.397  
  cpuregs_reg[6][31]/D    -      D       F     DFF_X1          1  0.006   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 510: VIOLATED (-0.168 ns) Setup Check with Pin count_cycle_reg[52]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[52]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.135 (P)
            Arrival:=    0.229        0.027

              Setup:-    0.023
      Required Time:=    0.206
       Launch Clock:=    0.027
          Data Path:+    0.348
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2193_n_15802/ZN      -      A->ZN   R     INV_X4         11  0.013   0.025    0.295  
  inc_add_1428_40_g177243/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.311  
  inc_add_1428_40_g937/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.349  
  g172180/ZN                  -      A1->ZN  F     AND2_X2         1  0.012   0.026    0.375  
  count_cycle_reg[52]/D       -      D       F     DFF_X1          1  0.005   0.000    0.375  
#-------------------------------------------------------------------------------------------
Path 511: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[5][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.023
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.168

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g183068/ZN              -      A1->ZN  F     NAND2_X2        4  0.016   0.025    0.368  
  g183073/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.384  
  FE_RC_1540_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.396  
  cpuregs_reg[5][31]/D    -      D       F     DFF_X1          1  0.006   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 512: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[2][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.023
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.168

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g183068/ZN              -      A1->ZN  F     NAND2_X2        4  0.016   0.025    0.368  
  g183067/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.384  
  g180949/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.396  
  cpuregs_reg[2][31]/D    -      D       F     DFF_X1          1  0.006   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 513: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[14][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.109 (P)
            Arrival:=    0.229        0.001

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.367
              Slack:=   -0.168

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.276  
  g185835/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.020    0.296  
  g185834/ZN              -      A1->ZN  R     NAND2_X4        2  0.012   0.023    0.319  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   F     INV_X8         10  0.016   0.019    0.338  
  g163777/ZN              -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.368  
  cpuregs_reg[14][10]/D   -      D       R     DFF_X1          1  0.016   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 514: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[8][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.108 (P)
            Arrival:=    0.229       -0.000

              Setup:-    0.030
      Required Time:=    0.199
       Launch Clock:=   -0.000
          Data Path:+    0.367
              Slack:=   -0.168

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK           -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q            -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                    -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN         -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN                    -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN           -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN                -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN                    -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN                    -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN               -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g199790/ZN                    -      A1->ZN  F     NAND2_X4        1  0.015   0.018    0.291  
  FE_OFC212_n_39567/ZN          -      A->ZN   R     INV_X8          3  0.009   0.023    0.314  
  FE_OCPC1035_FE_OFN39570_n/ZN  -      A->ZN   F     INV_X8         30  0.014   0.021    0.336  
  g199879/ZN                    -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.367  
  cpuregs_reg[8][10]/D          -      D       R     DFF_X1          1  0.017   0.000    0.367  
#---------------------------------------------------------------------------------------------
Path 515: VIOLATED (-0.168 ns) Setup Check with Pin count_cycle_reg[53]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[53]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.135 (P)
            Arrival:=    0.229        0.027

              Setup:-    0.023
      Required Time:=    0.206
       Launch Clock:=    0.027
          Data Path:+    0.347
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2193_n_15802/ZN      -      A->ZN   R     INV_X4         11  0.013   0.024    0.295  
  inc_add_1428_40_g177225/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.311  
  inc_add_1428_40_g929/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.348  
  g172182/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.374  
  count_cycle_reg[53]/D       -      D       F     DFF_X1          1  0.005   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 516: VIOLATED (-0.168 ns) Setup Check with Pin count_cycle_reg[56]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[56]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.135 (P)
            Arrival:=    0.231        0.027

              Setup:-    0.023
      Required Time:=    0.208
       Launch Clock:=    0.027
          Data Path:+    0.348
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2193_n_15802/ZN      -      A->ZN   R     INV_X4         11  0.013   0.025    0.296  
  inc_add_1428_40_g177241/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.312  
  inc_add_1428_40_g936/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.349  
  g172213/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.375  
  count_cycle_reg[56]/D       -      D       F     DFF_X1          1  0.005   0.000    0.375  
#-------------------------------------------------------------------------------------------
Path 517: VIOLATED (-0.168 ns) Setup Check with Pin reg_pc_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.339
              Slack:=   -0.168

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN               -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN          -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC561_n_13860/Z          -      A->Z    R     BUF_X16        10  0.018   0.031    0.215  
  FE_OCPC1455_FE_OFN36972_n/Z  -      A->Z    R     BUF_X4          2  0.012   0.026    0.241  
  g83356__192558/ZN            -      A1->ZN  F     NAND2_X4        2  0.010   0.015    0.256  
  g175429/ZN                   -      A1->ZN  R     NAND2_X2        2  0.011   0.018    0.274  
  FE_OCPC1531_n_13738/Z        -      A->Z    R     BUF_X1          1  0.013   0.026    0.300  
  FE_OFC299_n_13738/ZN         -      A->ZN   F     INV_X1          1  0.009   0.018    0.317  
  FE_RC_1800_0/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.339  
  reg_pc_reg[27]/D             -      D       R     DFF_X1          1  0.014   0.000    0.339  
#--------------------------------------------------------------------------------------------
Path 518: VIOLATED (-0.167 ns) Setup Check with Pin reg_pc_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.109 (P)
            Arrival:=    0.204        0.001

              Setup:-    0.030
      Required Time:=    0.174
       Launch Clock:=    0.001
          Data Path:+    0.340
              Slack:=   -0.167

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN               -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN          -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC561_n_13860/Z          -      A->Z    R     BUF_X16        10  0.018   0.031    0.215  
  FE_OCPC1455_FE_OFN36972_n/Z  -      A->Z    R     BUF_X4          2  0.012   0.026    0.241  
  g83357__174769/ZN            -      A1->ZN  F     NAND2_X4        2  0.010   0.015    0.255  
  FE_RC_935_0/ZN               -      A1->ZN  R     NAND2_X2        2  0.008   0.016    0.271  
  FE_OCPC1393_n_13734/Z        -      A->Z    R     BUF_X1          1  0.013   0.026    0.298  
  g171165/ZN                   -      A->ZN   F     INV_X1          1  0.010   0.018    0.316  
  g169039/ZN                   -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.341  
  reg_pc_reg[26]/D             -      D       R     DFF_X1          1  0.017   0.000    0.341  
#--------------------------------------------------------------------------------------------
Path 519: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[15][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.109 (P)
            Arrival:=    0.230        0.001

              Setup:-    0.030
      Required Time:=    0.200
       Launch Clock:=    0.001
          Data Path:+    0.366
              Slack:=   -0.167

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g185453/ZN                   -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.293  
  FE_OCPC1937_n_24606/ZN       -      A->ZN   R     INV_X4          2  0.010   0.020    0.313  
  FE_OCPC1940_n_24606/ZN       -      A->ZN   F     INV_X8         30  0.012   0.022    0.335  
  g185088/ZN                   -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.367  
  cpuregs_reg[15][10]/D        -      D       R     DFF_X1          1  0.017   0.000    0.367  
#--------------------------------------------------------------------------------------------
Path 520: VIOLATED (-0.167 ns) Setup Check with Pin count_cycle_reg[58]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[58]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.135 (P)
            Arrival:=    0.230        0.027

              Setup:-    0.023
      Required Time:=    0.208
       Launch Clock:=    0.027
          Data Path:+    0.347
              Slack:=   -0.167

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2193_n_15802/ZN      -      A->ZN   R     INV_X4         11  0.013   0.025    0.296  
  inc_add_1428_40_g177242/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.311  
  inc_add_1428_40_g947/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.348  
  g172214/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.374  
  count_cycle_reg[58]/D       -      D       F     DFF_X1          1  0.005   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 521: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[31][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.108 (P)
            Arrival:=    0.249        0.000

              Setup:-    0.024
      Required Time:=    0.226
       Launch Clock:=    0.000
          Data Path:+    0.392
              Slack:=   -0.167

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.035    0.360  
  g181463/ZN                        -      A1->ZN  R     NAND2_X1        1  0.022   0.020    0.380  
  FE_RC_1994_0/ZN                   -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.392  
  cpuregs_reg[31][19]/D             -      D       F     DFF_X1          1  0.007   0.000    0.392  
#-------------------------------------------------------------------------------------------------
Path 522: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[28][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.161 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.023
      Required Time:=    0.229
       Launch Clock:=    0.001
          Data Path:+    0.394
              Slack:=   -0.166

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.023    0.350  
  FE_OCPC913_n_34501/ZN   -      A->ZN   F     INV_X4         11  0.014   0.015    0.366  
  g164613/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.018    0.383  
  FE_RC_1505_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.395  
  cpuregs_reg[28][17]/D   -      D       F     DFF_X1          1  0.007   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 523: VIOLATED (-0.166 ns) Setup Check with Pin cpu_state_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.108 (P)
            Arrival:=    0.198       -0.000

              Setup:-    0.030
      Required Time:=    0.167
       Launch Clock:=   -0.000
          Data Path:+    0.334
              Slack:=   -0.166

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK       -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN       -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1779_n_8104/ZN   -      A->ZN   R     INV_X2          3  0.015   0.025    0.113  
  FE_OCPC1782_n_8104/Z    -      A->Z    R     BUF_X4          5  0.015   0.030    0.143  
  FE_OCPC1115_n_12258/ZN  -      A->ZN   F     INV_X2          5  0.013   0.016    0.159  
  g185664/ZN              -      B2->ZN  R     OAI21_X1        1  0.009   0.051    0.209  
  g169087/ZN              -      A1->ZN  F     NAND2_X2        3  0.036   0.023    0.233  
  FE_RC_1617_0/ZN         -      A1->ZN  R     NAND3_X1        2  0.015   0.024    0.256  
  FE_RC_1618_0_dup/ZN     -      A->ZN   F     INV_X1          1  0.016   0.012    0.269  
  g178325/ZN              -      A2->ZN  R     NAND3_X2        2  0.007   0.021    0.290  
  FE_RC_3011_0/ZN         -      A1->ZN  F     NAND2_X2        4  0.015   0.020    0.310  
  g193924/ZN              -      A1->ZN  R     NOR2_X1         1  0.011   0.024    0.334  
  cpu_state_reg[5]/D      -      D       R     DFF_X1          1  0.016   0.000    0.334  
#---------------------------------------------------------------------------------------
Path 524: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[30][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.028
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.166

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.360  
  g164680/ZN                      -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.376  
  FE_RC_2034_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.390  
  cpuregs_reg[30][17]/D           -      D       R     DFF_X1          1  0.009   0.000    0.390  
#-----------------------------------------------------------------------------------------------
Path 525: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[21][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.387
              Slack:=   -0.166

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g194979/ZN              -      A1->ZN  R     NAND2_X4       12  0.014   0.040    0.350  
  g185812/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.367  
  g200256/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.388  
  cpuregs_reg[21][12]/D   -      D       R     DFF_X1          1  0.017   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 526: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[27][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.109 (P)
            Arrival:=    0.249        0.001

              Setup:-    0.023
      Required Time:=    0.226
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.166

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.022    0.350  
  FE_OCPC914_n_34501/ZN   -      A->ZN   F     INV_X2          5  0.014   0.014    0.364  
  g164597/ZN              -      A2->ZN  R     NAND2_X1        1  0.007   0.016    0.380  
  FE_RC_371_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.392  
  cpuregs_reg[27][17]/D   -      D       F     DFF_X1          1  0.006   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 527: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[22][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.108 (P)
            Arrival:=    0.249        0.000

              Setup:-    0.024
      Required Time:=    0.226
       Launch Clock:=    0.000
          Data Path:+    0.391
              Slack:=   -0.166

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g169114_dup188811/ZN              -      A1->ZN  F     NAND2_X4       12  0.025   0.032    0.357  
  g197423/ZN                        -      A1->ZN  R     NAND2_X1        1  0.020   0.021    0.378  
  g197422/ZN                        -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.391  
  cpuregs_reg[22][19]/D             -      D       F     DFF_X1          1  0.007   0.000    0.391  
#-------------------------------------------------------------------------------------------------
Path 528: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[26][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g194979/ZN              -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  g185820/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.018    0.368  
  g163419/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.387  
  cpuregs_reg[26][12]/D   -      D       R     DFF_X1          1  0.016   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 529: VIOLATED (-0.165 ns) Setup Check with Pin count_cycle_reg[38]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[38]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.135 (P)
            Arrival:=    0.203        0.027

              Setup:-    0.025
      Required Time:=    0.178
       Launch Clock:=    0.027
          Data Path:+    0.316
              Slack:=   -0.165

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.025    0.290  
  inc_add_1428_40_g177234/ZN      -      A1->ZN  F     NAND2_X1        2  0.015   0.020    0.310  
  FE_RC_3045_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.325  
  FE_RC_3044_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.344  
  count_cycle_reg[38]/D           -      D       F     DFF_X1          1  0.011   0.000    0.344  
#-----------------------------------------------------------------------------------------------
Path 530: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[17][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.033    0.283  
  g169815/ZN              -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.303  
  g194954/ZN              -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.322  
  FE_OCPC910_n_34501/ZN   -      A->ZN   F     INV_X8          4  0.012   0.015    0.337  
  FE_OCPC913_n_34501/ZN   -      A->ZN   R     INV_X4         11  0.009   0.023    0.360  
  g164461/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.374  
  FE_RC_1537_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.390  
  cpuregs_reg[17][17]/D   -      D       R     DFF_X1          1  0.009   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 531: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[13][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.033    0.283  
  g169815/ZN              -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.303  
  g194954/ZN              -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.322  
  FE_OCPC910_n_34501/ZN   -      A->ZN   F     INV_X8          4  0.012   0.014    0.336  
  FE_OCPC911_n_34501/ZN   -      A->ZN   R     INV_X4          3  0.009   0.015    0.351  
  FE_OFC274_n_34501/ZN    -      A->ZN   F     INV_X4          8  0.009   0.011    0.362  
  g163064/ZN              -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.387  
  cpuregs_reg[13][17]/D   -      D       R     DFF_X1          1  0.018   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 532: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[12][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.033    0.283  
  g169815/ZN              -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.303  
  g194954/ZN              -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.322  
  FE_OCPC910_n_34501/ZN   -      A->ZN   F     INV_X8          4  0.012   0.014    0.336  
  FE_OCPC911_n_34501/ZN   -      A->ZN   R     INV_X4          3  0.009   0.015    0.351  
  FE_OFC274_n_34501/ZN    -      A->ZN   F     INV_X4          8  0.009   0.011    0.362  
  g188026/ZN              -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.387  
  cpuregs_reg[12][17]/D   -      D       R     DFF_X1          1  0.018   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 533: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[9][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.026
      Required Time:=    0.226
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.021    0.349  
  FE_OCPC911_n_34501/ZN   -      A->ZN   F     INV_X4          3  0.013   0.010    0.360  
  FE_OFC274_n_34501/ZN    -      A->ZN   R     INV_X4          8  0.006   0.018    0.377  
  FE_RC_409_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.391  
  cpuregs_reg[9][17]/D    -      D       F     DFF_X1          1  0.012   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 534: VIOLATED (-0.165 ns) Setup Check with Pin reg_out_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.026
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.337
              Slack:=   -0.165

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[2]/Q   -      CK->Q   R     DFF_X1          5  0.072   0.132    0.133  
  g194659/ZN             -      A->ZN   F     INV_X1          1  0.036   0.015    0.148  
  g194657/ZN             -      A2->ZN  R     NAND2_X2        3  0.011   0.023    0.171  
  FE_OCPC1822_n_34184/Z  -      A->Z    R     BUF_X1          2  0.014   0.027    0.198  
  g93/ZN                 -      A2->ZN  R     AND2_X1         1  0.010   0.032    0.229  
  g194712/ZN             -      B1->ZN  F     OAI21_X1        1  0.009   0.020    0.250  
  g84604__4296/ZN        -      A1->ZN  R     NAND2_X2        1  0.015   0.017    0.267  
  FE_RC_3083_0/ZN        -      A->ZN   F     INV_X2          1  0.010   0.014    0.281  
  FE_RC_3080_0/ZN        -      A2->ZN  R     NOR2_X4         1  0.007   0.032    0.313  
  g185203/ZN             -      A1->ZN  F     NAND4_X1        1  0.018   0.025    0.338  
  reg_out_reg[2]/D       -      D       F     DFF_X1          1  0.014   0.000    0.338  
#--------------------------------------------------------------------------------------
Path 535: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[18][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.023
      Required Time:=    0.229
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.023    0.350  
  FE_OCPC913_n_34501/ZN   -      A->ZN   F     INV_X4         11  0.014   0.016    0.366  
  g164479/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.382  
  FE_RC_420_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.394  
  cpuregs_reg[18][17]/D   -      D       F     DFF_X1          1  0.006   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 536: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[24][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.023
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.392
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.022    0.350  
  FE_OCPC914_n_34501/ZN   -      A->ZN   F     INV_X2          5  0.014   0.014    0.364  
  g164546/ZN              -      A2->ZN  R     NAND2_X1        1  0.007   0.016    0.380  
  FE_RC_1533_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.009   0.013    0.393  
  cpuregs_reg[24][17]/D   -      D       F     DFF_X1          1  0.006   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 537: VIOLATED (-0.165 ns) Setup Check with Pin reg_out_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.334
              Slack:=   -0.165

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  decoded_imm_reg[3]/CK             -      CK      R     (arrival)      65  0.072       -    0.001  
  decoded_imm_reg[3]/Q              -      CK->Q   F     DFF_X1          2  0.072   0.107    0.108  
  FE_OCPC1876_decoded_imm_3/ZN      -      A->ZN   R     INV_X2          3  0.012   0.021    0.129  
  add_1801_23_g178753/ZN            -      A2->ZN  F     NAND2_X2        3  0.012   0.019    0.148  
  add_1801_23_g1180/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.023    0.171  
  add_1801_23_g1082/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.023    0.193  
  FE_OCPC1187_add_1801_23_n_740/ZN  -      A->ZN   R     INV_X1          4  0.012   0.035    0.228  
  add_1801_23_g1050/ZN              -      C1->ZN  F     OAI211_X1       2  0.025   0.029    0.257  
  FE_RC_3070_0/ZN                   -      A2->ZN  R     NAND2_X1        1  0.018   0.022    0.279  
  FE_RC_3069_0/ZN                   -      A->ZN   F     OAI211_X1       1  0.011   0.035    0.314  
  FE_RC_2074_0/ZN                   -      A1->ZN  R     NAND3_X1        1  0.022   0.021    0.335  
  reg_out_reg[7]/D                  -      D       R     DFF_X1          1  0.011   0.000    0.335  
#-------------------------------------------------------------------------------------------------
Path 538: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[15][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.025
      Required Time:=    0.226
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.021    0.349  
  FE_OCPC911_n_34501/ZN   -      A->ZN   F     INV_X4          3  0.013   0.010    0.360  
  FE_OFC274_n_34501/ZN    -      A->ZN   R     INV_X4          8  0.006   0.017    0.377  
  g163664/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.391  
  cpuregs_reg[15][17]/D   -      D       F     DFF_X1          1  0.011   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 539: VIOLATED (-0.164 ns) Setup Check with Pin reg_next_pc_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.096 (P)    0.109 (P)
            Arrival:=    0.188        0.001

              Setup:-    0.027
      Required Time:=    0.160
       Launch Clock:=    0.001
          Data Path:+    0.324
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q     -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN          -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN     -      A->ZN   R     INV_X8         15  0.020   0.048    0.200  
  FE_OFC150_n_13860/Z     -      A->Z    R     BUF_X4          2  0.031   0.030    0.231  
  g191277/ZN              -      A1->ZN  F     NAND2_X4        3  0.010   0.016    0.246  
  FE_OCPC1194_n_30640/ZN  -      A->ZN   R     INV_X4         10  0.009   0.023    0.269  
  g168678/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.284  
  g179523/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.303  
  g179519/ZN              -      A1->ZN  F     NOR2_X1         1  0.019   0.011    0.314  
  g166100/ZN              -      A->ZN   R     INV_X1          1  0.008   0.011    0.325  
  reg_next_pc_reg[1]/D    -      D       R     DFF_X1          1  0.006   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 540: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[5][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.025
      Required Time:=    0.226
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.021    0.349  
  FE_OCPC911_n_34501/ZN   -      A->ZN   F     INV_X4          3  0.013   0.010    0.360  
  g176044/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.373  
  g176043/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.391  
  cpuregs_reg[5][17]/D    -      D       F     DFF_X1          1  0.011   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 541: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[17][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.108 (P)
            Arrival:=    0.249        0.000

              Setup:-    0.023
      Required Time:=    0.225
       Launch Clock:=    0.000
          Data Path:+    0.390
              Slack:=   -0.164

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g169114_dup188811/ZN              -      A1->ZN  F     NAND2_X4       12  0.025   0.032    0.357  
  g181481/ZN                        -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.377  
  FE_RC_1998_0/ZN                   -      A2->ZN  F     NAND2_X1        1  0.010   0.013    0.390  
  cpuregs_reg[17][19]/D             -      D       F     DFF_X1          1  0.006   0.000    0.390  
#-------------------------------------------------------------------------------------------------
Path 542: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[10][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.025
      Required Time:=    0.226
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.021    0.349  
  FE_OCPC911_n_34501/ZN   -      A->ZN   F     INV_X4          3  0.013   0.010    0.360  
  FE_OFC274_n_34501/ZN    -      A->ZN   R     INV_X4          8  0.006   0.018    0.377  
  g163752/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.391  
  cpuregs_reg[10][17]/D   -      D       F     DFF_X1          1  0.010   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 543: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[14][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.025
      Required Time:=    0.227
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.021    0.349  
  FE_OCPC911_n_34501/ZN   -      A->ZN   F     INV_X4          3  0.013   0.010    0.360  
  FE_OFC274_n_34501/ZN    -      A->ZN   R     INV_X4          8  0.006   0.018    0.377  
  g163784/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.391  
  cpuregs_reg[14][17]/D   -      D       F     DFF_X1          1  0.011   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 544: VIOLATED (-0.164 ns) Setup Check with Pin decoded_imm_j_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.096 (P)    0.103 (P)
            Arrival:=    0.188       -0.005

              Setup:-    0.027
      Required Time:=    0.162
       Launch Clock:=   -0.005
          Data Path:+    0.331
              Slack:=   -0.164

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK      -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN      -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN      -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN          -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z    -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN               -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  FE_OCPC1971_n_39371/ZN   -      A->ZN   R     INV_X4          3  0.011   0.020    0.230  
  FE_OCPC1973_n_39371/ZN   -      A->ZN   F     INV_X4         16  0.012   0.020    0.250  
  g199620/ZN               -      B1->ZN  R     AOI22_X1        1  0.012   0.048    0.298  
  g195486/ZN               -      A2->ZN  F     NAND2_X1        1  0.030   0.028    0.326  
  decoded_imm_j_reg[11]/D  -      D       F     DFF_X1          1  0.014   0.000    0.326  
#----------------------------------------------------------------------------------------
Path 545: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[11][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.026
      Required Time:=    0.227
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.021    0.349  
  FE_OCPC911_n_34501/ZN   -      A->ZN   F     INV_X4          3  0.013   0.010    0.360  
  FE_OFC274_n_34501/ZN    -      A->ZN   R     INV_X4          8  0.006   0.017    0.377  
  g163634/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.013    0.391  
  cpuregs_reg[11][17]/D   -      D       F     DFF_X1          1  0.012   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 546: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[23][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g194979/ZN              -      A1->ZN  R     NAND2_X4       12  0.014   0.040    0.350  
  g197290/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.367  
  g197289/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.386  
  cpuregs_reg[23][12]/D   -      D       R     DFF_X1          1  0.017   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 547: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[22][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.161 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=    0.001
          Data Path:+    0.387
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.033    0.283  
  g169815/ZN              -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.303  
  g194954/ZN              -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.322  
  FE_OCPC910_n_34501/ZN   -      A->ZN   F     INV_X8          4  0.012   0.015    0.337  
  FE_OCPC913_n_34501/ZN   -      A->ZN   R     INV_X4         11  0.009   0.022    0.359  
  g164646/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.374  
  FE_RC_1558_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.388  
  cpuregs_reg[22][17]/D   -      D       R     DFF_X1          1  0.009   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 548: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[31][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.109 (P)
            Arrival:=    0.249        0.001

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g195038/ZN              -      A1->ZN  R     NAND2_X4       12  0.016   0.031    0.348  
  g185789/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.364  
  g163573/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[31][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 549: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[8][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.025
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.021    0.349  
  FE_OCPC911_n_34501/ZN   -      A->ZN   F     INV_X4          3  0.013   0.010    0.360  
  FE_OFC274_n_34501/ZN    -      A->ZN   R     INV_X4          8  0.006   0.018    0.377  
  g199883/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.013    0.391  
  cpuregs_reg[8][17]/D    -      D       F     DFF_X1          1  0.010   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 550: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[20][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.163

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g12/ZN                       -      A1->ZN  F     NAND2_X4        3  0.011   0.023    0.310  
  FE_OCPC1880_n_32748/ZN       -      A->ZN   R     INV_X8         13  0.014   0.026    0.336  
  FE_OCPC2166_n_32748/Z        -      A->Z    R     BUF_X4          5  0.017   0.028    0.364  
  g198012/ZN                   -      A2->ZN  F     NAND2_X1        1  0.010   0.014    0.378  
  g163234/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.398  
  cpuregs_reg[20][7]/D         -      D       R     DFF_X1          1  0.019   0.000    0.398  
#--------------------------------------------------------------------------------------------
Path 551: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[23][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.033    0.283  
  g169815/ZN              -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.303  
  g194954/ZN              -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.322  
  FE_OCPC910_n_34501/ZN   -      A->ZN   F     INV_X8          4  0.012   0.015    0.337  
  FE_OCPC913_n_34501/ZN   -      A->ZN   R     INV_X4         11  0.009   0.023    0.360  
  g197294/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.374  
  FE_RC_2014_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.387  
  cpuregs_reg[23][17]/D   -      D       R     DFF_X1          1  0.008   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 552: VIOLATED (-0.163 ns) Setup Check with Pin count_cycle_reg[42]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[42]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.135 (P)
            Arrival:=    0.204        0.027

              Setup:-    0.030
      Required Time:=    0.173
       Launch Clock:=    0.027
          Data Path:+    0.309
              Slack:=   -0.163

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2194_n_15802/ZN      -      A->ZN   R     INV_X2          4  0.013   0.023    0.294  
  FE_RC_3085_0/ZN             -      A2->ZN  F     NAND2_X1        1  0.014   0.019    0.313  
  FE_RC_3084_0/ZN             -      B1->ZN  R     AOI21_X2        1  0.010   0.023    0.336  
  count_cycle_reg[42]/D       -      D       R     DFF_X1          1  0.018   0.000    0.336  
#-------------------------------------------------------------------------------------------
Path 553: VIOLATED (-0.163 ns) Setup Check with Pin count_cycle_reg[46]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[46]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.135 (P)
            Arrival:=    0.204        0.027

              Setup:-    0.025
      Required Time:=    0.179
       Launch Clock:=    0.027
          Data Path:+    0.315
              Slack:=   -0.163

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.025    0.291  
  inc_add_1428_40_g177233/ZN      -      A1->ZN  F     NAND2_X1        2  0.015   0.018    0.309  
  FE_RC_1695_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.325  
  FE_RC_1694_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.342  
  count_cycle_reg[46]/D           -      D       F     DFF_X1          1  0.009   0.000    0.342  
#-----------------------------------------------------------------------------------------------
Path 554: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[25][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.033    0.283  
  g169815/ZN              -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.303  
  g194954/ZN              -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.322  
  FE_OCPC910_n_34501/ZN   -      A->ZN   F     INV_X8          4  0.012   0.015    0.337  
  FE_OCPC913_n_34501/ZN   -      A->ZN   R     INV_X4         11  0.009   0.022    0.359  
  g164563/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.373  
  FE_RC_2030_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.387  
  cpuregs_reg[25][17]/D   -      D       R     DFF_X1          1  0.009   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 555: VIOLATED (-0.163 ns) Setup Check with Pin count_cycle_reg[45]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[45]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.135 (P)
            Arrival:=    0.204        0.027

              Setup:-    0.025
      Required Time:=    0.179
       Launch Clock:=    0.027
          Data Path:+    0.314
              Slack:=   -0.163

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.025    0.291  
  inc_add_1428_40_g177215/ZN      -      A1->ZN  F     NAND2_X1        2  0.015   0.019    0.309  
  FE_RC_1757_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.324  
  FE_RC_1756_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.342  
  count_cycle_reg[45]/D           -      D       F     DFF_X1          1  0.010   0.000    0.342  
#-----------------------------------------------------------------------------------------------
Path 556: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[16][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.033    0.283  
  g169815/ZN              -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.303  
  g194954/ZN              -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.322  
  FE_OCPC910_n_34501/ZN   -      A->ZN   F     INV_X8          4  0.012   0.015    0.337  
  FE_OCPC913_n_34501/ZN   -      A->ZN   R     INV_X4         11  0.009   0.023    0.360  
  g164444/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.374  
  FE_RC_365_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.387  
  cpuregs_reg[16][17]/D   -      D       R     DFF_X1          1  0.008   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 557: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[13][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.384
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.028    0.344  
  g199348/ZN              -      A->ZN   F     INV_X4          8  0.019   0.016    0.360  
  g163062/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.385  
  cpuregs_reg[13][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 558: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[26][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.033    0.283  
  g169815/ZN              -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.303  
  g194954/ZN              -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.322  
  FE_OCPC910_n_34501/ZN   -      A->ZN   F     INV_X8          4  0.012   0.015    0.337  
  FE_OCPC914_n_34501/ZN   -      A->ZN   R     INV_X2          5  0.009   0.020    0.357  
  g194956/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.371  
  FE_RC_2018_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.007   0.015    0.386  
  cpuregs_reg[26][17]/D   -      D       R     DFF_X1          1  0.008   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 559: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[2][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.028
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.033    0.283  
  g169815/ZN              -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.303  
  g194954/ZN              -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.322  
  FE_OCPC910_n_34501/ZN   -      A->ZN   F     INV_X8          4  0.012   0.014    0.336  
  FE_OCPC912_n_34501/ZN   -      A->ZN   R     INV_X2          5  0.009   0.020    0.357  
  g162810/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.370  
  FE_RC_500_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.007   0.015    0.386  
  cpuregs_reg[2][17]/D    -      D       R     DFF_X1          1  0.009   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 560: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[9][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.384
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.028    0.344  
  g199348/ZN              -      A->ZN   F     INV_X4          8  0.019   0.015    0.360  
  g163601/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.385  
  cpuregs_reg[9][15]/D    -      D       R     DFF_X1          1  0.017   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 561: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[14][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.384
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.028    0.344  
  g199348/ZN              -      A->ZN   F     INV_X4          8  0.019   0.016    0.360  
  g163782/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.385  
  cpuregs_reg[14][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 562: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[7][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.023
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.021    0.349  
  FE_OCPC912_n_34501/ZN   -      A->ZN   F     INV_X2          5  0.013   0.014    0.363  
  g162951/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.378  
  FE_RC_470_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.390  
  cpuregs_reg[7][17]/D    -      D       F     DFF_X1          1  0.006   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 563: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[4][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.024
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.021    0.349  
  FE_OCPC912_n_34501/ZN   -      A->ZN   F     INV_X2          5  0.013   0.014    0.363  
  g162840/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.377  
  FE_RC_414_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.389  
  cpuregs_reg[4][17]/D    -      D       F     DFF_X1          1  0.007   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 564: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[8][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.253        0.001

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.161

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.028    0.344  
  g199348/ZN              -      A->ZN   F     INV_X4          8  0.019   0.016    0.360  
  g199881/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.384  
  cpuregs_reg[8][15]/D    -      D       R     DFF_X1          1  0.016   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 565: VIOLATED (-0.161 ns) Setup Check with Pin count_cycle_reg[39]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[39]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.114 (P)    0.135 (P)
            Arrival:=    0.206        0.027

              Setup:-    0.025
      Required Time:=    0.181
       Launch Clock:=    0.027
          Data Path:+    0.315
              Slack:=   -0.161

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.024    0.290  
  inc_add_1428_40_g177244/ZN      -      A1->ZN  F     NAND2_X1        2  0.015   0.020    0.310  
  FE_RC_3038_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.325  
  FE_RC_3037_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.343  
  count_cycle_reg[39]/D           -      D       F     DFF_X1          1  0.010   0.000    0.343  
#-----------------------------------------------------------------------------------------------
Path 566: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[31][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.023
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.161

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.022    0.350  
  FE_OCPC914_n_34501/ZN   -      A->ZN   F     INV_X2          5  0.014   0.014    0.364  
  g164697/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.378  
  FE_RC_2010_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.389  
  cpuregs_reg[31][17]/D   -      D       F     DFF_X1          1  0.006   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 567: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[3][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.024
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.161

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.021    0.349  
  FE_OCPC912_n_34501/ZN   -      A->ZN   F     INV_X2          5  0.013   0.014    0.363  
  g175970/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.377  
  FE_RC_498_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.389  
  cpuregs_reg[3][17]/D    -      D       F     DFF_X1          1  0.007   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 568: VIOLATED (-0.161 ns) Setup Check with Pin count_cycle_reg[32]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[32]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.135 (P)
            Arrival:=    0.204        0.027

              Setup:-    0.023
      Required Time:=    0.181
       Launch Clock:=    0.027
          Data Path:+    0.314
              Slack:=   -0.161

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2194_n_15802/ZN      -      A->ZN   R     INV_X2          4  0.013   0.024    0.294  
  inc_add_1428_40_g196413/ZN  -      B1->ZN  F     OAI22_X1        1  0.014   0.019    0.313  
  g196412/ZN                  -      A1->ZN  F     AND2_X1         1  0.010   0.028    0.342  
  count_cycle_reg[32]/D       -      D       F     DFF_X1          1  0.006   0.000    0.342  
#-------------------------------------------------------------------------------------------
Path 569: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[6][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.024
      Required Time:=    0.228
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.161

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.021    0.349  
  FE_OCPC912_n_34501/ZN   -      A->ZN   F     INV_X2          5  0.013   0.014    0.363  
  g198845/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.377  
  g198844/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.389  
  cpuregs_reg[6][17]/D    -      D       F     DFF_X1          1  0.007   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 570: VIOLATED (-0.161 ns) Setup Check with Pin reg_pc_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.028
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.333
              Slack:=   -0.161

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN               -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN          -      A->ZN   R     INV_X8         15  0.020   0.048    0.201  
  FE_OFC149_n_13860/Z          -      A->Z    R     BUF_X4          6  0.031   0.033    0.233  
  FE_RC_1810_0/ZN              -      A1->ZN  F     NAND2_X2        1  0.012   0.014    0.247  
  FE_RC_2151_0/ZN              -      A3->ZN  R     NAND3_X2        3  0.007   0.028    0.275  
  FE_OCPC1563_current_pc_29/Z  -      A->Z    R     BUF_X1          1  0.019   0.030    0.304  
  g180970/ZN                   -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.321  
  g180969/ZN                   -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.334  
  reg_pc_reg[29]/D             -      D       R     DFF_X1          1  0.009   0.000    0.334  
#--------------------------------------------------------------------------------------------
Path 571: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[30][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.161

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.361  
  g185818/ZN                      -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.377  
  g163539/ZN                      -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.397  
  cpuregs_reg[30][12]/D           -      D       R     DFF_X1          1  0.017   0.000    0.397  
#-----------------------------------------------------------------------------------------------
Path 572: VIOLATED (-0.161 ns) Setup Check with Pin count_cycle_reg[43]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[43]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.135 (P)
            Arrival:=    0.204        0.027

              Setup:-    0.025
      Required Time:=    0.178
       Launch Clock:=    0.027
          Data Path:+    0.312
              Slack:=   -0.161

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.025    0.291  
  inc_add_1428_40_g177248/ZN      -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.307  
  FE_RC_3014_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.321  
  FE_RC_3013_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.009   0.019    0.340  
  count_cycle_reg[43]/D           -      D       F     DFF_X1          1  0.011   0.000    0.340  
#-----------------------------------------------------------------------------------------------
Path 573: VIOLATED (-0.161 ns) Setup Check with Pin count_cycle_reg[36]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[36]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.135 (P)
            Arrival:=    0.204        0.027

              Setup:-    0.025
      Required Time:=    0.179
       Launch Clock:=    0.027
          Data Path:+    0.312
              Slack:=   -0.161

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.025    0.291  
  inc_add_1428_40_g177229/ZN      -      A1->ZN  F     NAND2_X2        2  0.015   0.015    0.306  
  FE_RC_3061_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.321  
  FE_RC_3060_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.340  
  count_cycle_reg[36]/D           -      D       F     DFF_X1          1  0.011   0.000    0.340  
#-----------------------------------------------------------------------------------------------
Path 574: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[27][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.023
      Required Time:=    0.242
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.161

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199251/ZN                   -      A1->ZN  F     NAND3_X2        4  0.018   0.035    0.320  
  FE_OCPC2168_n_38993/ZN       -      A->ZN   R     INV_X4         17  0.023   0.043    0.363  
  FE_RC_324_0/ZN               -      A1->ZN  R     OR2_X1          1  0.027   0.029    0.391  
  FE_RC_323_0/ZN               -      A2->ZN  F     NAND2_X1        1  0.008   0.012    0.403  
  cpuregs_reg[27][12]/D        -      D       F     DFF_X1          1  0.006   0.000    0.403  
#--------------------------------------------------------------------------------------------
Path 575: VIOLATED (-0.161 ns) Setup Check with Pin count_cycle_reg[49]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[49]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.135 (P)
            Arrival:=    0.228        0.027

              Setup:-    0.023
      Required Time:=    0.205
       Launch Clock:=    0.027
          Data Path:+    0.338
              Slack:=   -0.161

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.021    0.287  
  inc_add_1428_40_g177224/ZN      -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.303  
  inc_add_1428_40_g924/ZN         -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.340  
  g172174/ZN                      -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.366  
  count_cycle_reg[49]/D           -      D       F     DFF_X1          1  0.005   0.000    0.366  
#-----------------------------------------------------------------------------------------------
Path 576: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[3][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.108 (P)
            Arrival:=    0.251        0.000

              Setup:-    0.024
      Required Time:=    0.228
       Launch Clock:=    0.000
          Data Path:+    0.388
              Slack:=   -0.161

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g169114_dup188811/ZN              -      A1->ZN  F     NAND2_X4       12  0.025   0.031    0.356  
  g181479/ZN                        -      A1->ZN  R     NAND2_X1        1  0.020   0.019    0.376  
  FE_RC_1564_0/ZN                   -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.388  
  cpuregs_reg[3][19]/D              -      D       F     DFF_X1          1  0.007   0.000    0.388  
#-------------------------------------------------------------------------------------------------
Path 577: VIOLATED (-0.161 ns) Setup Check with Pin count_cycle_reg[50]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[50]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.135 (P)
            Arrival:=    0.228        0.027

              Setup:-    0.023
      Required Time:=    0.205
       Launch Clock:=    0.027
          Data Path:+    0.339
              Slack:=   -0.161

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.021    0.287  
  inc_add_1428_40_g177238/ZN      -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.303  
  inc_add_1428_40_g940/ZN         -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.341  
  g172171/ZN                      -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.366  
  count_cycle_reg[50]/D           -      D       F     DFF_X1          1  0.005   0.000    0.366  
#-----------------------------------------------------------------------------------------------
Path 578: VIOLATED (-0.161 ns) Setup Check with Pin count_instr_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.135 (P)
            Arrival:=    0.231        0.027

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=    0.027
          Data Path:+    0.335
              Slack:=   -0.161

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[19]/CK               -      CK      R     (arrival)      65  0.068       -    0.027  
  count_instr_reg[19]/Q                -      CK->Q   R     DFF_X1          3  0.068   0.113    0.140  
  inc_add_1559_34_g1180/ZN             -      A2->ZN  F     NAND2_X2        1  0.018   0.020    0.160  
  inc_add_1559_34_g1163/ZN             -      A2->ZN  R     NOR2_X4         4  0.010   0.031    0.191  
  inc_add_1559_34_g1127/ZN             -      A1->ZN  F     NAND2_X2        2  0.018   0.020    0.211  
  FE_OCPC2327_inc_add_1559_34_n_909/Z  -      A->Z    F     BUF_X1          3  0.011   0.033    0.244  
  FE_OFC285_inc_add_1559_34_n_909/Z    -      A->Z    F     BUF_X2          5  0.008   0.029    0.273  
  FE_OFC287_inc_add_1559_34_n_909/ZN   -      A->ZN   R     INV_X1          1  0.008   0.012    0.285  
  inc_add_1559_34_g1016/ZN             -      A2->ZN  F     NAND2_X1        1  0.007   0.014    0.299  
  g192337/ZN                           -      A->ZN   F     XNOR2_X1        1  0.010   0.038    0.337  
  g182321/ZN                           -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.362  
  count_instr_reg[24]/D                -      D       R     DFF_X1          1  0.016   0.000    0.362  
#----------------------------------------------------------------------------------------------------
Path 579: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[5][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.023
      Required Time:=    0.262
       Launch Clock:=    0.001
          Data Path:+    0.421
              Slack:=   -0.160

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_254_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.018    0.294  
  FE_RC_253_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.313  
  g190425/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.333  
  g169113_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.359  
  FE_OCPC2213_FE_RN_35/Z  -      A->Z    F     BUF_X2          5  0.016   0.037    0.396  
  g176022/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.410  
  FE_RC_438_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.422  
  cpuregs_reg[5][27]/D    -      D       F     DFF_X1          1  0.006   0.000    0.422  
#---------------------------------------------------------------------------------------
Path 580: VIOLATED (-0.160 ns) Setup Check with Pin instr_jalr_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_jalr_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.194       -0.006

              Setup:-    0.029
      Required Time:=    0.166
       Launch Clock:=   -0.006
          Data Path:+    0.332
              Slack:=   -0.160

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g179371/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.022    0.201  
  g179370/ZN                       -      A1->ZN  R     NAND2_X2        2  0.012   0.022    0.223  
  g179375/ZN                       -      A2->ZN  F     NAND2_X4        2  0.014   0.020    0.243  
  g199496/ZN                       -      A2->ZN  R     NOR2_X4         1  0.012   0.023    0.266  
  g165195/ZN                       -      A1->ZN  R     AND2_X2         3  0.010   0.033    0.299  
  g198077/ZN                       -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.313  
  g163046/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.326  
  instr_jalr_reg/D                 -      D       R     DFF_X1          1  0.009   0.000    0.326  
#------------------------------------------------------------------------------------------------
Path 581: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[30][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.160

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.361  
  g164731/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.377  
  g163815/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.396  
  cpuregs_reg[30][2]/D            -      D       R     DFF_X1          1  0.017   0.000    0.396  
#-----------------------------------------------------------------------------------------------
Path 582: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[30][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.160

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.361  
  g199015/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.376  
  g163536/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.395  
  cpuregs_reg[30][9]/D            -      D       R     DFF_X1          1  0.017   0.000    0.395  
#-----------------------------------------------------------------------------------------------
Path 583: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[30][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.160

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.361  
  g198022/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.376  
  g163534/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.396  
  cpuregs_reg[30][7]/D            -      D       R     DFF_X1          1  0.017   0.000    0.396  
#-----------------------------------------------------------------------------------------------
Path 584: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[7][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.108 (P)
            Arrival:=    0.251        0.000

              Setup:-    0.023
      Required Time:=    0.228
       Launch Clock:=    0.000
          Data Path:+    0.388
              Slack:=   -0.160

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g169114_dup188811/ZN              -      A1->ZN  F     NAND2_X4       12  0.025   0.031    0.356  
  g181482/ZN                        -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.376  
  FE_RC_448_0/ZN                    -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.388  
  cpuregs_reg[7][19]/D              -      D       F     DFF_X1          1  0.006   0.000    0.388  
#-------------------------------------------------------------------------------------------------
Path 585: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[30][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.160

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.030    0.361  
  g181886/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.377  
  g163828/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.396  
  cpuregs_reg[30][0]/D            -      D       R     DFF_X1          1  0.017   0.000    0.396  
#-----------------------------------------------------------------------------------------------
Path 586: VIOLATED (-0.160 ns) Setup Check with Pin count_cycle_reg[37]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[37]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.135 (P)
            Arrival:=    0.203        0.027

              Setup:-    0.025
      Required Time:=    0.179
       Launch Clock:=    0.027
          Data Path:+    0.311
              Slack:=   -0.160

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.025    0.291  
  inc_add_1428_40_g177246/ZN      -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.306  
  FE_RC_3033_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.321  
  FE_RC_3032_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.338  
  count_cycle_reg[37]/D           -      D       F     DFF_X1          1  0.010   0.000    0.338  
#-----------------------------------------------------------------------------------------------
Path 587: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[30][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.394
              Slack:=   -0.160

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.361  
  g164668/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.376  
  g163532/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.395  
  cpuregs_reg[30][5]/D            -      D       R     DFF_X1          1  0.017   0.000    0.395  
#-----------------------------------------------------------------------------------------------
Path 588: VIOLATED (-0.160 ns) Setup Check with Pin instr_lui_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lui_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=   -0.006
          Data Path:+    0.333
              Slack:=   -0.160

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g179371/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.022    0.201  
  g179370/ZN                       -      A1->ZN  R     NAND2_X2        2  0.012   0.022    0.223  
  g179375/ZN                       -      A2->ZN  F     NAND2_X4        2  0.014   0.020    0.243  
  g199496/ZN                       -      A2->ZN  R     NOR2_X4         1  0.012   0.023    0.266  
  g165195/ZN                       -      A1->ZN  R     AND2_X2         3  0.010   0.033    0.299  
  g164375/ZN                       -      A2->ZN  F     NAND2_X1        1  0.011   0.015    0.314  
  g163043/ZN                       -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.326  
  instr_lui_reg/D                  -      D       R     DFF_X1          1  0.009   0.000    0.326  
#------------------------------------------------------------------------------------------------
Path 589: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[30][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.160

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.030    0.361  
  g164665/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.377  
  g163529/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.396  
  cpuregs_reg[30][1]/D            -      D       R     DFF_X1          1  0.017   0.000    0.396  
#-----------------------------------------------------------------------------------------------
Path 590: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[4][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.160

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  g180608/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.371  
  g180607/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.384  
  cpuregs_reg[4][30]/D    -      D       R     DFF_X1          1  0.009   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 591: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[20][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.160

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g12/ZN                       -      A1->ZN  F     NAND2_X4        3  0.011   0.023    0.310  
  FE_OCPC1880_n_32748/ZN       -      A->ZN   R     INV_X8         13  0.014   0.026    0.336  
  FE_OCPC2166_n_32748/Z        -      A->Z    R     BUF_X4          5  0.017   0.028    0.364  
  g185806/ZN                   -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.377  
  g163239/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.396  
  cpuregs_reg[20][12]/D        -      D       R     DFF_X1          1  0.017   0.000    0.396  
#--------------------------------------------------------------------------------------------
Path 592: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[30][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.394
              Slack:=   -0.160

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.361  
  g164669/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.376  
  g163533/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.395  
  cpuregs_reg[30][6]/D            -      D       R     DFF_X1          1  0.017   0.000    0.395  
#-----------------------------------------------------------------------------------------------
Path 593: VIOLATED (-0.159 ns) Setup Check with Pin instr_auipc_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_auipc_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=   -0.006
          Data Path:+    0.332
              Slack:=   -0.159

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g179371/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.022    0.201  
  g179370/ZN                       -      A1->ZN  R     NAND2_X2        2  0.012   0.022    0.223  
  g179375/ZN                       -      A2->ZN  F     NAND2_X4        2  0.014   0.020    0.243  
  g199496/ZN                       -      A2->ZN  R     NOR2_X4         1  0.012   0.023    0.266  
  g165195/ZN                       -      A1->ZN  R     AND2_X2         3  0.010   0.033    0.299  
  g164371/ZN                       -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.313  
  g163042/ZN                       -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.326  
  instr_auipc_reg/D                -      D       R     DFF_X1          1  0.009   0.000    0.326  
#------------------------------------------------------------------------------------------------
Path 594: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[5][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.192 (P)    0.109 (P)
            Arrival:=    0.284        0.001

              Setup:-    0.023
      Required Time:=    0.260
       Launch Clock:=    0.001
          Data Path:+    0.419
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g183058/ZN              -      A1->ZN  F     NAND2_X1        3  0.015   0.025    0.359  
  FE_OCPC2326_n_22185/Z   -      A->Z    F     BUF_X1          2  0.014   0.035    0.394  
  g183061/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.408  
  FE_RC_350_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.420  
  cpuregs_reg[5][29]/D    -      D       F     DFF_X1          1  0.006   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 595: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[2][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.191 (P)    0.109 (P)
            Arrival:=    0.283        0.001

              Setup:-    0.023
      Required Time:=    0.260
       Launch Clock:=    0.001
          Data Path:+    0.418
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g183058/ZN              -      A1->ZN  F     NAND2_X1        3  0.015   0.025    0.359  
  FE_OCPC2326_n_22185/Z   -      A->Z    F     BUF_X1          2  0.014   0.035    0.394  
  g183057/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.408  
  g180475/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.419  
  cpuregs_reg[2][29]/D    -      D       F     DFF_X1          1  0.006   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 596: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[7][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  g162964/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.370  
  FE_RC_358_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.383  
  cpuregs_reg[7][30]/D    -      D       R     DFF_X1          1  0.009   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 597: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[15][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_RC_3088_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.016   0.015    0.371  
  FE_RC_3087_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.383  
  cpuregs_reg[15][30]/D   -      D       R     DFF_X1          1  0.009   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 598: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[29][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.109 (P)
            Arrival:=    0.249        0.001

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=    0.001
          Data Path:+    0.378
              Slack:=   -0.159

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.028    0.344  
  g199349/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.359  
  g191869/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.379  
  cpuregs_reg[29][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 599: VIOLATED (-0.158 ns) Setup Check with Pin count_cycle_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.116 (P)    0.112 (P)
            Arrival:=    0.208        0.004

              Setup:-    0.023
      Required Time:=    0.185
       Launch Clock:=    0.004
          Data Path:+    0.340
              Slack:=   -0.158

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[10]/CK                -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[10]/Q                 -      CK->Q   R     DFF_X1          4  0.070   0.111    0.115  
  inc_add_1428_40_g1182/ZN              -      A2->ZN  R     AND2_X2         2  0.016   0.033    0.148  
  inc_add_1428_40_g1156/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.164  
  inc_add_1428_40_g1066/ZN              -      A2->ZN  R     NOR2_X2         1  0.009   0.028    0.192  
  inc_add_1428_40_g1043/ZN              -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  FE_OCPC1030_inc_add_1428_40_n_797/ZN  -      A->ZN   R     INV_X4          4  0.010   0.025    0.236  
  FE_OCPC1031_inc_add_1428_40_n_797/Z   -      A->Z    R     BUF_X8         16  0.016   0.030    0.265  
  inc_add_1428_40_g1018/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.280  
  inc_add_1428_40_g923/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.317  
  g172185/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.343  
  count_cycle_reg[17]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.343  
#-----------------------------------------------------------------------------------------------------
Path 600: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[28][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.171 (P)    0.109 (P)
            Arrival:=    0.263        0.001

              Setup:-    0.025
      Required Time:=    0.238
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.158

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g199389/ZN                   -      A1->ZN  F     NAND3_X4        4  0.014   0.028    0.316  
  FE_OCPC2157_n_39154/ZN       -      A->ZN   R     INV_X1          1  0.017   0.022    0.338  
  FE_OCPC2275_n_39154/Z        -      A->Z    R     BUF_X4         12  0.012   0.042    0.380  
  g163476/ZN                   -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.396  
  cpuregs_reg[28][9]/D         -      D       F     DFF_X1          1  0.010   0.000    0.396  
#--------------------------------------------------------------------------------------------
Path 601: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[16][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.157

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g194979/ZN              -      A1->ZN  R     NAND2_X4       12  0.014   0.040    0.350  
  g181450/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.367  
  FE_RC_1432_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.381  
  cpuregs_reg[16][12]/D   -      D       R     DFF_X1          1  0.008   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 602: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[28][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.171 (P)    0.109 (P)
            Arrival:=    0.263        0.001

              Setup:-    0.025
      Required Time:=    0.239
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.157

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g199389/ZN                   -      A1->ZN  F     NAND3_X4        4  0.014   0.028    0.316  
  FE_OCPC2157_n_39154/ZN       -      A->ZN   R     INV_X1          1  0.017   0.022    0.338  
  FE_OCPC2275_n_39154/Z        -      A->Z    R     BUF_X4         12  0.012   0.042    0.379  
  g163813/ZN                   -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.396  
  cpuregs_reg[28][2]/D         -      D       F     DFF_X1          1  0.010   0.000    0.396  
#--------------------------------------------------------------------------------------------
Path 603: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[28][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.171 (P)    0.109 (P)
            Arrival:=    0.263        0.001

              Setup:-    0.025
      Required Time:=    0.238
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.157

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g199389/ZN                   -      A1->ZN  F     NAND3_X4        4  0.014   0.028    0.316  
  FE_OCPC2157_n_39154/ZN       -      A->ZN   R     INV_X1          1  0.017   0.022    0.338  
  FE_OCPC2275_n_39154/Z        -      A->Z    R     BUF_X4         12  0.012   0.041    0.379  
  g163472/ZN                   -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.395  
  cpuregs_reg[28][5]/D         -      D       F     DFF_X1          1  0.010   0.000    0.395  
#--------------------------------------------------------------------------------------------
Path 604: VIOLATED (-0.156 ns) Setup Check with Pin cpuregs_reg[28][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.109 (P)
            Arrival:=    0.264        0.001

              Setup:-    0.025
      Required Time:=    0.239
       Launch Clock:=    0.001
          Data Path:+    0.394
              Slack:=   -0.156

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g199389/ZN                   -      A1->ZN  F     NAND3_X4        4  0.014   0.028    0.316  
  FE_OCPC2157_n_39154/ZN       -      A->ZN   R     INV_X1          1  0.017   0.022    0.338  
  FE_OCPC2275_n_39154/Z        -      A->Z    R     BUF_X4         12  0.012   0.041    0.379  
  g163473/ZN                   -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.395  
  cpuregs_reg[28][6]/D         -      D       F     DFF_X1          1  0.010   0.000    0.395  
#--------------------------------------------------------------------------------------------
Path 605: VIOLATED (-0.156 ns) Setup Check with Pin cpuregs_reg[1][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.023
      Required Time:=    0.229
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.156

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  add_1312_30_g7074/ZN    -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.206  
  add_1312_30_g7061/ZN    -      A1->ZN  R     NOR2_X2         1  0.010   0.019    0.225  
  add_1312_30_g7049/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.026    0.250  
  add_1312_30_g7009/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.041    0.291  
  g169815/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.312  
  g194954/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.016    0.328  
  FE_OCPC910_n_34501/ZN   -      A->ZN   R     INV_X8          4  0.009   0.021    0.349  
  FE_OCPC911_n_34501/ZN   -      A->ZN   F     INV_X4          3  0.013   0.010    0.360  
  g200266/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.373  
  g200265/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.384  
  cpuregs_reg[1][17]/D    -      D       F     DFF_X1          1  0.006   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 606: VIOLATED (-0.156 ns) Setup Check with Pin cpuregs_reg[14][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.031
      Required Time:=    0.255
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.156

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.019    0.382  
  g163795/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.029    0.410  
  cpuregs_reg[14][28]/D   -      D       R     DFF_X1          1  0.019   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 607: VIOLATED (-0.155 ns) Setup Check with Pin cpuregs_reg[11][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.109 (P)
            Arrival:=    0.249        0.001

              Setup:-    0.030
      Required Time:=    0.219
       Launch Clock:=    0.001
          Data Path:+    0.374
              Slack:=   -0.155

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184847/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC971_n_23998/ZN        -      A->ZN   F     INV_X8         38  0.019   0.024    0.343  
  g163821/ZN                   -      B2->ZN  R     OAI21_X1        1  0.015   0.032    0.374  
  cpuregs_reg[11][0]/D         -      D       R     DFF_X1          1  0.016   0.000    0.374  
#--------------------------------------------------------------------------------------------
Path 608: VIOLATED (-0.155 ns) Setup Check with Pin cpuregs_reg[13][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.109 (P)
            Arrival:=    0.250        0.001

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.155

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184845/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC1036_n_23997/ZN       -      A->ZN   F     INV_X8         34  0.019   0.024    0.344  
  g163049/ZN                   -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.375  
  cpuregs_reg[13][1]/D         -      D       R     DFF_X1          1  0.017   0.000    0.375  
#--------------------------------------------------------------------------------------------
Path 609: VIOLATED (-0.155 ns) Setup Check with Pin reg_pc_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.106 (P)
            Arrival:=    0.201       -0.002

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=   -0.002
          Data Path:+    0.329
              Slack:=   -0.155

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/QN   -      CK->QN  F     DFF_X1          1  0.072   0.085    0.082  
  FE_OCPC1306_n_7865/Z   -      A->Z    F     BUF_X4          2  0.014   0.034    0.116  
  FE_OCPC1309_n_7865/ZN  -      A->ZN   R     INV_X8         13  0.009   0.034    0.149  
  FE_OCPC1319_n_7865/ZN  -      A->ZN   F     INV_X2          1  0.023   0.014    0.164  
  FE_RC_12_0/ZN          -      A1->ZN  F     OR2_X4          1  0.009   0.041    0.204  
  FE_RC_11_0/ZN          -      A1->ZN  R     NAND2_X4        3  0.008   0.024    0.228  
  g83355__185380/ZN      -      A2->ZN  F     NAND2_X4        2  0.017   0.018    0.246  
  g185382/ZN             -      A2->ZN  R     NAND2_X2        2  0.008   0.023    0.269  
  FE_OCPC2084_n_24537/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.293  
  FE_OFC297_n_24537/ZN   -      A->ZN   F     INV_X2          1  0.008   0.012    0.306  
  g169056/ZN             -      B1->ZN  R     OAI21_X2        1  0.006   0.021    0.327  
  reg_pc_reg[20]/D       -      D       R     DFF_X1          1  0.014   0.000    0.327  
#--------------------------------------------------------------------------------------
Path 610: VIOLATED (-0.154 ns) Setup Check with Pin is_alu_reg_reg_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_alu_reg_reg_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.031
      Required Time:=    0.164
       Launch Clock:=   -0.006
          Data Path:+    0.325
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN              -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1094_n_19858/ZN  -      A->ZN   F     INV_X1          4  0.011   0.018    0.154  
  g200167/Z               -      S->Z    R     MUX2_X1         4  0.010   0.074    0.228  
  g168824/ZN              -      A->ZN   F     INV_X1          1  0.029   0.013    0.241  
  g167745/ZN              -      A1->ZN  R     NOR2_X2         2  0.009   0.029    0.270  
  g166656/ZN              -      A1->ZN  F     NAND2_X2        2  0.020   0.017    0.287  
  g163045/ZN              -      B2->ZN  R     OAI21_X1        1  0.010   0.031    0.318  
  is_alu_reg_reg_reg/D    -      D       R     DFF_X1          1  0.018   0.000    0.318  
#---------------------------------------------------------------------------------------
Path 611: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[28][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.025
      Required Time:=    0.240
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.154

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g199389/ZN                   -      A1->ZN  F     NAND3_X4        4  0.014   0.028    0.316  
  FE_OCPC2157_n_39154/ZN       -      A->ZN   R     INV_X1          1  0.017   0.022    0.338  
  FE_OCPC2275_n_39154/Z        -      A->Z    R     BUF_X4         12  0.012   0.040    0.378  
  g163474/ZN                   -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.394  
  cpuregs_reg[28][7]/D         -      D       F     DFF_X1          1  0.010   0.000    0.394  
#--------------------------------------------------------------------------------------------
Path 612: VIOLATED (-0.154 ns) Setup Check with Pin decoded_imm_j_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.096 (P)    0.103 (P)
            Arrival:=    0.188       -0.005

              Setup:-    0.028
      Required Time:=    0.160
       Launch Clock:=   -0.005
          Data Path:+    0.319
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN     -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN         -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z   -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN              -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN              -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN              -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN              -      A->ZN   R     INV_X8         14  0.013   0.024    0.284  
  g165067/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.015    0.299  
  g187836/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.314  
  decoded_imm_j_reg[2]/D  -      D       R     DFF_X1          1  0.010   0.000    0.314  
#---------------------------------------------------------------------------------------
Path 613: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[1][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.191 (P)    0.109 (P)
            Arrival:=    0.283        0.001

              Setup:-    0.030
      Required Time:=    0.253
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.018    0.381  
  g163126/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.407  
  cpuregs_reg[1][28]/D    -      D       R     DFF_X1          1  0.017   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 614: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[14][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.108 (P)
            Arrival:=    0.251       -0.000

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=   -0.000
          Data Path:+    0.375
              Slack:=   -0.154

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  FE_RC_1360_0/ZN        -      A2->ZN  F     NAND2_X4        4  0.015   0.028    0.301  
  FE_OCPC931_n_36937/ZN  -      A->ZN   R     INV_X4          2  0.015   0.022    0.323  
  FE_OCPC936_n_36937/ZN  -      A->ZN   F     INV_X8         22  0.012   0.023    0.346  
  g163769/ZN             -      B1->ZN  R     OAI21_X1        1  0.014   0.028    0.375  
  cpuregs_reg[14][1]/D   -      D       R     DFF_X1          1  0.018   0.000    0.375  
#--------------------------------------------------------------------------------------
Path 615: VIOLATED (-0.153 ns) Setup Check with Pin reg_pc_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.106 (P)
            Arrival:=    0.201       -0.002

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.002
          Data Path:+    0.328
              Slack:=   -0.153

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_stalu_reg/CK          -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/QN          -      CK->QN  F     DFF_X1          1  0.072   0.085    0.082  
  FE_OCPC1306_n_7865/Z          -      A->Z    F     BUF_X4          2  0.014   0.034    0.116  
  FE_OCPC1309_n_7865/ZN         -      A->ZN   R     INV_X8         13  0.009   0.034    0.149  
  FE_OCPC2018_FE_OFN3_n_7865/Z  -      A->Z    R     BUF_X8          5  0.023   0.028    0.177  
  g174437/ZN                    -      A1->ZN  F     NAND2_X2        1  0.008   0.015    0.192  
  g174435/ZN                    -      A1->ZN  R     NAND2_X4        3  0.009   0.023    0.215  
  g83306__192562/ZN             -      A2->ZN  F     NAND2_X2        2  0.016   0.024    0.239  
  g211/ZN                       -      A2->ZN  R     NAND2_X2        2  0.013   0.022    0.261  
  FE_OCPC2101_n_11530/Z         -      A->Z    R     BUF_X1          1  0.012   0.029    0.290  
  FE_OFC300_n_11530/ZN          -      A->ZN   F     INV_X2          1  0.012   0.015    0.304  
  FE_RC_2079_0/ZN               -      B1->ZN  R     OAI21_X2        1  0.007   0.021    0.325  
  reg_pc_reg[23]/D              -      D       R     DFF_X1          1  0.014   0.000    0.325  
#---------------------------------------------------------------------------------------------
Path 616: VIOLATED (-0.153 ns) Setup Check with Pin reg_pc_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.106 (P)
            Arrival:=    0.204       -0.002

              Setup:-    0.030
      Required Time:=    0.174
       Launch Clock:=   -0.002
          Data Path:+    0.330
              Slack:=   -0.153

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/Q    -      CK->Q   F     DFF_X1          2  0.072   0.106    0.103  
  fopt173209/ZN          -      A->ZN   R     INV_X4          9  0.011   0.038    0.141  
  FE_OCPC1279_n_10812/Z  -      A->Z    R     BUF_X1          2  0.027   0.040    0.181  
  g83447__172770/ZN      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.200  
  g83416__172769/ZN      -      A->ZN   R     OAI21_X4        3  0.010   0.030    0.230  
  g83354__173388/ZN      -      A2->ZN  F     NAND2_X4        2  0.035   0.018    0.248  
  g83352__174802_dup/ZN  -      A1->ZN  R     NAND2_X2        2  0.009   0.018    0.266  
  FE_OCPC1330_n_12976/Z  -      A->Z    R     BUF_X2          1  0.012   0.024    0.290  
  fopt178853/ZN          -      A->ZN   F     INV_X2          1  0.008   0.013    0.303  
  g169026/ZN             -      B1->ZN  R     OAI21_X1        1  0.006   0.025    0.327  
  reg_pc_reg[25]/D       -      D       R     DFF_X1          1  0.018   0.000    0.327  
#--------------------------------------------------------------------------------------
Path 617: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[9][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.108 (P)
            Arrival:=    0.250       -0.000

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=   -0.000
          Data Path:+    0.374
              Slack:=   -0.153

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  FE_RC_1579_0/ZN        -      A2->ZN  R     AND2_X4         1  0.015   0.046    0.318  
  g177585/ZN             -      A->ZN   F     INV_X16        64  0.019   0.023    0.341  
  g163824/ZN             -      B2->ZN  R     OAI21_X1        1  0.017   0.033    0.374  
  cpuregs_reg[9][0]/D    -      D       R     DFF_X1          1  0.017   0.000    0.374  
#--------------------------------------------------------------------------------------
Path 618: VIOLATED (-0.153 ns) Setup Check with Pin is_alu_reg_imm_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_alu_reg_imm_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.194       -0.006

              Setup:-    0.030
      Required Time:=    0.164
       Launch Clock:=   -0.006
          Data Path:+    0.323
              Slack:=   -0.153

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g179371/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.022    0.201  
  g179370/ZN                       -      A1->ZN  R     NAND2_X2        2  0.012   0.022    0.223  
  g179375/ZN                       -      A2->ZN  F     NAND2_X4        2  0.014   0.020    0.243  
  g199496_dup/ZN                   -      A2->ZN  R     NOR2_X4         2  0.012   0.027    0.270  
  g165197/ZN                       -      A1->ZN  F     NAND2_X2        5  0.013   0.021    0.291  
  g163044/ZN                       -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.317  
  is_alu_reg_imm_reg/D             -      D       R     DFF_X1          1  0.017   0.000    0.317  
#------------------------------------------------------------------------------------------------
Path 619: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[17][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.426
              Slack:=   -0.153

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.016    0.399  
  g163167/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.028    0.427  
  cpuregs_reg[17][30]/D   -      D       R     DFF_X1          1  0.019   0.000    0.427  
#---------------------------------------------------------------------------------------
Path 620: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[11][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.109 (P)
            Arrival:=    0.250        0.001

              Setup:-    0.025
      Required Time:=    0.225
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.153

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184847/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC971_n_23998/ZN        -      A->ZN   F     INV_X8         38  0.019   0.025    0.343  
  g164374/ZN                   -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.361  
  g163619/ZN                   -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.378  
  cpuregs_reg[11][1]/D         -      D       F     DFF_X1          1  0.011   0.000    0.378  
#--------------------------------------------------------------------------------------------
Path 621: VIOLATED (-0.153 ns) Setup Check with Pin decoded_imm_j_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.096 (P)    0.103 (P)
            Arrival:=    0.188       -0.005

              Setup:-    0.026
      Required Time:=    0.162
       Launch Clock:=   -0.005
          Data Path:+    0.321
              Slack:=   -0.153

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN     -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN         -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z   -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN              -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN              -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  FE_OCPC1971_n_39371/ZN  -      A->ZN   R     INV_X4          3  0.011   0.020    0.230  
  FE_OCPC1973_n_39371/ZN  -      A->ZN   F     INV_X4         16  0.012   0.020    0.250  
  g199615/ZN              -      B1->ZN  R     AOI22_X1        1  0.012   0.043    0.293  
  g183363/ZN              -      A1->ZN  F     NAND2_X1        1  0.025   0.022    0.316  
  decoded_imm_j_reg[3]/D  -      D       F     DFF_X1          1  0.013   0.000    0.316  
#---------------------------------------------------------------------------------------
Path 622: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[22][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.030
      Required Time:=    0.272
       Launch Clock:=    0.001
          Data Path:+    0.424
              Slack:=   -0.153

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.017    0.400  
  g196120/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.425  
  cpuregs_reg[22][30]/D   -      D       R     DFF_X1          1  0.017   0.000    0.425  
#---------------------------------------------------------------------------------------
Path 623: VIOLATED (-0.153 ns) Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.031
      Required Time:=    0.164
       Launch Clock:=   -0.006
          Data Path:+    0.324
              Slack:=   -0.153

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                     -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                          -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN              -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN     -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g179371/ZN                          -      A1->ZN  F     NAND2_X1        1  0.021   0.022    0.201  
  g179370/ZN                          -      A1->ZN  R     NAND2_X2        2  0.012   0.022    0.223  
  g179375/ZN                          -      A2->ZN  F     NAND2_X4        2  0.014   0.020    0.243  
  g199496_dup/ZN                      -      A2->ZN  R     NOR2_X4         2  0.012   0.027    0.270  
  g165197/ZN                          -      A1->ZN  F     NAND2_X2        5  0.013   0.021    0.291  
  g200169/ZN                          -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.317  
  is_beq_bne_blt_bge_bltu_bgeu_reg/D  -      D       R     DFF_X1          1  0.018   0.000    0.317  
#---------------------------------------------------------------------------------------------------
Path 624: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[5][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.160 (P)    0.109 (P)
            Arrival:=    0.252        0.001

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.374
              Slack:=   -0.153

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        6  0.016   0.025    0.341  
  g199353/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.356  
  g176037/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.375  
  cpuregs_reg[5][15]/D    -      D       R     DFF_X1          1  0.017   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 625: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[15][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.030
      Required Time:=    0.255
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.153

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.019    0.382  
  g185095/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.408  
  cpuregs_reg[15][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 626: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[9][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.026
      Required Time:=    0.260
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.040    0.316  
  g190424/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.025    0.341  
  FE_RC_3074_0/ZN         -      A1->ZN  F     NAND2_X4        7  0.015   0.026    0.366  
  g197018/ZN              -      A->ZN   R     INV_X8         24  0.016   0.030    0.396  
  g163615/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.412  
  cpuregs_reg[9][28]/D    -      D       F     DFF_X1          1  0.012   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 627: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[27][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.030
      Required Time:=    0.273
       Launch Clock:=    0.001
          Data Path:+    0.425
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.017    0.400  
  g197632/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.426  
  cpuregs_reg[27][30]/D   -      D       R     DFF_X1          1  0.018   0.000    0.426  
#---------------------------------------------------------------------------------------
Path 628: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[20][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.425
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.016    0.399  
  g191100/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.027    0.427  
  cpuregs_reg[20][30]/D   -      D       R     DFF_X1          1  0.019   0.000    0.427  
#---------------------------------------------------------------------------------------
Path 629: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[11][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.026
      Required Time:=    0.260
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.040    0.316  
  g190424/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.025    0.341  
  FE_RC_3074_0/ZN         -      A1->ZN  F     NAND2_X4        7  0.015   0.026    0.366  
  g197018/ZN              -      A->ZN   R     INV_X8         24  0.016   0.030    0.396  
  g163645/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.412  
  cpuregs_reg[11][28]/D   -      D       F     DFF_X1          1  0.012   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 630: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[10][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.109 (P)
            Arrival:=    0.286        0.001

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.019    0.382  
  g163763/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.408  
  cpuregs_reg[10][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 631: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[9][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.108 (P)
            Arrival:=    0.250       -0.000

              Setup:-    0.025
      Required Time:=    0.225
       Launch Clock:=   -0.000
          Data Path:+    0.377
              Slack:=   -0.152

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  FE_RC_1579_0/ZN        -      A2->ZN  R     AND2_X4         1  0.015   0.046    0.318  
  g177585/ZN             -      A->ZN   F     INV_X16        64  0.019   0.023    0.341  
  g164318/ZN             -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.360  
  g163575/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.377  
  cpuregs_reg[9][1]/D    -      D       F     DFF_X1          1  0.011   0.000    0.377  
#--------------------------------------------------------------------------------------
Path 632: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[31][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.030
      Required Time:=    0.272
       Launch Clock:=    0.001
          Data Path:+    0.423
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.017    0.400  
  g193173/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.424  
  cpuregs_reg[31][30]/D   -      D       R     DFF_X1          1  0.016   0.000    0.424  
#---------------------------------------------------------------------------------------
Path 633: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[26][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.030
      Required Time:=    0.272
       Launch Clock:=    0.001
          Data Path:+    0.423
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.017    0.400  
  g199516/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.424  
  cpuregs_reg[26][30]/D   -      D       R     DFF_X1          1  0.016   0.000    0.424  
#---------------------------------------------------------------------------------------
Path 634: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[23][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.030
      Required Time:=    0.272
       Launch Clock:=    0.001
          Data Path:+    0.423
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.017    0.400  
  g194813/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.424  
  cpuregs_reg[23][30]/D   -      D       R     DFF_X1          1  0.016   0.000    0.424  
#---------------------------------------------------------------------------------------
Path 635: VIOLATED (-0.152 ns) Setup Check with Pin mem_instr_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_instr_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=   -0.005
          Data Path:+    0.325
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFFS_X1         3  0.073   0.100    0.095  
  FE_OFC307_n_7867/ZN     -      A->ZN   F     INV_X1          4  0.023   0.019    0.114  
  g84486__183131/ZN       -      A1->ZN  R     NOR2_X2         1  0.011   0.031    0.146  
  FE_OCPC1568_n_22256/ZN  -      A->ZN   F     INV_X4          7  0.022   0.020    0.166  
  FE_OCPC1571_n_22256/ZN  -      A->ZN   R     INV_X1          1  0.012   0.014    0.180  
  g84177__195964/ZN       -      A1->ZN  F     NAND2_X1        2  0.008   0.018    0.198  
  FE_RC_1808_0/ZN         -      A1->ZN  R     NAND2_X2        2  0.012   0.028    0.226  
  g194212/ZN              -      A2->ZN  F     NAND2_X4        6  0.020   0.027    0.253  
  FE_OCPC2230_n_33687/ZN  -      A->ZN   R     INV_X4         18  0.015   0.036    0.289  
  g167682/ZN              -      A1->ZN  F     NAND2_X1        1  0.024   0.016    0.305  
  g166404/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.319  
  mem_instr_reg/D         -      D       R     DFF_X1          1  0.010   0.000    0.319  
#---------------------------------------------------------------------------------------
Path 636: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[6][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.109 (P)
            Arrival:=    0.250        0.001

              Setup:-    0.028
      Required Time:=    0.222
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.028    0.344  
  g199344/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.361  
  FE_RC_1566_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.374  
  cpuregs_reg[6][15]/D    -      D       R     DFF_X1          1  0.009   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 637: VIOLATED (-0.152 ns) Setup Check with Pin decoded_imm_j_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.096 (P)    0.103 (P)
            Arrival:=    0.188       -0.005

              Setup:-    0.029
      Required Time:=    0.160
       Launch Clock:=   -0.005
          Data Path:+    0.317
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN     -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN         -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z   -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN              -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN              -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN              -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297_dup/ZN          -      A->ZN   R     INV_X8          8  0.013   0.018    0.278  
  g165069/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.294  
  g194547/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.312  
  decoded_imm_j_reg[4]/D  -      D       R     DFF_X1          1  0.012   0.000    0.312  
#---------------------------------------------------------------------------------------
Path 638: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[30][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.424
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.017    0.400  
  g194725/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.426  
  cpuregs_reg[30][30]/D   -      D       R     DFF_X1          1  0.018   0.000    0.426  
#---------------------------------------------------------------------------------------
Path 639: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[12][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.030
      Required Time:=    0.255
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.019    0.382  
  g188050/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.407  
  cpuregs_reg[12][28]/D   -      D       R     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 640: VIOLATED (-0.152 ns) Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_lb_lh_lw_lbu_lhu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=   -0.006
          Data Path:+    0.322
              Slack:=   -0.152

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g179371/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.022    0.201  
  g179370/ZN                       -      A1->ZN  R     NAND2_X2        2  0.012   0.022    0.223  
  g179375/ZN                       -      A2->ZN  F     NAND2_X4        2  0.014   0.020    0.243  
  g199496_dup/ZN                   -      A2->ZN  R     NOR2_X4         2  0.012   0.027    0.270  
  g165197/ZN                       -      A1->ZN  F     NAND2_X2        5  0.013   0.021    0.291  
  g162981/ZN                       -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.316  
  is_lb_lh_lw_lbu_lhu_reg/D        -      D       R     DFF_X1          1  0.016   0.000    0.316  
#------------------------------------------------------------------------------------------------
Path 641: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[8][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.030
      Required Time:=    0.255
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.019    0.382  
  g199911/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.407  
  cpuregs_reg[8][28]/D    -      D       R     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 642: VIOLATED (-0.152 ns) Setup Check with Pin is_sb_sh_sw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_sb_sh_sw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=   -0.006
          Data Path:+    0.322
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN              -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1094_n_19858/ZN  -      A->ZN   F     INV_X1          4  0.011   0.018    0.154  
  g200167/Z               -      S->Z    R     MUX2_X1         4  0.010   0.074    0.228  
  g168824/ZN              -      A->ZN   F     INV_X1          1  0.029   0.013    0.241  
  g167745/ZN              -      A1->ZN  R     NOR2_X2         2  0.009   0.029    0.270  
  g193855/ZN              -      A1->ZN  F     NAND2_X1        1  0.020   0.017    0.287  
  g162985/ZN              -      B2->ZN  R     OAI21_X1        1  0.009   0.030    0.316  
  is_sb_sh_sw_reg/D       -      D       R     DFF_X1          1  0.016   0.000    0.316  
#---------------------------------------------------------------------------------------
Path 643: VIOLATED (-0.151 ns) Setup Check with Pin decoded_imm_j_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.328
              Slack:=   -0.151

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK      -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN      -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN      -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN          -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z    -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN               -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN               -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN               -      A->ZN   R     INV_X8         14  0.013   0.024    0.285  
  g165078/ZN               -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.299  
  g182428/ZN               -      A1->ZN  R     NAND2_X1        1  0.008   0.023    0.322  
  decoded_imm_j_reg[16]/D  -      D       R     DFF_X1          1  0.017   0.000    0.322  
#----------------------------------------------------------------------------------------
Path 644: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[3][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.023
      Required Time:=    0.261
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC2176_n_24208/Z   -      A->Z    F     BUF_X2          4  0.012   0.032    0.386  
  g175946/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.400  
  FE_RC_327_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.412  
  cpuregs_reg[3][22]/D    -      D       F     DFF_X1          1  0.007   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 645: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[24][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.027
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.427
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.316  
  g190416/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.337  
  g166782/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.020    0.357  
  FE_OCPC2272_n_4179/Z    -      A->Z    F     BUF_X4          1  0.011   0.028    0.386  
  FE_RC_3090_0/ZN         -      A->ZN   R     INV_X8         24  0.007   0.027    0.413  
  g189748/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.428  
  cpuregs_reg[24][30]/D   -      D       F     DFF_X1          1  0.014   0.000    0.428  
#---------------------------------------------------------------------------------------
Path 646: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[4][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.192 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.023
      Required Time:=    0.261
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC2176_n_24208/Z   -      A->Z    F     BUF_X2          4  0.012   0.032    0.386  
  g180693/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.400  
  g180692/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.412  
  cpuregs_reg[4][22]/D    -      D       F     DFF_X1          1  0.006   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 647: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[6][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.192 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.023
      Required Time:=    0.261
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC2176_n_24208/Z   -      A->Z    F     BUF_X2          4  0.012   0.032    0.386  
  g196016/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.400  
  g185065/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.412  
  cpuregs_reg[6][22]/D    -      D       F     DFF_X1          1  0.006   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 648: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[29][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.423
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.017    0.400  
  g183498/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.424  
  cpuregs_reg[29][30]/D   -      D       R     DFF_X1          1  0.017   0.000    0.424  
#---------------------------------------------------------------------------------------
Path 649: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[16][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.423
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.016    0.399  
  g163135/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.424  
  cpuregs_reg[16][30]/D   -      D       R     DFF_X1          1  0.017   0.000    0.424  
#---------------------------------------------------------------------------------------
Path 650: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[31][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  g185831/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.366  
  g163569/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.387  
  cpuregs_reg[31][12]/D   -      D       R     DFF_X1          1  0.017   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 651: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[18][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.423
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.016    0.399  
  g163197/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.424  
  cpuregs_reg[18][30]/D   -      D       R     DFF_X1          1  0.017   0.000    0.424  
#---------------------------------------------------------------------------------------
Path 652: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[5][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.023
      Required Time:=    0.261
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC2176_n_24208/Z   -      A->Z    F     BUF_X2          4  0.012   0.032    0.386  
  g176014/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.400  
  FE_RC_331_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.412  
  cpuregs_reg[5][22]/D    -      D       F     DFF_X1          1  0.006   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 653: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[21][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.025
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.426
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.316  
  g190416/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.337  
  g166782/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.020    0.357  
  FE_OCPC2272_n_4179/Z    -      A->Z    F     BUF_X4          1  0.011   0.028    0.386  
  FE_RC_3090_0/ZN         -      A->ZN   R     INV_X8         24  0.007   0.027    0.413  
  g163287/ZN              -      B1->ZN  F     OAI21_X2        1  0.019   0.014    0.427  
  cpuregs_reg[21][30]/D   -      D       F     DFF_X1          1  0.009   0.000    0.427  
#---------------------------------------------------------------------------------------
Path 654: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[25][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.423
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.016    0.399  
  g193152/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.424  
  cpuregs_reg[25][30]/D   -      D       R     DFF_X1          1  0.016   0.000    0.424  
#---------------------------------------------------------------------------------------
Path 655: VIOLATED (-0.150 ns) Setup Check with Pin mem_wstrb_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=   -0.005
          Data Path:+    0.323
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFFS_X1         3  0.073   0.100    0.095  
  FE_OFC307_n_7867/ZN     -      A->ZN   F     INV_X1          4  0.023   0.019    0.114  
  g84486__183131/ZN       -      A1->ZN  R     NOR2_X2         1  0.011   0.031    0.146  
  FE_OCPC1568_n_22256/ZN  -      A->ZN   F     INV_X4          7  0.022   0.020    0.166  
  FE_OCPC1571_n_22256/ZN  -      A->ZN   R     INV_X1          1  0.012   0.014    0.180  
  g84177__195964/ZN       -      A1->ZN  F     NAND2_X1        2  0.008   0.018    0.198  
  FE_RC_1808_0/ZN         -      A1->ZN  R     NAND2_X2        2  0.012   0.028    0.226  
  g194212_dup/ZN          -      A2->ZN  F     NAND2_X4        4  0.020   0.020    0.247  
  FE_OCPC2229_n_33687/ZN  -      A->ZN   R     INV_X4         21  0.012   0.037    0.283  
  g167701/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.017    0.301  
  g166406/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.017    0.317  
  mem_wstrb_reg[1]/D      -      D       R     DFF_X1          1  0.009   0.000    0.317  
#---------------------------------------------------------------------------------------
Path 656: VIOLATED (-0.150 ns) Setup Check with Pin decoded_imm_j_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.199       -0.005

              Setup:-    0.029
      Required Time:=    0.170
       Launch Clock:=   -0.005
          Data Path:+    0.325
              Slack:=   -0.150

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK      -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN      -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN      -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN          -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z    -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN               -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN               -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN               -      A->ZN   R     INV_X8         14  0.013   0.024    0.285  
  g165079/ZN               -      A1->ZN  F     NAND2_X2        1  0.014   0.015    0.299  
  g186986/ZN               -      A2->ZN  R     NAND2_X2        1  0.008   0.021    0.320  
  decoded_imm_j_reg[17]/D  -      D       R     DFF_X1          1  0.013   0.000    0.320  
#----------------------------------------------------------------------------------------
Path 657: VIOLATED (-0.150 ns) Setup Check with Pin count_instr_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.205        0.005

              Setup:-    0.030
      Required Time:=    0.174
       Launch Clock:=    0.005
          Data Path:+    0.319
              Slack:=   -0.150

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[1]/Q        -      CK->Q   R     DFF_X1          2  0.070   0.108    0.113  
  inc_add_1559_34_g187563/ZN  -      A1->ZN  R     AND2_X4         2  0.014   0.031    0.144  
  FE_OCPC1560_n_26886/Z       -      A->Z    R     BUF_X4          4  0.009   0.022    0.166  
  g200141/ZN                  -      A1->ZN  R     AND2_X1         2  0.008   0.039    0.206  
  g200144/ZN                  -      A1->ZN  R     AND2_X4         8  0.016   0.038    0.244  
  inc_add_1559_34_g200147/ZN  -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.260  
  g192324/ZN                  -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.297  
  FE_RC_1803_0/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.324  
  count_instr_reg[12]/D       -      D       R     DFF_X1          1  0.018   0.000    0.324  
#-------------------------------------------------------------------------------------------
Path 658: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[19][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.428
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.316  
  g190416/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.337  
  g166782/ZN              -      A1->ZN  F     NAND2_X4        5  0.012   0.020    0.357  
  FE_OCPC2272_n_4179/Z    -      A->Z    F     BUF_X4          1  0.011   0.028    0.386  
  FE_RC_3090_0/ZN         -      A->ZN   R     INV_X8         24  0.007   0.027    0.413  
  g163227/ZN              -      B1->ZN  F     OAI21_X2        1  0.019   0.016    0.429  
  cpuregs_reg[19][30]/D   -      D       F     DFF_X1          1  0.011   0.000    0.429  
#---------------------------------------------------------------------------------------
Path 659: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[29][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  g185828/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.366  
  g197407/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.386  
  cpuregs_reg[29][12]/D   -      D       R     DFF_X1          1  0.016   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 660: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[19][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g194979/ZN              -      A1->ZN  R     NAND2_X4       12  0.014   0.040    0.350  
  g194977/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.367  
  g163209/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.386  
  cpuregs_reg[19][12]/D   -      D       R     DFF_X1          1  0.017   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 661: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[13][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.423
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.016    0.399  
  g163077/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.424  
  cpuregs_reg[13][30]/D   -      D       R     DFF_X1          1  0.017   0.000    0.424  
#---------------------------------------------------------------------------------------
Path 662: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[12][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.423
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.016    0.399  
  g188032/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.424  
  cpuregs_reg[12][30]/D   -      D       R     DFF_X1          1  0.017   0.000    0.424  
#---------------------------------------------------------------------------------------
Path 663: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[21][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.171 (P)    0.110 (P)
            Arrival:=    0.263        0.002

              Setup:-    0.030
      Required Time:=    0.233
       Launch Clock:=    0.002
          Data Path:+    0.380
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g199000/ZN              -      A1->ZN  R     NAND2_X4       12  0.021   0.043    0.346  
  g199012/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.363  
  g200254/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.382  
  cpuregs_reg[21][9]/D    -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 664: VIOLATED (-0.149 ns) Setup Check with Pin reg_pc_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.316
              Slack:=   -0.149

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN        -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN   -      A->ZN   R     INV_X8         15  0.020   0.048    0.201  
  FE_OFC149_n_13860/Z   -      A->Z    R     BUF_X4          6  0.031   0.033    0.233  
  g83304__188703/ZN     -      A1->ZN  F     NAND3_X1        1  0.012   0.023    0.256  
  g83292__183606/ZN     -      A2->ZN  R     NAND3_X2        2  0.016   0.027    0.284  
  g183610/ZN            -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.298  
  g169042/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.317  
  reg_pc_reg[31]/D      -      D       R     DFF_X1          1  0.017   0.000    0.317  
#-------------------------------------------------------------------------------------
Path 665: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[24][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.171 (P)    0.110 (P)
            Arrival:=    0.263        0.002

              Setup:-    0.030
      Required Time:=    0.233
       Launch Clock:=    0.002
          Data Path:+    0.380
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g199000/ZN              -      A1->ZN  R     NAND2_X4       12  0.021   0.043    0.346  
  g199013/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.018    0.363  
  g163356/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.382  
  cpuregs_reg[24][9]/D    -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 666: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[11][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.015    0.398  
  g163647/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.423  
  cpuregs_reg[11][30]/D   -      D       R     DFF_X1          1  0.017   0.000    0.423  
#---------------------------------------------------------------------------------------
Path 667: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[1][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.015    0.398  
  g163140/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.423  
  cpuregs_reg[1][30]/D    -      D       R     DFF_X1          1  0.017   0.000    0.423  
#---------------------------------------------------------------------------------------
Path 668: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[28][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.023
      Required Time:=    0.272
       Launch Clock:=    0.001
          Data Path:+    0.419
              Slack:=   -0.148

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g199389/ZN                   -      A1->ZN  F     NAND3_X4        4  0.014   0.028    0.316  
  FE_OCPC2157_n_39154/ZN       -      A->ZN   R     INV_X1          1  0.017   0.022    0.338  
  FE_OCPC2275_n_39154/Z        -      A->Z    R     BUF_X4         12  0.012   0.043    0.380  
  FE_RC_1455_0/ZN              -      A1->ZN  R     OR2_X1          1  0.024   0.028    0.408  
  FE_RC_1454_0/ZN              -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.420  
  cpuregs_reg[28][14]/D        -      D       F     DFF_X1          1  0.006   0.000    0.420  
#--------------------------------------------------------------------------------------------
Path 669: VIOLATED (-0.148 ns) Setup Check with Pin count_instr_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[14]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.113 (P)
            Arrival:=    0.227        0.005

              Setup:-    0.030
      Required Time:=    0.197
       Launch Clock:=    0.005
          Data Path:+    0.341
              Slack:=   -0.148

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[14]/CK                       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[14]/Q                        -      CK->Q   R     DFF_X1          3  0.070   0.111    0.116  
  inc_add_1559_34_g1179/ZN                     -      A2->ZN  R     AND2_X2         1  0.017   0.033    0.150  
  inc_add_1559_34_g1156/ZN                     -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.167  
  inc_add_1559_34_g1066/ZN                     -      A2->ZN  R     NOR2_X4         1  0.010   0.024    0.191  
  inc_add_1559_34_g1043/ZN                     -      A2->ZN  F     NAND2_X2        2  0.012   0.020    0.211  
  FE_DBTC21_inc_add_1559_34_n_795/ZN           -      A->ZN   R     INV_X4          2  0.011   0.016    0.228  
  FE_OFC178_FE_DBTN21_inc_add_1559_34_n_795/Z  -      A->Z    R     BUF_X4         17  0.009   0.039    0.266  
  inc_add_1559_34_g1015/ZN                     -      A1->ZN  F     NAND2_X1        1  0.023   0.018    0.284  
  inc_add_1559_34_g969/ZN                      -      A->ZN   R     XNOR2_X1        1  0.010   0.029    0.313  
  g170190/ZN                                   -      A->ZN   F     INV_X1          1  0.020   0.009    0.322  
  g182317/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.346  
  count_instr_reg[18]/D                        -      D       R     DFF_X1          1  0.016   0.000    0.346  
#------------------------------------------------------------------------------------------------------------
Path 670: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[18][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.110 (P)
            Arrival:=    0.264        0.002

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.002
          Data Path:+    0.381
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g199000/ZN              -      A1->ZN  R     NAND2_X4       12  0.021   0.043    0.345  
  g199008/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.363  
  g163176/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.383  
  cpuregs_reg[18][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 671: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[9][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.015    0.398  
  g163617/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.423  
  cpuregs_reg[9][30]/D    -      D       R     DFF_X1          1  0.017   0.000    0.423  
#---------------------------------------------------------------------------------------
Path 672: VIOLATED (-0.148 ns) Setup Check with Pin count_instr_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[14]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.113 (P)
            Arrival:=    0.228        0.005

              Setup:-    0.030
      Required Time:=    0.198
       Launch Clock:=    0.005
          Data Path:+    0.342
              Slack:=   -0.148

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[14]/CK                       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[14]/Q                        -      CK->Q   R     DFF_X1          3  0.070   0.111    0.116  
  inc_add_1559_34_g1179/ZN                     -      A2->ZN  R     AND2_X2         1  0.017   0.033    0.150  
  inc_add_1559_34_g1156/ZN                     -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.167  
  inc_add_1559_34_g1066/ZN                     -      A2->ZN  R     NOR2_X4         1  0.010   0.024    0.191  
  inc_add_1559_34_g1043/ZN                     -      A2->ZN  F     NAND2_X2        2  0.012   0.020    0.211  
  FE_DBTC21_inc_add_1559_34_n_795/ZN           -      A->ZN   R     INV_X4          2  0.011   0.016    0.228  
  FE_OFC178_FE_DBTN21_inc_add_1559_34_n_795/Z  -      A->Z    R     BUF_X4         17  0.009   0.039    0.267  
  inc_add_1559_34_g1019/ZN                     -      A1->ZN  F     NAND2_X1        1  0.023   0.018    0.285  
  inc_add_1559_34_g962/ZN                      -      A->ZN   R     XNOR2_X1        1  0.010   0.028    0.313  
  g170146/ZN                                   -      A->ZN   F     INV_X1          1  0.019   0.009    0.322  
  g182324/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.006   0.025    0.346  
  count_instr_reg[20]/D                        -      D       R     DFF_X1          1  0.017   0.000    0.346  
#------------------------------------------------------------------------------------------------------------
Path 673: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[28][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.423
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.016    0.399  
  g186186/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.424  
  cpuregs_reg[28][30]/D   -      D       R     DFF_X1          1  0.016   0.000    0.424  
#---------------------------------------------------------------------------------------
Path 674: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[19][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.171 (P)    0.110 (P)
            Arrival:=    0.263        0.002

              Setup:-    0.030
      Required Time:=    0.234
       Launch Clock:=    0.002
          Data Path:+    0.380
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g199000/ZN              -      A1->ZN  R     NAND2_X4       12  0.021   0.043    0.346  
  g198999/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.363  
  g163206/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.382  
  cpuregs_reg[19][9]/D    -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 675: VIOLATED (-0.148 ns) Setup Check with Pin count_instr_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[14]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.139 (P)    0.113 (P)
            Arrival:=    0.231        0.005

              Setup:-    0.030
      Required Time:=    0.201
       Launch Clock:=    0.005
          Data Path:+    0.344
              Slack:=   -0.148

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[14]/CK                       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[14]/Q                        -      CK->Q   R     DFF_X1          3  0.070   0.111    0.116  
  inc_add_1559_34_g1179/ZN                     -      A2->ZN  R     AND2_X2         1  0.017   0.033    0.150  
  inc_add_1559_34_g1156/ZN                     -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.167  
  inc_add_1559_34_g1066/ZN                     -      A2->ZN  R     NOR2_X4         1  0.010   0.024    0.191  
  inc_add_1559_34_g1043/ZN                     -      A2->ZN  F     NAND2_X2        2  0.012   0.020    0.211  
  FE_DBTC21_inc_add_1559_34_n_795/ZN           -      A->ZN   R     INV_X4          2  0.011   0.016    0.228  
  FE_OFC178_FE_DBTN21_inc_add_1559_34_n_795/Z  -      A->Z    R     BUF_X4         17  0.009   0.040    0.267  
  inc_add_1559_34_g1031/ZN                     -      A1->ZN  F     NAND2_X1        2  0.023   0.021    0.288  
  FE_RC_1667_0/ZN                              -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.306  
  FE_RC_1666_0/ZN                              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.324  
  g182316/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.349  
  count_instr_reg[26]/D                        -      D       R     DFF_X1          1  0.016   0.000    0.349  
#------------------------------------------------------------------------------------------------------------
Path 676: VIOLATED (-0.148 ns) Setup Check with Pin decoded_imm_j_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.199       -0.005

              Setup:-    0.029
      Required Time:=    0.170
       Launch Clock:=   -0.005
          Data Path:+    0.323
              Slack:=   -0.148

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK      -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN      -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN      -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN          -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z    -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN               -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN               -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN               -      A->ZN   R     INV_X8         14  0.013   0.024    0.285  
  g165075/ZN               -      A1->ZN  F     NAND2_X2        1  0.014   0.014    0.299  
  g191048/ZN               -      A1->ZN  R     NAND2_X2        1  0.008   0.019    0.318  
  decoded_imm_j_reg[19]/D  -      D       R     DFF_X1          1  0.013   0.000    0.318  
#----------------------------------------------------------------------------------------
Path 677: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[8][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.016    0.399  
  g199907/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.424  
  cpuregs_reg[8][30]/D    -      D       R     DFF_X1          1  0.016   0.000    0.424  
#---------------------------------------------------------------------------------------
Path 678: VIOLATED (-0.148 ns) Setup Check with Pin decoded_imm_j_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.324
              Slack:=   -0.148

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK      -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN      -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN      -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN          -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z    -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN               -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN               -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN               -      A->ZN   R     INV_X8         14  0.013   0.024    0.285  
  g165077/ZN               -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.299  
  g187587/ZN               -      A1->ZN  R     NAND2_X1        1  0.008   0.020    0.319  
  decoded_imm_j_reg[15]/D  -      D       R     DFF_X1          1  0.015   0.000    0.319  
#----------------------------------------------------------------------------------------
Path 679: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[20][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.110 (P)
            Arrival:=    0.264        0.002

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.002
          Data Path:+    0.380
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g199000/ZN              -      A1->ZN  R     NAND2_X4       12  0.021   0.043    0.345  
  g199006/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.363  
  g163236/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.382  
  cpuregs_reg[20][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 680: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[10][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.016    0.399  
  g163766/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.423  
  cpuregs_reg[10][30]/D   -      D       R     DFF_X1          1  0.016   0.000    0.423  
#---------------------------------------------------------------------------------------
Path 681: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[14][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2272_n_4179/Z    -      A->Z    R     BUF_X4          1  0.016   0.027    0.383  
  FE_RC_3090_0/ZN         -      A->ZN   F     INV_X8         24  0.010   0.016    0.399  
  g163797/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.423  
  cpuregs_reg[14][30]/D   -      D       R     DFF_X1          1  0.017   0.000    0.423  
#---------------------------------------------------------------------------------------
Path 682: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[22][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.148

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g196210/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.024    0.303  
  FE_OCPC2187_n_35849/ZN       -      A->ZN   R     INV_X4          2  0.014   0.021    0.324  
  FE_OCPC2190_n_35849/Z        -      A->Z    R     BUF_X4          5  0.011   0.026    0.350  
  g199018/ZN                   -      A2->ZN  F     NAND2_X1        1  0.010   0.014    0.364  
  g196884/ZN                   -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.383  
  cpuregs_reg[22][9]/D         -      D       R     DFF_X1          1  0.017   0.000    0.383  
#--------------------------------------------------------------------------------------------
Path 683: VIOLATED (-0.147 ns) Setup Check with Pin mem_wstrb_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=   -0.005
          Data Path:+    0.320
              Slack:=   -0.147

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFFS_X1         3  0.073   0.100    0.095  
  FE_OFC307_n_7867/ZN     -      A->ZN   F     INV_X1          4  0.023   0.019    0.114  
  g84486__183131/ZN       -      A1->ZN  R     NOR2_X2         1  0.011   0.031    0.146  
  FE_OCPC1568_n_22256/ZN  -      A->ZN   F     INV_X4          7  0.022   0.020    0.166  
  FE_OCPC1571_n_22256/ZN  -      A->ZN   R     INV_X1          1  0.012   0.014    0.180  
  g84177__195964/ZN       -      A1->ZN  F     NAND2_X1        2  0.008   0.018    0.198  
  FE_RC_1808_0/ZN         -      A1->ZN  R     NAND2_X2        2  0.012   0.028    0.226  
  g194212_dup/ZN          -      A2->ZN  F     NAND2_X4        4  0.020   0.020    0.247  
  FE_OCPC2229_n_33687/ZN  -      A->ZN   R     INV_X4         21  0.012   0.037    0.283  
  g167702/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.017    0.300  
  g166408/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.315  
  mem_wstrb_reg[3]/D      -      D       R     DFF_X1          1  0.009   0.000    0.315  
#---------------------------------------------------------------------------------------
Path 684: VIOLATED (-0.147 ns) Setup Check with Pin count_instr_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[14]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.113 (P)
            Arrival:=    0.225        0.005

              Setup:-    0.030
      Required Time:=    0.195
       Launch Clock:=    0.005
          Data Path:+    0.338
              Slack:=   -0.147

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[14]/CK                       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[14]/Q                        -      CK->Q   R     DFF_X1          3  0.070   0.111    0.116  
  inc_add_1559_34_g1179/ZN                     -      A2->ZN  R     AND2_X2         1  0.017   0.033    0.150  
  inc_add_1559_34_g1156/ZN                     -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.167  
  inc_add_1559_34_g1066/ZN                     -      A2->ZN  R     NOR2_X4         1  0.010   0.024    0.191  
  inc_add_1559_34_g1043/ZN                     -      A2->ZN  F     NAND2_X2        2  0.012   0.020    0.211  
  FE_DBTC21_inc_add_1559_34_n_795/ZN           -      A->ZN   R     INV_X4          2  0.011   0.016    0.228  
  FE_OFC178_FE_DBTN21_inc_add_1559_34_n_795/Z  -      A->Z    R     BUF_X4         17  0.009   0.037    0.264  
  inc_add_1559_34_g1018/ZN                     -      A1->ZN  F     NAND2_X1        1  0.023   0.018    0.282  
  inc_add_1559_34_g923/ZN                      -      A->ZN   R     XNOR2_X1        1  0.010   0.028    0.310  
  g171133/ZN                                   -      A->ZN   F     INV_X1          1  0.019   0.009    0.319  
  g182318/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.343  
  count_instr_reg[17]/D                        -      D       R     DFF_X1          1  0.016   0.000    0.343  
#------------------------------------------------------------------------------------------------------------
Path 685: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[22][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.147

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g196210/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.024    0.303  
  FE_OCPC2187_n_35849/ZN       -      A->ZN   R     INV_X4          2  0.014   0.021    0.324  
  FE_OCPC2190_n_35849/Z        -      A->Z    R     BUF_X4          5  0.011   0.026    0.350  
  g181536/ZN                   -      A2->ZN  F     NAND2_X1        1  0.010   0.014    0.364  
  g196888/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[22][11]/D        -      D       R     DFF_X1          1  0.017   0.000    0.383  
#--------------------------------------------------------------------------------------------
Path 686: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[7][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.159 (P)    0.109 (P)
            Arrival:=    0.251        0.001

              Setup:-    0.028
      Required Time:=    0.223
       Launch Clock:=    0.001
          Data Path:+    0.370
              Slack:=   -0.147

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        6  0.016   0.025    0.341  
  g199354/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.357  
  g195347/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.371  
  cpuregs_reg[7][15]/D    -      D       R     DFF_X1          1  0.008   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 687: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[22][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.147

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g196210/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.024    0.303  
  FE_OCPC2187_n_35849/ZN       -      A->ZN   R     INV_X4          2  0.014   0.021    0.324  
  FE_OCPC2190_n_35849/Z        -      A->Z    R     BUF_X4          5  0.011   0.025    0.350  
  g164635/ZN                   -      A2->ZN  F     NAND2_X1        1  0.010   0.015    0.364  
  g194514/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.383  
  cpuregs_reg[22][6]/D         -      D       R     DFF_X1          1  0.016   0.000    0.383  
#--------------------------------------------------------------------------------------------
Path 688: VIOLATED (-0.147 ns) Setup Check with Pin count_instr_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[14]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.113 (P)
            Arrival:=    0.227        0.005

              Setup:-    0.030
      Required Time:=    0.197
       Launch Clock:=    0.005
          Data Path:+    0.339
              Slack:=   -0.147

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[14]/CK                       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[14]/Q                        -      CK->Q   R     DFF_X1          3  0.070   0.111    0.116  
  inc_add_1559_34_g1179/ZN                     -      A2->ZN  R     AND2_X2         1  0.017   0.033    0.150  
  inc_add_1559_34_g1156/ZN                     -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.167  
  inc_add_1559_34_g1066/ZN                     -      A2->ZN  R     NOR2_X4         1  0.010   0.024    0.191  
  inc_add_1559_34_g1043/ZN                     -      A2->ZN  F     NAND2_X2        2  0.012   0.020    0.211  
  FE_DBTC21_inc_add_1559_34_n_795/ZN           -      A->ZN   R     INV_X4          2  0.011   0.016    0.228  
  FE_OFC178_FE_DBTN21_inc_add_1559_34_n_795/Z  -      A->Z    R     BUF_X4         17  0.009   0.038    0.266  
  inc_add_1559_34_g1028/ZN                     -      A1->ZN  F     NAND2_X1        1  0.023   0.018    0.284  
  inc_add_1559_34_g960/ZN                      -      A->ZN   R     XNOR2_X1        1  0.010   0.028    0.312  
  g171144/ZN                                   -      A->ZN   F     INV_X1          1  0.019   0.009    0.321  
  g182345/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.344  
  count_instr_reg[19]/D                        -      D       R     DFF_X1          1  0.016   0.000    0.344  
#------------------------------------------------------------------------------------------------------------
Path 689: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[29][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.110 (P)
            Arrival:=    0.265        0.002

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.002
          Data Path:+    0.381
              Slack:=   -0.147

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g199000/ZN              -      A1->ZN  R     NAND2_X4       12  0.021   0.042    0.345  
  g199010/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.364  
  g197411/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[29][9]/D    -      D       R     DFF_X1          1  0.016   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 690: VIOLATED (-0.147 ns) Setup Check with Pin instr_jal_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_jal_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=   -0.006
          Data Path:+    0.320
              Slack:=   -0.147

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN              -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1094_n_19858/ZN  -      A->ZN   F     INV_X1          4  0.011   0.018    0.154  
  g200167/Z               -      S->Z    R     MUX2_X1         4  0.010   0.074    0.228  
  g200170/ZN              -      A2->ZN  F     NAND3_X2        3  0.029   0.033    0.261  
  FE_RC_1661_0/ZN         -      A1->ZN  R     NOR2_X2         1  0.017   0.022    0.283  
  FE_RC_1660_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.298  
  g178327/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.314  
  instr_jal_reg/D         -      D       R     DFF_X1          1  0.009   0.000    0.314  
#---------------------------------------------------------------------------------------
Path 691: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[28][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.201 (P)    0.109 (P)
            Arrival:=    0.293        0.001

              Setup:-    0.023
      Required Time:=    0.270
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.147

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g199389/ZN                   -      A1->ZN  F     NAND3_X4        4  0.014   0.028    0.316  
  FE_OCPC2157_n_39154/ZN       -      A->ZN   R     INV_X1          1  0.017   0.022    0.338  
  FE_OCPC2275_n_39154/Z        -      A->Z    R     BUF_X4         12  0.012   0.043    0.380  
  FE_RC_1488_0/ZN              -      A1->ZN  R     OR2_X2          1  0.024   0.025    0.405  
  FE_RC_1487_0/ZN              -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.417  
  cpuregs_reg[28][13]/D        -      D       F     DFF_X1          1  0.006   0.000    0.417  
#--------------------------------------------------------------------------------------------
Path 692: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[17][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.023
      Required Time:=    0.242
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.147

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.017    0.365  
  g185838/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.013    0.378  
  FE_RC_1428_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.008   0.011    0.389  
  cpuregs_reg[17][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 693: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[18][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.109 (P)
            Arrival:=    0.264        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.381
              Slack:=   -0.147

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.019    0.287  
  g188236_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.011   0.020    0.307  
  FE_OFC55_n_27581/ZN          -      A->ZN   R     INV_X4         18  0.012   0.037    0.344  
  g164467/ZN                   -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.362  
  g163172/ZN                   -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.382  
  cpuregs_reg[18][5]/D         -      D       R     DFF_X1          1  0.017   0.000    0.382  
#--------------------------------------------------------------------------------------------
Path 694: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[18][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.381
              Slack:=   -0.147

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.019    0.287  
  g188236_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.011   0.020    0.307  
  FE_OFC55_n_27581/ZN          -      A->ZN   R     INV_X4         18  0.012   0.037    0.344  
  g164468/ZN                   -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.362  
  g163173/ZN                   -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.382  
  cpuregs_reg[18][6]/D         -      D       R     DFF_X1          1  0.016   0.000    0.382  
#--------------------------------------------------------------------------------------------
Path 695: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[20][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.171 (P)    0.108 (P)
            Arrival:=    0.263        0.000

              Setup:-    0.030
      Required Time:=    0.233
       Launch Clock:=    0.000
          Data Path:+    0.380
              Slack:=   -0.147

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.043    0.320  
  FE_OFC546_n_2087/ZN               -      A->ZN   R     INV_X8         16  0.015   0.026    0.346  
  g164502/ZN                        -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.360  
  g163233/ZN                        -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.380  
  cpuregs_reg[20][6]/D              -      D       R     DFF_X1          1  0.016   0.000    0.380  
#-------------------------------------------------------------------------------------------------
Path 696: VIOLATED (-0.147 ns) Setup Check with Pin reg_pc_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.106 (P)
            Arrival:=    0.204       -0.002

              Setup:-    0.030
      Required Time:=    0.175
       Launch Clock:=   -0.002
          Data Path:+    0.324
              Slack:=   -0.147

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/QN   -      CK->QN  R     DFF_X1          1  0.072   0.086    0.083  
  FE_OCPC1306_n_7865/Z   -      A->Z    R     BUF_X4          2  0.014   0.033    0.117  
  FE_OCPC1307_n_7865/ZN  -      A->ZN   F     INV_X8          7  0.017   0.018    0.134  
  FE_OCPC1316_n_7865/ZN  -      A->ZN   R     INV_X8         14  0.009   0.034    0.168  
  g194837/ZN             -      A1->ZN  F     NAND2_X1        1  0.024   0.027    0.195  
  g173784/ZN             -      A1->ZN  R     NAND2_X4        3  0.015   0.028    0.224  
  g83358__191279/ZN      -      A1->ZN  F     NAND2_X4        2  0.018   0.017    0.241  
  g180398/ZN             -      A1->ZN  R     NAND2_X2        2  0.009   0.021    0.263  
  FE_OCPC1541_n_19151/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.286  
  FE_OFC303_n_19151/ZN   -      A->ZN   F     INV_X2          1  0.007   0.014    0.300  
  g169072/ZN             -      B1->ZN  R     OAI21_X2        1  0.007   0.021    0.321  
  reg_pc_reg[24]/D       -      D       R     DFF_X1          1  0.014   0.000    0.321  
#--------------------------------------------------------------------------------------
Path 697: VIOLATED (-0.147 ns) Setup Check with Pin reg_pc_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.317
              Slack:=   -0.147

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN    -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC562_n_13860/Z    -      A->Z    R     BUF_X8          4  0.018   0.027    0.211  
  g83299__183506/ZN      -      A2->ZN  F     NAND2_X2        3  0.009   0.022    0.233  
  FE_OCPC2307_n_22625/Z  -      A->Z    F     CLKBUF_X2       1  0.015   0.029    0.262  
  FE_RC_615_0/ZN         -      A2->ZN  F     AND2_X2         1  0.006   0.030    0.293  
  g169073/ZN             -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.318  
  reg_pc_reg[17]/D       -      D       R     DFF_X1          1  0.018   0.000    0.318  
#--------------------------------------------------------------------------------------
Path 698: VIOLATED (-0.147 ns) Setup Check with Pin count_instr_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[14]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.113 (P)
            Arrival:=    0.227        0.005

              Setup:-    0.030
      Required Time:=    0.198
       Launch Clock:=    0.005
          Data Path:+    0.339
              Slack:=   -0.147

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[14]/CK                       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[14]/Q                        -      CK->Q   R     DFF_X1          3  0.070   0.111    0.116  
  inc_add_1559_34_g1179/ZN                     -      A2->ZN  R     AND2_X2         1  0.017   0.033    0.150  
  inc_add_1559_34_g1156/ZN                     -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.167  
  inc_add_1559_34_g1066/ZN                     -      A2->ZN  R     NOR2_X4         1  0.010   0.024    0.191  
  inc_add_1559_34_g1043/ZN                     -      A2->ZN  F     NAND2_X2        2  0.012   0.020    0.211  
  FE_DBTC21_inc_add_1559_34_n_795/ZN           -      A->ZN   R     INV_X4          2  0.011   0.016    0.228  
  FE_OFC178_FE_DBTN21_inc_add_1559_34_n_795/Z  -      A->Z    R     BUF_X4         17  0.009   0.039    0.266  
  inc_add_1559_34_g1029/ZN                     -      A1->ZN  F     NAND2_X1        1  0.023   0.018    0.284  
  inc_add_1559_34_g955/ZN                      -      A->ZN   R     XNOR2_X1        1  0.010   0.027    0.312  
  g170174/ZN                                   -      A->ZN   F     INV_X1          1  0.019   0.009    0.321  
  g182340/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.344  
  count_instr_reg[21]/D                        -      D       R     DFF_X1          1  0.016   0.000    0.344  
#------------------------------------------------------------------------------------------------------------
Path 699: VIOLATED (-0.146 ns) Setup Check with Pin count_instr_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[14]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.113 (P)
            Arrival:=    0.228        0.005

              Setup:-    0.030
      Required Time:=    0.198
       Launch Clock:=    0.005
          Data Path:+    0.340
              Slack:=   -0.146

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[14]/CK                       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[14]/Q                        -      CK->Q   R     DFF_X1          3  0.070   0.111    0.116  
  inc_add_1559_34_g1179/ZN                     -      A2->ZN  R     AND2_X2         1  0.017   0.033    0.150  
  inc_add_1559_34_g1156/ZN                     -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.167  
  inc_add_1559_34_g1066/ZN                     -      A2->ZN  R     NOR2_X4         1  0.010   0.024    0.191  
  inc_add_1559_34_g1043/ZN                     -      A2->ZN  F     NAND2_X2        2  0.012   0.020    0.211  
  FE_DBTC21_inc_add_1559_34_n_795/ZN           -      A->ZN   R     INV_X4          2  0.011   0.016    0.228  
  FE_OFC178_FE_DBTN21_inc_add_1559_34_n_795/Z  -      A->Z    R     BUF_X4         17  0.009   0.039    0.267  
  inc_add_1559_34_g1027/ZN                     -      A1->ZN  F     NAND2_X1        1  0.023   0.018    0.285  
  inc_add_1559_34_g968/ZN                      -      A->ZN   R     XNOR2_X1        1  0.010   0.028    0.313  
  g170143/ZN                                   -      A->ZN   F     INV_X1          1  0.019   0.009    0.322  
  g182325/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.345  
  count_instr_reg[22]/D                        -      D       R     DFF_X1          1  0.016   0.000    0.345  
#------------------------------------------------------------------------------------------------------------
Path 700: VIOLATED (-0.146 ns) Setup Check with Pin count_cycle_reg[59]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[59]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.135 (P)
            Arrival:=    0.230        0.027

              Setup:-    0.024
      Required Time:=    0.205
       Launch Clock:=    0.027
          Data Path:+    0.324
              Slack:=   -0.146

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2193_n_15802/ZN      -      A->ZN   R     INV_X4         11  0.013   0.025    0.296  
  inc_add_1428_40_g177240/ZN  -      A1->ZN  F     NAND2_X1        2  0.015   0.020    0.316  
  FE_RC_1739_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.011   0.018    0.334  
  FE_RC_1738_0/ZN             -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.352  
  count_cycle_reg[59]/D       -      D       F     DFF_X1          1  0.009   0.000    0.352  
#-------------------------------------------------------------------------------------------
Path 701: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[23][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.110 (P)
            Arrival:=    0.266        0.002

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.002
          Data Path:+    0.380
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g199000/ZN              -      A1->ZN  R     NAND2_X4       12  0.021   0.042    0.345  
  g199003/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.018    0.363  
  g197266/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.382  
  cpuregs_reg[23][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 702: VIOLATED (-0.146 ns) Setup Check with Pin decoded_imm_j_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.199       -0.005

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.322
              Slack:=   -0.146

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK      -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN      -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN      -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN          -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z    -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN               -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN               -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN               -      A->ZN   R     INV_X8         14  0.013   0.024    0.285  
  g165080/ZN               -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.299  
  g163008/ZN               -      A2->ZN  R     NAND2_X1        1  0.008   0.018    0.317  
  decoded_imm_j_reg[18]/D  -      D       R     DFF_X1          1  0.011   0.000    0.317  
#----------------------------------------------------------------------------------------
Path 703: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[28][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.023
      Required Time:=    0.270
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.146

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g199389/ZN                   -      A1->ZN  F     NAND3_X4        4  0.014   0.028    0.316  
  FE_OCPC2157_n_39154/ZN       -      A->ZN   R     INV_X1          1  0.017   0.022    0.338  
  FE_OCPC2275_n_39154/Z        -      A->Z    R     BUF_X4         12  0.012   0.042    0.380  
  FE_RC_1391_0/ZN              -      A1->ZN  R     OR2_X2          1  0.024   0.025    0.405  
  FE_RC_1390_0/ZN              -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.416  
  cpuregs_reg[28][10]/D        -      D       F     DFF_X1          1  0.006   0.000    0.416  
#--------------------------------------------------------------------------------------------
Path 704: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[24][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.146

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g198245/ZN                   -      A1->ZN  F     NAND2_X4        4  0.014   0.021    0.310  
  FE_OCPC2196_n_37995/ZN       -      A->ZN   R     INV_X4          8  0.012   0.025    0.335  
  FE_OCPC2199_n_37995/Z        -      A->Z    R     BUF_X4         10  0.016   0.036    0.371  
  g163809/ZN                   -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.387  
  cpuregs_reg[24][2]/D         -      D       F     DFF_X1          1  0.009   0.000    0.387  
#--------------------------------------------------------------------------------------------
Path 705: VIOLATED (-0.146 ns) Setup Check with Pin decoded_imm_j_reg[14]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[14]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.087
      Required Time:=    0.108
       Launch Clock:=   -0.005
          Data Path:+    0.259
              Slack:=   -0.146

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK       -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN       -      CK->QN  R     DFFS_X1         3  0.073   0.100    0.095  
  FE_OFC305_n_7867/ZN       -      A->ZN   F     INV_X1          1  0.023   0.013    0.108  
  FE_RC_1218_0/ZN           -      A1->ZN  R     NAND3_X2        3  0.009   0.017    0.126  
  FE_OCPC1659_n_39483/Z     -      A->Z    R     BUF_X1          1  0.013   0.036    0.161  
  g199490/ZN                -      A2->ZN  F     NAND2_X4        4  0.018   0.020    0.181  
  g199597/ZN                -      A1->ZN  R     NAND2_X4        3  0.010   0.022    0.204  
  FE_OCPC1971_n_39371/ZN    -      A->ZN   F     INV_X4          3  0.015   0.013    0.217  
  FE_OCPC1975_n_39371/ZN    -      A->ZN   R     INV_X1          6  0.007   0.037    0.254  
  decoded_imm_j_reg[14]/SE  -      SE      R     SDFF_X1         6  0.030   0.000    0.254  
#-----------------------------------------------------------------------------------------
Path 706: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[20][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.109 (P)
            Arrival:=    0.264        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.146

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g12/ZN                       -      A1->ZN  F     NAND2_X4        3  0.011   0.023    0.310  
  FE_OCPC1879_n_32748/ZN       -      A->ZN   R     INV_X2          6  0.014   0.035    0.345  
  g164721/ZN                   -      A1->ZN  F     NAND2_X1        1  0.024   0.016    0.361  
  g163805/ZN                   -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.380  
  cpuregs_reg[20][2]/D         -      D       R     DFF_X1          1  0.016   0.000    0.380  
#--------------------------------------------------------------------------------------------
Path 707: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[24][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.146

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g198245/ZN                   -      A1->ZN  F     NAND2_X4        4  0.014   0.021    0.310  
  FE_OCPC2196_n_37995/ZN       -      A->ZN   R     INV_X4          8  0.012   0.025    0.335  
  FE_OCPC2199_n_37995/Z        -      A->Z    R     BUF_X4         10  0.016   0.036    0.371  
  g163352/ZN                   -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.386  
  cpuregs_reg[24][5]/D         -      D       F     DFF_X1          1  0.009   0.000    0.386  
#--------------------------------------------------------------------------------------------
Path 708: VIOLATED (-0.146 ns) Setup Check with Pin alu_out_q_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200       -0.000

              Setup:-    0.028
      Required Time:=    0.171
       Launch Clock:=   -0.000
          Data Path:+    0.317
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK       -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN       -      CK->QN  R     DFF_X1          2  0.073   0.090    0.090  
  FE_OCPC1778_n_8104/Z    -      A->Z    R     BUF_X1          1  0.017   0.029    0.118  
  g5/ZN                   -      A1->ZN  R     AND2_X2         2  0.010   0.033    0.151  
  g174993/ZN              -      A1->ZN  F     NOR2_X2         1  0.011   0.009    0.161  
  g178517/ZN              -      A1->ZN  R     NOR2_X2         2  0.006   0.027    0.188  
  FE_OCPC1470_n_17248/Z   -      A->Z    R     BUF_X1          1  0.020   0.030    0.218  
  FE_OCPC1978_n_17248/ZN  -      A->ZN   F     INV_X2          2  0.011   0.010    0.228  
  g178261/ZN              -      B1->ZN  R     AOI21_X2        2  0.005   0.026    0.254  
  FE_RC_1805_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.270  
  FE_RC_1804_0/ZN         -      A->ZN   R     OAI21_X1        1  0.009   0.021    0.291  
  g165635/ZN              -      C1->ZN  F     OAI211_X1       1  0.019   0.026    0.317  
  alu_out_q_reg[3]/D      -      D       F     DFF_X1          1  0.020   0.000    0.317  
#---------------------------------------------------------------------------------------
Path 709: VIOLATED (-0.146 ns) Setup Check with Pin count_cycle_reg[55]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[55]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.135 (P)
            Arrival:=    0.229        0.027

              Setup:-    0.025
      Required Time:=    0.204
       Launch Clock:=    0.027
          Data Path:+    0.322
              Slack:=   -0.146

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2193_n_15802/ZN      -      A->ZN   R     INV_X4         11  0.013   0.024    0.295  
  inc_add_1428_40_g177221/ZN  -      A1->ZN  F     NAND2_X1        2  0.015   0.020    0.315  
  FE_RC_1716_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.331  
  FE_RC_1715_0/ZN             -      A->ZN   F     OAI21_X1        1  0.009   0.019    0.349  
  count_cycle_reg[55]/D       -      D       F     DFF_X1          1  0.010   0.000    0.349  
#-------------------------------------------------------------------------------------------
Path 710: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[22][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.025
      Required Time:=    0.240
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.145

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g196210/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.024    0.303  
  FE_OCPC2186_n_35849/ZN       -      A->ZN   R     INV_X8         14  0.014   0.027    0.330  
  FE_OCPC2189_n_35849/Z        -      A->Z    R     BUF_X4         14  0.015   0.040    0.370  
  g196885/ZN                   -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.386  
  cpuregs_reg[22][5]/D         -      D       F     DFF_X1          1  0.011   0.000    0.386  
#--------------------------------------------------------------------------------------------
Path 711: VIOLATED (-0.145 ns) Setup Check with Pin decoded_imm_j_reg[13]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[13]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.087
      Required Time:=    0.109
       Launch Clock:=   -0.005
          Data Path:+    0.259
              Slack:=   -0.145

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK       -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN       -      CK->QN  R     DFFS_X1         3  0.073   0.100    0.095  
  FE_OFC305_n_7867/ZN       -      A->ZN   F     INV_X1          1  0.023   0.013    0.108  
  FE_RC_1218_0/ZN           -      A1->ZN  R     NAND3_X2        3  0.009   0.017    0.126  
  FE_OCPC1659_n_39483/Z     -      A->Z    R     BUF_X1          1  0.013   0.036    0.161  
  g199490/ZN                -      A2->ZN  F     NAND2_X4        4  0.018   0.020    0.181  
  g199597/ZN                -      A1->ZN  R     NAND2_X4        3  0.010   0.022    0.204  
  FE_OCPC1971_n_39371/ZN    -      A->ZN   F     INV_X4          3  0.015   0.013    0.217  
  FE_OCPC1975_n_39371/ZN    -      A->ZN   R     INV_X1          6  0.007   0.037    0.254  
  decoded_imm_j_reg[13]/SE  -      SE      R     SDFF_X1         6  0.030   0.000    0.254  
#-----------------------------------------------------------------------------------------
Path 712: VIOLATED (-0.145 ns) Setup Check with Pin decoded_imm_j_reg[12]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[12]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.087
      Required Time:=    0.109
       Launch Clock:=   -0.005
          Data Path:+    0.259
              Slack:=   -0.145

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK       -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN       -      CK->QN  R     DFFS_X1         3  0.073   0.100    0.095  
  FE_OFC305_n_7867/ZN       -      A->ZN   F     INV_X1          1  0.023   0.013    0.108  
  FE_RC_1218_0/ZN           -      A1->ZN  R     NAND3_X2        3  0.009   0.017    0.126  
  FE_OCPC1659_n_39483/Z     -      A->Z    R     BUF_X1          1  0.013   0.036    0.161  
  g199490/ZN                -      A2->ZN  F     NAND2_X4        4  0.018   0.020    0.181  
  g199597/ZN                -      A1->ZN  R     NAND2_X4        3  0.010   0.022    0.204  
  FE_OCPC1971_n_39371/ZN    -      A->ZN   F     INV_X4          3  0.015   0.013    0.217  
  FE_OCPC1975_n_39371/ZN    -      A->ZN   R     INV_X1          6  0.007   0.037    0.254  
  decoded_imm_j_reg[12]/SE  -      SE      R     SDFF_X1         6  0.030   0.000    0.254  
#-----------------------------------------------------------------------------------------
Path 713: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[18][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.145

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.019    0.287  
  g188236_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.011   0.020    0.307  
  FE_OFC55_n_27581/ZN          -      A->ZN   R     INV_X4         18  0.012   0.038    0.345  
  g164719/ZN                   -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.361  
  g163803/ZN                   -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.381  
  cpuregs_reg[18][2]/D         -      D       R     DFF_X1          1  0.017   0.000    0.381  
#--------------------------------------------------------------------------------------------
Path 714: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[28][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.023
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.415
              Slack:=   -0.145

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g199389/ZN                   -      A1->ZN  F     NAND3_X4        4  0.014   0.028    0.316  
  FE_OCPC2157_n_39154/ZN       -      A->ZN   R     INV_X1          1  0.017   0.022    0.338  
  FE_OCPC2275_n_39154/Z        -      A->Z    R     BUF_X4         12  0.012   0.042    0.380  
  FE_RC_1423_0/ZN              -      A1->ZN  R     OR2_X2          1  0.024   0.025    0.405  
  FE_RC_1422_0/ZN              -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.416  
  cpuregs_reg[28][11]/D        -      D       F     DFF_X1          1  0.006   0.000    0.416  
#--------------------------------------------------------------------------------------------
Path 715: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[24][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.145

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g198245/ZN                   -      A1->ZN  F     NAND2_X4        4  0.014   0.021    0.310  
  FE_OCPC2196_n_37995/ZN       -      A->ZN   R     INV_X4          8  0.012   0.025    0.335  
  FE_OCPC2199_n_37995/Z        -      A->Z    R     BUF_X4         10  0.016   0.036    0.370  
  g163353/ZN                   -      B1->ZN  F     OAI21_X1        1  0.018   0.016    0.386  
  cpuregs_reg[24][6]/D         -      D       F     DFF_X1          1  0.009   0.000    0.386  
#--------------------------------------------------------------------------------------------
Path 716: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[21][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.108 (P)
            Arrival:=    0.264        0.000

              Setup:-    0.030
      Required Time:=    0.234
       Launch Clock:=    0.000
          Data Path:+    0.380
              Slack:=   -0.145

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.043    0.320  
  FE_OFC546_n_2087/ZN               -      A->ZN   R     INV_X8         16  0.015   0.026    0.346  
  g164519/ZN                        -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.361  
  g188564/ZN                        -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.380  
  cpuregs_reg[21][6]/D              -      D       R     DFF_X1          1  0.017   0.000    0.380  
#-------------------------------------------------------------------------------------------------
Path 717: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[20][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.109 (P)
            Arrival:=    0.264        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.145

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g12/ZN                       -      A1->ZN  F     NAND2_X4        3  0.011   0.023    0.310  
  FE_OCPC1879_n_32748/ZN       -      A->ZN   R     INV_X2          6  0.014   0.035    0.345  
  g164501/ZN                   -      A2->ZN  F     NAND2_X1        1  0.024   0.016    0.361  
  g163232/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.380  
  cpuregs_reg[20][5]/D         -      D       R     DFF_X1          1  0.017   0.000    0.380  
#--------------------------------------------------------------------------------------------
Path 718: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[23][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.108 (P)
            Arrival:=    0.266        0.000

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.000
          Data Path:+    0.381
              Slack:=   -0.145

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.043    0.320  
  FE_OFC546_n_2087/ZN               -      A->ZN   R     INV_X8         16  0.015   0.025    0.345  
  g197271/ZN                        -      A2->ZN  F     NAND2_X1        1  0.014   0.016    0.361  
  g197270/ZN                        -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.381  
  cpuregs_reg[23][6]/D              -      D       R     DFF_X1          1  0.017   0.000    0.381  
#-------------------------------------------------------------------------------------------------
Path 719: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[10][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.108 (P)
            Arrival:=    0.251       -0.000

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=   -0.000
          Data Path:+    0.366
              Slack:=   -0.145

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.024    0.271  
  FE_RC_3091_0/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.025    0.296  
  FE_RC_3050_0/ZN        -      A->ZN   R     INV_X8          4  0.015   0.026    0.322  
  FE_OFC615_n_36938/ZN   -      A->ZN   F     INV_X4          8  0.016   0.014    0.336  
  g163737/ZN             -      B2->ZN  R     OAI21_X1        1  0.008   0.029    0.366  
  cpuregs_reg[10][1]/D   -      D       R     DFF_X1          1  0.017   0.000    0.366  
#--------------------------------------------------------------------------------------
Path 720: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[16][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.110 (P)
            Arrival:=    0.264        0.002

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.002
          Data Path:+    0.378
              Slack:=   -0.145

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.040    0.342  
  g199014/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.018    0.361  
  g163108/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.379  
  cpuregs_reg[16][9]/D    -      D       R     DFF_X1          1  0.016   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 721: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[17][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.108 (P)
            Arrival:=    0.265        0.000

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.000
          Data Path:+    0.380
              Slack:=   -0.145

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.043    0.320  
  FE_OFC546_n_2087/ZN               -      A->ZN   R     INV_X8         16  0.015   0.026    0.345  
  g164450/ZN                        -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.360  
  g163143/ZN                        -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.380  
  cpuregs_reg[17][6]/D              -      D       R     DFF_X1          1  0.017   0.000    0.380  
#-------------------------------------------------------------------------------------------------
Path 722: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[24][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.025
      Required Time:=    0.240
       Launch Clock:=    0.001
          Data Path:+    0.384
              Slack:=   -0.145

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g198245/ZN                   -      A1->ZN  F     NAND2_X4        4  0.014   0.021    0.310  
  FE_OCPC2196_n_37995/ZN       -      A->ZN   R     INV_X4          8  0.012   0.025    0.335  
  FE_OCPC2199_n_37995/Z        -      A->Z    R     BUF_X4         10  0.016   0.035    0.370  
  g163354/ZN                   -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.385  
  cpuregs_reg[24][7]/D         -      D       F     DFF_X1          1  0.009   0.000    0.385  
#--------------------------------------------------------------------------------------------
Path 723: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[18][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.145

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.019    0.287  
  g188236_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.011   0.020    0.307  
  FE_OFC55_n_27581/ZN          -      A->ZN   R     INV_X4         18  0.012   0.037    0.344  
  g198010/ZN                   -      A1->ZN  F     NAND2_X1        1  0.026   0.016    0.360  
  g163174/ZN                   -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.380  
  cpuregs_reg[18][7]/D         -      D       R     DFF_X1          1  0.017   0.000    0.380  
#--------------------------------------------------------------------------------------------
Path 724: VIOLATED (-0.145 ns) Setup Check with Pin count_cycle_reg[57]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[57]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.135 (P)
            Arrival:=    0.230        0.027

              Setup:-    0.025
      Required Time:=    0.205
       Launch Clock:=    0.027
          Data Path:+    0.322
              Slack:=   -0.145

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2193_n_15802/ZN      -      A->ZN   R     INV_X4         11  0.013   0.025    0.296  
  inc_add_1428_40_g177219/ZN  -      A1->ZN  F     NAND2_X1        2  0.015   0.020    0.316  
  FE_RC_1733_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.331  
  FE_RC_1732_0/ZN             -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.350  
  count_cycle_reg[57]/D       -      D       F     DFF_X1          1  0.009   0.000    0.350  
#-------------------------------------------------------------------------------------------
Path 725: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[16][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.418
              Slack:=   -0.144

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g165109_dup188230_dup/ZN     -      A1->ZN  F     NAND2_X1        2  0.019   0.025    0.348  
  FE_OFC606_n_29133/Z          -      A->Z    F     BUF_X4         14  0.019   0.039    0.388  
  g163133/ZN                   -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.419  
  cpuregs_reg[16][28]/D        -      D       R     DFF_X1          1  0.016   0.000    0.419  
#--------------------------------------------------------------------------------------------
Path 726: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[22][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.001
          Data Path:+    0.384
              Slack:=   -0.144

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g196210/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.024    0.303  
  FE_OCPC2186_n_35849/ZN       -      A->ZN   R     INV_X8         14  0.014   0.027    0.330  
  FE_OCPC2189_n_35849/Z        -      A->Z    R     BUF_X4         14  0.015   0.039    0.369  
  g194515/ZN                   -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.385  
  cpuregs_reg[22][1]/D         -      D       F     DFF_X1          1  0.011   0.000    0.385  
#--------------------------------------------------------------------------------------------
Path 727: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[16][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.108 (P)
            Arrival:=    0.264        0.000

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.000
          Data Path:+    0.379
              Slack:=   -0.144

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.043    0.320  
  FE_OFC546_n_2087/ZN               -      A->ZN   R     INV_X8         16  0.015   0.026    0.346  
  g164433/ZN                        -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.361  
  g163105/ZN                        -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.379  
  cpuregs_reg[16][6]/D              -      D       R     DFF_X1          1  0.016   0.000    0.379  
#-------------------------------------------------------------------------------------------------
Path 728: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[7][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.108 (P)
            Arrival:=    0.250       -0.000

              Setup:-    0.032
      Required Time:=    0.218
       Launch Clock:=   -0.000
          Data Path:+    0.362
              Slack:=   -0.144

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g199266/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.032    0.304  
  FE_OFC639_n_39009/Z    -      A->Z    F     BUF_X4          4  0.022   0.033    0.338  
  g198888/ZN             -      A1->ZN  R     OAI22_X1        1  0.007   0.024    0.362  
  cpuregs_reg[7][1]/D    -      D       R     DFF_X1          1  0.027   0.000    0.362  
#--------------------------------------------------------------------------------------
Path 729: VIOLATED (-0.144 ns) Setup Check with Pin reg_pc_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.109 (P)
            Arrival:=    0.199        0.001

              Setup:-    0.028
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.314
              Slack:=   -0.144

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN    -      A->ZN   R     INV_X8         15  0.020   0.048    0.201  
  g175334/ZN             -      A2->ZN  F     NAND2_X4        2  0.031   0.020    0.221  
  g174955/ZN             -      A1->ZN  R     NAND2_X2        2  0.010   0.017    0.238  
  FE_OCPC1374_n_13188/Z  -      A->Z    R     BUF_X1          2  0.011   0.029    0.267  
  FE_OCPC1351_n_13188/Z  -      A->Z    R     BUF_X1          1  0.012   0.023    0.290  
  g169342/ZN             -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.302  
  FE_RC_2080_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.315  
  reg_pc_reg[2]/D        -      D       R     DFF_X1          1  0.009   0.000    0.315  
#--------------------------------------------------------------------------------------
Path 730: VIOLATED (-0.144 ns) Setup Check with Pin count_instr_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.205        0.005

              Setup:-    0.030
      Required Time:=    0.175
       Launch Clock:=    0.005
          Data Path:+    0.313
              Slack:=   -0.144

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[1]/Q        -      CK->Q   R     DFF_X1          2  0.070   0.108    0.113  
  inc_add_1559_34_g187563/ZN  -      A1->ZN  R     AND2_X4         2  0.014   0.031    0.144  
  FE_OCPC1560_n_26886/Z       -      A->Z    R     BUF_X4          4  0.009   0.022    0.166  
  g200141/ZN                  -      A1->ZN  R     AND2_X1         2  0.008   0.039    0.206  
  g200144/ZN                  -      A1->ZN  R     AND2_X4         8  0.016   0.038    0.244  
  inc_add_1559_34_g200148/ZN  -      A1->ZN  F     NAND2_X2        2  0.014   0.014    0.258  
  FE_RC_1786_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.275  
  FE_RC_1785_0/ZN             -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.293  
  FE_RC_1802_0/ZN             -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.318  
  count_instr_reg[9]/D        -      D       R     DFF_X1          1  0.017   0.000    0.318  
#-------------------------------------------------------------------------------------------
Path 731: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[25][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.108 (P)
            Arrival:=    0.265        0.000

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.000
          Data Path:+    0.379
              Slack:=   -0.144

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.043    0.320  
  FE_OFC546_n_2087/ZN               -      A->ZN   R     INV_X8         16  0.015   0.026    0.345  
  g164552/ZN                        -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.360  
  g163383/ZN                        -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.379  
  cpuregs_reg[25][6]/D              -      D       R     DFF_X1          1  0.017   0.000    0.379  
#-------------------------------------------------------------------------------------------------
Path 732: VIOLATED (-0.144 ns) Setup Check with Pin count_cycle_reg[62]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[62]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.135 (P)
            Arrival:=    0.230        0.027

              Setup:-    0.024
      Required Time:=    0.205
       Launch Clock:=    0.027
          Data Path:+    0.322
              Slack:=   -0.144

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2193_n_15802/ZN      -      A->ZN   R     INV_X4         11  0.013   0.025    0.296  
  inc_add_1428_40_g177220/ZN  -      A1->ZN  F     NAND2_X1        2  0.015   0.020    0.315  
  FE_RC_1700_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.331  
  FE_RC_1699_0/ZN             -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.349  
  count_cycle_reg[62]/D       -      D       F     DFF_X1          1  0.009   0.000    0.349  
#-------------------------------------------------------------------------------------------
Path 733: VIOLATED (-0.144 ns) Setup Check with Pin reg_pc_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.106 (P)
            Arrival:=    0.204       -0.002

              Setup:-    0.029
      Required Time:=    0.175
       Launch Clock:=   -0.002
          Data Path:+    0.321
              Slack:=   -0.144

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  latched_stalu_reg/CK          -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/QN          -      CK->QN  F     DFF_X1          1  0.072   0.085    0.082  
  FE_OCPC1306_n_7865/Z          -      A->Z    F     BUF_X4          2  0.014   0.034    0.116  
  FE_OCPC1309_n_7865/ZN         -      A->ZN   R     INV_X8         13  0.009   0.034    0.149  
  FE_OCPC2018_FE_OFN3_n_7865/Z  -      A->Z    R     BUF_X8          5  0.023   0.028    0.177  
  FE_RC_674_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.008   0.015    0.192  
  FE_RC_673_0/ZN                -      A1->ZN  R     NAND2_X4        3  0.009   0.026    0.218  
  g173763/ZN                    -      A2->ZN  F     NAND2_X4        2  0.018   0.019    0.237  
  g174958/ZN                    -      A2->ZN  R     NAND2_X2        2  0.009   0.024    0.261  
  FE_OCPC1427_n_13191/Z         -      A->Z    R     BUF_X2          1  0.016   0.024    0.285  
  FE_OCPC1614_n_13191/ZN        -      A->ZN   F     INV_X2          1  0.007   0.013    0.298  
  g169062/ZN                    -      B1->ZN  R     OAI21_X2        1  0.007   0.021    0.318  
  reg_pc_reg[21]/D              -      D       R     DFF_X1          1  0.014   0.000    0.318  
#---------------------------------------------------------------------------------------------
Path 734: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[17][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.110 (P)
            Arrival:=    0.265        0.002

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.002
          Data Path:+    0.377
              Slack:=   -0.144

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.039    0.342  
  g199024/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.359  
  g163146/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.379  
  cpuregs_reg[17][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 735: VIOLATED (-0.143 ns) Setup Check with Pin count_cycle_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.135 (P)
            Arrival:=    0.227        0.027

              Setup:-    0.023
      Required Time:=    0.204
       Launch Clock:=    0.027
          Data Path:+    0.320
              Slack:=   -0.143

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK             -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q              -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN         -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                    -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                    -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  FE_OFC158_inc_add_1428_40_n_909/Z  -      A->Z    F     BUF_X2          8  0.011   0.035    0.243  
  inc_add_1428_40_g1075/ZN           -      A1->ZN  R     NOR2_X1         1  0.010   0.024    0.267  
  inc_add_1428_40_g1031/ZN           -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.284  
  inc_add_1428_40_g963/ZN            -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.321  
  g172212/ZN                         -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.347  
  count_cycle_reg[26]/D              -      D       F     DFF_X1          1  0.005   0.000    0.347  
#--------------------------------------------------------------------------------------------------
Path 736: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[26][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.108 (P)
            Arrival:=    0.266        0.000

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.000
          Data Path:+    0.379
              Slack:=   -0.143

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.043    0.320  
  FE_OFC546_n_2087/ZN               -      A->ZN   R     INV_X8         16  0.015   0.025    0.345  
  g164569/ZN                        -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.360  
  g163413/ZN                        -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.379  
  cpuregs_reg[26][6]/D              -      D       R     DFF_X1          1  0.018   0.000    0.379  
#-------------------------------------------------------------------------------------------------
Path 737: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[25][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.028
      Required Time:=    0.238
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.143

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.350  
  g185821/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.367  
  FE_RC_1982_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.381  
  cpuregs_reg[25][12]/D   -      D       R     DFF_X1          1  0.009   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 738: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[25][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.110 (P)
            Arrival:=    0.265        0.002

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.002
          Data Path:+    0.377
              Slack:=   -0.143

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.039    0.342  
  g199019/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.359  
  g163386/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.378  
  cpuregs_reg[25][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 739: VIOLATED (-0.143 ns) Setup Check with Pin mem_wstrb_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.029
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.321
              Slack:=   -0.143

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFFS_X1         3  0.073   0.100    0.095  
  FE_OFC307_n_7867/ZN     -      A->ZN   F     INV_X1          4  0.023   0.019    0.114  
  g84486__183131/ZN       -      A1->ZN  R     NOR2_X2         1  0.011   0.031    0.146  
  FE_OCPC1568_n_22256/ZN  -      A->ZN   F     INV_X4          7  0.022   0.020    0.166  
  FE_OCPC1571_n_22256/ZN  -      A->ZN   R     INV_X1          1  0.012   0.014    0.180  
  g84177__195964/ZN       -      A1->ZN  F     NAND2_X1        2  0.008   0.018    0.198  
  FE_RC_1808_0/ZN         -      A1->ZN  R     NAND2_X2        2  0.012   0.028    0.226  
  g194212_dup/ZN          -      A2->ZN  F     NAND2_X4        4  0.020   0.020    0.247  
  FE_OCPC2229_n_33687/ZN  -      A->ZN   R     INV_X4         21  0.012   0.037    0.283  
  g167700/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.016    0.299  
  g166405/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.316  
  mem_wstrb_reg[0]/D      -      D       R     DFF_X1          1  0.009   0.000    0.316  
#---------------------------------------------------------------------------------------
Path 740: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[19][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.108 (P)
            Arrival:=    0.264        0.000

              Setup:-    0.030
      Required Time:=    0.234
       Launch Clock:=    0.000
          Data Path:+    0.377
              Slack:=   -0.143

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.043    0.320  
  FE_OFC546_n_2087/ZN               -      A->ZN   R     INV_X8         16  0.015   0.026    0.346  
  g164485/ZN                        -      A2->ZN  F     NAND2_X2        1  0.014   0.013    0.359  
  g163203/ZN                        -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.378  
  cpuregs_reg[19][6]/D              -      D       R     DFF_X1          1  0.017   0.000    0.378  
#-------------------------------------------------------------------------------------------------
Path 741: VIOLATED (-0.143 ns) Setup Check with Pin count_cycle_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.135 (P)
            Arrival:=    0.227        0.027

              Setup:-    0.023
      Required Time:=    0.204
       Launch Clock:=    0.027
          Data Path:+    0.320
              Slack:=   -0.143

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK             -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q              -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN         -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                    -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                    -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  FE_OFC158_inc_add_1428_40_n_909/Z  -      A->Z    F     BUF_X2          8  0.011   0.035    0.243  
  inc_add_1428_40_g1088/ZN           -      A1->ZN  R     NOR2_X1         1  0.010   0.024    0.267  
  inc_add_1428_40_g1017/ZN           -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.284  
  inc_add_1428_40_g965/ZN            -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.321  
  g172190/ZN                         -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.347  
  count_cycle_reg[31]/D              -      D       F     DFF_X1          1  0.005   0.000    0.347  
#--------------------------------------------------------------------------------------------------
Path 742: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[24][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.028
      Required Time:=    0.238
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.143

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.040    0.350  
  g185822/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.367  
  FE_RC_1964_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.381  
  cpuregs_reg[24][12]/D   -      D       R     DFF_X1          1  0.009   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 743: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[29][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.110 (P)
            Arrival:=    0.266        0.002

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.002
          Data Path:+    0.377
              Slack:=   -0.143

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X1        1  0.012   0.031    0.249  
  g141/ZN                 -      A1->ZN  F     NAND2_X1        1  0.021   0.020    0.270  
  g198003/ZN              -      A2->ZN  F     AND2_X4         2  0.011   0.040    0.309  
  FE_OCPC1954_n_37707/ZN  -      A->ZN   R     INV_X8         16  0.010   0.029    0.338  
  FE_RC_3101_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.019   0.020    0.359  
  g197402/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.379  
  cpuregs_reg[29][7]/D    -      D       R     DFF_X1          1  0.016   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 744: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[31][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.110 (P)
            Arrival:=    0.265        0.002

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.002
          Data Path:+    0.376
              Slack:=   -0.143

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.039    0.342  
  g199020/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.359  
  g163566/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.378  
  cpuregs_reg[31][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 745: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[31][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.108 (P)
            Arrival:=    0.266        0.000

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.000
          Data Path:+    0.378
              Slack:=   -0.143

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.043    0.320  
  FE_OFC546_n_2087/ZN               -      A->ZN   R     INV_X8         16  0.015   0.025    0.345  
  g164686/ZN                        -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.360  
  g163563/ZN                        -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.378  
  cpuregs_reg[31][6]/D              -      D       R     DFF_X1          1  0.017   0.000    0.378  
#-------------------------------------------------------------------------------------------------
Path 746: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[18][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.028
      Required Time:=    0.238
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.040    0.350  
  g185830/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.367  
  FE_RC_325_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.381  
  cpuregs_reg[18][12]/D   -      D       R     DFF_X1          1  0.009   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 747: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[19][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.171 (P)    0.109 (P)
            Arrival:=    0.263        0.001

              Setup:-    0.030
      Required Time:=    0.234
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.142

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  g177659/ZN                   -      A1->ZN  F     NAND3_X4        2  0.017   0.026    0.274  
  FE_OCPC2260_n_16381/ZN       -      A->ZN   R     INV_X8          9  0.018   0.021    0.295  
  FE_OCPC2263_n_16381/ZN       -      A->ZN   F     INV_X2          2  0.011   0.020    0.315  
  FE_OCPC2266_n_16381/ZN       -      A->ZN   R     INV_X8         17  0.012   0.030    0.345  
  g164720/ZN                   -      A1->ZN  F     NAND2_X2        1  0.019   0.013    0.358  
  g163804/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.376  
  cpuregs_reg[19][2]/D         -      D       R     DFF_X1          1  0.017   0.000    0.376  
#--------------------------------------------------------------------------------------------
Path 748: VIOLATED (-0.142 ns) Setup Check with Pin count_instr_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.205        0.005

              Setup:-    0.023
      Required Time:=    0.182
       Launch Clock:=    0.005
          Data Path:+    0.319
              Slack:=   -0.142

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[1]/Q        -      CK->Q   R     DFF_X1          2  0.070   0.108    0.113  
  inc_add_1559_34_g187563/ZN  -      A1->ZN  R     AND2_X4         2  0.014   0.031    0.144  
  FE_OCPC1560_n_26886/Z       -      A->Z    R     BUF_X4          4  0.009   0.022    0.166  
  g200141/ZN                  -      A1->ZN  R     AND2_X1         2  0.008   0.039    0.206  
  g200144/ZN                  -      A1->ZN  R     AND2_X4         8  0.016   0.038    0.244  
  inc_add_1559_34_g200143/ZN  -      A->ZN   F     INV_X1          2  0.014   0.012    0.257  
  inc_add_1559_34_g1044/ZN    -      A1->ZN  R     NOR2_X1         1  0.007   0.023    0.280  
  inc_add_1559_34_g990/ZN     -      B1->ZN  F     OAI21_X1        1  0.016   0.016    0.295  
  FE_RC_1762_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.313  
  FE_RC_1761_0/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.324  
  count_instr_reg[14]/D       -      D       F     DFF_X1          1  0.006   0.000    0.324  
#-------------------------------------------------------------------------------------------
Path 749: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[16][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.142

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g165109_dup188230_dup/ZN     -      A1->ZN  F     NAND2_X1        2  0.019   0.025    0.348  
  FE_OFC606_n_29133/Z          -      A->Z    F     BUF_X4         14  0.019   0.043    0.391  
  g163128/ZN                   -      B2->ZN  R     OAI21_X1        1  0.013   0.032    0.423  
  cpuregs_reg[16][24]/D        -      D       R     DFF_X1          1  0.017   0.000    0.423  
#--------------------------------------------------------------------------------------------
Path 750: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[17][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.028
      Required Time:=    0.238
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  g185829/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.366  
  FE_RC_1972_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.380  
  cpuregs_reg[17][12]/D   -      D       R     DFF_X1          1  0.009   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 751: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[29][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.108 (P)
            Arrival:=    0.266        0.000

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.000
          Data Path:+    0.378
              Slack:=   -0.142

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.043    0.320  
  FE_OFC546_n_2087/ZN               -      A->ZN   R     INV_X8         16  0.015   0.025    0.345  
  g164619/ZN                        -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.359  
  g197399/ZN                        -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.378  
  cpuregs_reg[29][6]/D              -      D       R     DFF_X1          1  0.017   0.000    0.378  
#-------------------------------------------------------------------------------------------------
Path 752: VIOLATED (-0.142 ns) Setup Check with Pin decoded_rd_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.028
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.320
              Slack:=   -0.142

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN    -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN    -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN        -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z  -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN             -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN             -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN             -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN             -      A->ZN   R     INV_X8         14  0.013   0.024    0.285  
  g165063/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.015    0.300  
  g163012/ZN             -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.315  
  decoded_rd_reg[1]/D    -      D       R     DFF_X1          1  0.009   0.000    0.315  
#--------------------------------------------------------------------------------------
Path 753: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[16][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.142

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g165109_dup188230_dup/ZN     -      A1->ZN  F     NAND2_X1        2  0.019   0.025    0.348  
  FE_OFC606_n_29133/Z          -      A->Z    F     BUF_X4         14  0.019   0.043    0.391  
  g163119/ZN                   -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.422  
  cpuregs_reg[16][18]/D        -      D       R     DFF_X1          1  0.016   0.000    0.422  
#--------------------------------------------------------------------------------------------
Path 754: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[19][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.171 (P)    0.109 (P)
            Arrival:=    0.263        0.001

              Setup:-    0.030
      Required Time:=    0.233
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.142

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  g177659/ZN                   -      A1->ZN  F     NAND3_X4        2  0.017   0.026    0.274  
  FE_OCPC2260_n_16381/ZN       -      A->ZN   R     INV_X8          9  0.018   0.021    0.295  
  FE_OCPC2263_n_16381/ZN       -      A->ZN   F     INV_X2          2  0.011   0.020    0.315  
  FE_OCPC2266_n_16381/ZN       -      A->ZN   R     INV_X8         17  0.012   0.029    0.344  
  g164484/ZN                   -      A2->ZN  F     NAND2_X2        1  0.019   0.014    0.358  
  g163202/ZN                   -      A->ZN   R     OAI21_X1        1  0.006   0.018    0.376  
  cpuregs_reg[19][5]/D         -      D       R     DFF_X1          1  0.017   0.000    0.376  
#--------------------------------------------------------------------------------------------
Path 755: VIOLATED (-0.142 ns) Setup Check with Pin count_cycle_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.135 (P)
            Arrival:=    0.228        0.027

              Setup:-    0.023
      Required Time:=    0.205
       Launch Clock:=    0.027
          Data Path:+    0.320
              Slack:=   -0.142

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK             -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q              -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN         -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                    -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                    -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  FE_OFC158_inc_add_1428_40_n_909/Z  -      A->Z    F     BUF_X2          8  0.011   0.035    0.244  
  inc_add_1428_40_g1077/ZN           -      A1->ZN  R     NOR2_X1         1  0.010   0.024    0.267  
  inc_add_1428_40_g1030/ZN           -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.284  
  inc_add_1428_40_g964/ZN            -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.321  
  g172223/ZN                         -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.347  
  count_cycle_reg[28]/D              -      D       F     DFF_X1          1  0.005   0.000    0.347  
#--------------------------------------------------------------------------------------------------
Path 756: VIOLATED (-0.142 ns) Setup Check with Pin count_cycle_reg[63]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[63]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.135 (P)
            Arrival:=    0.227        0.027

              Setup:-    0.024
      Required Time:=    0.203
       Launch Clock:=    0.027
          Data Path:+    0.318
              Slack:=   -0.142

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2193_n_15802/ZN      -      A->ZN   R     INV_X4         11  0.013   0.024    0.295  
  inc_add_1428_40_g177223/ZN  -      A1->ZN  F     NAND2_X1        2  0.015   0.018    0.313  
  FE_RC_1625_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.328  
  FE_RC_1624_0/ZN             -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.345  
  count_cycle_reg[63]/D       -      D       F     DFF_X1          1  0.008   0.000    0.345  
#-------------------------------------------------------------------------------------------
Path 757: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[16][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.110 (P)
            Arrival:=    0.265        0.002

              Setup:-    0.025
      Required Time:=    0.240
       Launch Clock:=    0.002
          Data Path:+    0.380
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.040    0.259  
  g141/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.280  
  g198003/ZN              -      A2->ZN  R     AND2_X4         2  0.014   0.046    0.326  
  FE_OCPC1954_n_37707/ZN  -      A->ZN   F     INV_X8         16  0.020   0.020    0.347  
  g198024/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.365  
  g163106/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.382  
  cpuregs_reg[16][7]/D    -      D       F     DFF_X1          1  0.010   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 758: VIOLATED (-0.142 ns) Setup Check with Pin count_cycle_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.134 (P)    0.112 (P)
            Arrival:=    0.226        0.004

              Setup:-    0.023
      Required Time:=    0.203
       Launch Clock:=    0.004
          Data Path:+    0.341
              Slack:=   -0.142

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[10]/CK                -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[10]/Q                 -      CK->Q   R     DFF_X1          4  0.070   0.111    0.115  
  inc_add_1428_40_g1182/ZN              -      A2->ZN  R     AND2_X2         2  0.016   0.033    0.148  
  inc_add_1428_40_g1156/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.164  
  inc_add_1428_40_g1066/ZN              -      A2->ZN  R     NOR2_X2         1  0.009   0.028    0.192  
  inc_add_1428_40_g1043/ZN              -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  FE_OCPC1030_inc_add_1428_40_n_797/ZN  -      A->ZN   R     INV_X4          4  0.010   0.025    0.236  
  FE_OCPC1031_inc_add_1428_40_n_797/Z   -      A->Z    R     BUF_X8         16  0.016   0.030    0.266  
  inc_add_1428_40_g1016/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.281  
  inc_add_1428_40_g961/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.318  
  g172207/ZN                            -      A1->ZN  F     AND2_X2         1  0.012   0.027    0.345  
  count_cycle_reg[24]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.345  
#-----------------------------------------------------------------------------------------------------
Path 759: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[21][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.110 (P)
            Arrival:=    0.265        0.002

              Setup:-    0.025
      Required Time:=    0.240
       Launch Clock:=    0.002
          Data Path:+    0.380
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.040    0.259  
  g141/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.280  
  g198003/ZN              -      A2->ZN  R     AND2_X4         2  0.014   0.046    0.326  
  FE_OCPC1954_n_37707/ZN  -      A->ZN   F     INV_X8         16  0.020   0.021    0.347  
  g198004/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.365  
  g200252/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.382  
  cpuregs_reg[21][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 760: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[23][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.110 (P)
            Arrival:=    0.266        0.002

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.002
          Data Path:+    0.381
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.040    0.259  
  g141/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.280  
  g198003/ZN              -      A2->ZN  R     AND2_X4         2  0.014   0.046    0.326  
  FE_OCPC1954_n_37707/ZN  -      A->ZN   F     INV_X8         16  0.020   0.020    0.347  
  g198015/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.365  
  g197291/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.383  
  cpuregs_reg[23][7]/D    -      D       F     DFF_X1          1  0.010   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 761: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[31][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.110 (P)
            Arrival:=    0.265        0.002

              Setup:-    0.024
      Required Time:=    0.241
       Launch Clock:=    0.002
          Data Path:+    0.380
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.040    0.259  
  g141/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.280  
  g198003/ZN              -      A2->ZN  R     AND2_X4         2  0.014   0.046    0.326  
  FE_OCPC1954_n_37707/ZN  -      A->ZN   F     INV_X8         16  0.020   0.020    0.347  
  g198009/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.365  
  g163564/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.382  
  cpuregs_reg[31][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 762: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[27][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.110 (P)
            Arrival:=    0.266        0.002

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.002
          Data Path:+    0.376
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.039    0.342  
  g199021/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.359  
  g163446/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.378  
  cpuregs_reg[27][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 763: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[27][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.108 (P)
            Arrival:=    0.266        0.000

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.000
          Data Path:+    0.378
              Slack:=   -0.142

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.043    0.320  
  FE_OFC546_n_2087/ZN               -      A->ZN   R     INV_X8         16  0.015   0.024    0.344  
  g164586/ZN                        -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.359  
  g163443/ZN                        -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.378  
  cpuregs_reg[27][6]/D              -      D       R     DFF_X1          1  0.017   0.000    0.378  
#-------------------------------------------------------------------------------------------------
Path 764: VIOLATED (-0.142 ns) Setup Check with Pin count_instr_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.115 (P)    0.113 (P)
            Arrival:=    0.207        0.005

              Setup:-    0.023
      Required Time:=    0.184
       Launch Clock:=    0.005
          Data Path:+    0.321
              Slack:=   -0.142

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[1]/Q        -      CK->Q   R     DFF_X1          2  0.070   0.108    0.113  
  inc_add_1559_34_g187563/ZN  -      A1->ZN  R     AND2_X4         2  0.014   0.031    0.144  
  FE_OCPC1560_n_26886/Z       -      A->Z    R     BUF_X4          4  0.009   0.022    0.166  
  g200141/ZN                  -      A1->ZN  R     AND2_X1         2  0.008   0.039    0.206  
  g200144/ZN                  -      A1->ZN  R     AND2_X4         8  0.016   0.039    0.244  
  inc_add_1559_34_g200150/ZN  -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.260  
  inc_add_1559_34_g994/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.297  
  FE_RC_1713_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.314  
  FE_RC_1712_0/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.326  
  count_instr_reg[15]/D       -      D       F     DFF_X1          1  0.006   0.000    0.326  
#-------------------------------------------------------------------------------------------
Path 765: VIOLATED (-0.142 ns) Setup Check with Pin count_cycle_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.135 (P)
            Arrival:=    0.228        0.027

              Setup:-    0.023
      Required Time:=    0.205
       Launch Clock:=    0.027
          Data Path:+    0.319
              Slack:=   -0.142

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK             -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q              -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN         -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                    -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                    -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  FE_OFC158_inc_add_1428_40_n_909/Z  -      A->Z    F     BUF_X2          8  0.011   0.035    0.244  
  inc_add_1428_40_g1090/ZN           -      A1->ZN  R     NOR2_X1         1  0.010   0.024    0.268  
  inc_add_1428_40_g1022/ZN           -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.284  
  inc_add_1428_40_g956/ZN            -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.321  
  g172186/ZN                         -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.347  
  count_cycle_reg[27]/D              -      D       F     DFF_X1          1  0.005   0.000    0.347  
#--------------------------------------------------------------------------------------------------
Path 766: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[27][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.110 (P)
            Arrival:=    0.266        0.002

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.002
          Data Path:+    0.381
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.040    0.259  
  g141/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.280  
  g198003/ZN              -      A2->ZN  R     AND2_X4         2  0.014   0.046    0.326  
  FE_OCPC1954_n_37707/ZN  -      A->ZN   F     INV_X8         16  0.020   0.020    0.347  
  g198026/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.365  
  g163444/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.383  
  cpuregs_reg[27][7]/D    -      D       F     DFF_X1          1  0.010   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 767: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[25][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.110 (P)
            Arrival:=    0.265        0.002

              Setup:-    0.025
      Required Time:=    0.240
       Launch Clock:=    0.002
          Data Path:+    0.380
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.040    0.259  
  g141/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.280  
  g198003/ZN              -      A2->ZN  R     AND2_X4         2  0.014   0.046    0.326  
  FE_OCPC1954_n_37707/ZN  -      A->ZN   F     INV_X8         16  0.020   0.020    0.347  
  g198018/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.365  
  g163384/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.382  
  cpuregs_reg[25][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 768: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[26][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.110 (P)
            Arrival:=    0.266        0.002

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.002
          Data Path:+    0.376
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.039    0.342  
  g199017/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.359  
  g163416/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.378  
  cpuregs_reg[26][9]/D    -      D       R     DFF_X1          1  0.016   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 769: VIOLATED (-0.141 ns) Setup Check with Pin cpuregs_reg[15][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.156 (P)    0.109 (P)
            Arrival:=    0.248        0.001

              Setup:-    0.030
      Required Time:=    0.219
       Launch Clock:=    0.001
          Data Path:+    0.359
              Slack:=   -0.141

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g185453/ZN                   -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.293  
  FE_OCPC1938_n_24606/Z        -      A->Z    F     BUF_X8         30  0.010   0.036    0.329  
  g185094/ZN                   -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.360  
  cpuregs_reg[15][0]/D         -      D       R     DFF_X1          1  0.017   0.000    0.360  
#--------------------------------------------------------------------------------------------
Path 770: VIOLATED (-0.141 ns) Setup Check with Pin cpuregs_reg[26][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.110 (P)
            Arrival:=    0.266        0.002

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.002
          Data Path:+    0.380
              Slack:=   -0.141

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.040    0.259  
  g141/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.280  
  g198003/ZN              -      A2->ZN  R     AND2_X4         2  0.014   0.046    0.326  
  FE_OCPC1954_n_37707/ZN  -      A->ZN   F     INV_X8         16  0.020   0.020    0.347  
  g198020/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.365  
  g163414/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.382  
  cpuregs_reg[26][7]/D    -      D       F     DFF_X1          1  0.010   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 771: VIOLATED (-0.141 ns) Setup Check with Pin cpuregs_reg[17][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.110 (P)
            Arrival:=    0.266        0.002

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.002
          Data Path:+    0.380
              Slack:=   -0.141

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.040    0.259  
  g141/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.280  
  g198003/ZN              -      A2->ZN  R     AND2_X4         2  0.014   0.046    0.326  
  FE_OCPC1954_n_37707/ZN  -      A->ZN   F     INV_X8         16  0.020   0.020    0.347  
  g198019/ZN              -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.365  
  g163144/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.382  
  cpuregs_reg[17][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 772: VIOLATED (-0.141 ns) Setup Check with Pin count_cycle_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.135 (P)
            Arrival:=    0.228        0.027

              Setup:-    0.023
      Required Time:=    0.205
       Launch Clock:=    0.027
          Data Path:+    0.319
              Slack:=   -0.141

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK             -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q              -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN         -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                    -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                    -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  FE_OFC158_inc_add_1428_40_n_909/Z  -      A->Z    F     BUF_X2          8  0.011   0.035    0.244  
  inc_add_1428_40_g1089/ZN           -      A1->ZN  R     NOR2_X1         1  0.010   0.024    0.268  
  g179322/ZN                         -      A2->ZN  F     NAND2_X1        1  0.016   0.016    0.284  
  g179321/ZN                         -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.321  
  g172201/ZN                         -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.346  
  count_cycle_reg[29]/D              -      D       F     DFF_X1          1  0.005   0.000    0.346  
#--------------------------------------------------------------------------------------------------
Path 773: VIOLATED (-0.141 ns) Setup Check with Pin reg_pc_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.311
              Slack:=   -0.141

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q              -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN                   -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN              -      A->ZN   R     INV_X8         15  0.020   0.046    0.198  
  g83431__8757/ZN                  -      A1->ZN  F     NAND2_X2        1  0.031   0.022    0.220  
  g83407__172808/ZN                -      A1->ZN  R     NAND2_X4        3  0.013   0.020    0.240  
  FE_DBTC17_n_10413/ZN             -      A->ZN   F     INV_X1          2  0.012   0.018    0.258  
  FE_OCPC2206_FE_DBTN17_n_10413/Z  -      A->Z    F     BUF_X2          1  0.010   0.030    0.288  
  g179017/ZN                       -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.312  
  reg_pc_reg[8]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.312  
#------------------------------------------------------------------------------------------------
Path 774: VIOLATED (-0.141 ns) Setup Check with Pin cpuregs_reg[1][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.191 (P)    0.109 (P)
            Arrival:=    0.283        0.001

              Setup:-    0.025
      Required Time:=    0.258
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.141

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066_dup/ZN          -      A->ZN   R     INV_X8         13  0.015   0.025    0.384  
  g163129/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.015    0.399  
  cpuregs_reg[1][29]/D    -      D       F     DFF_X1          1  0.011   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 775: VIOLATED (-0.141 ns) Setup Check with Pin decoded_rd_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.028
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.319
              Slack:=   -0.141

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN    -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN    -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN        -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z  -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN             -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN             -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN             -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN             -      A->ZN   R     INV_X8         14  0.013   0.024    0.285  
  g165061/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.299  
  g163014/ZN             -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.314  
  decoded_rd_reg[3]/D    -      D       R     DFF_X1          1  0.009   0.000    0.314  
#--------------------------------------------------------------------------------------
Path 776: VIOLATED (-0.141 ns) Setup Check with Pin cpuregs_reg[16][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.421
              Slack:=   -0.141

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g165109_dup188230_dup/ZN     -      A1->ZN  F     NAND2_X1        2  0.019   0.025    0.348  
  FE_OFC606_n_29133/Z          -      A->Z    F     BUF_X4         14  0.019   0.043    0.391  
  g163131/ZN                   -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.422  
  cpuregs_reg[16][26]/D        -      D       R     DFF_X1          1  0.016   0.000    0.422  
#--------------------------------------------------------------------------------------------
Path 777: VIOLATED (-0.141 ns) Setup Check with Pin cpuregs_reg[16][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.421
              Slack:=   -0.141

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g165109_dup188230_dup/ZN     -      A1->ZN  F     NAND2_X1        2  0.019   0.025    0.348  
  FE_OFC606_n_29133/Z          -      A->Z    F     BUF_X4         14  0.019   0.043    0.391  
  g163127/ZN                   -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.422  
  cpuregs_reg[16][23]/D        -      D       R     DFF_X1          1  0.016   0.000    0.422  
#--------------------------------------------------------------------------------------------
Path 778: VIOLATED (-0.141 ns) Setup Check with Pin cpuregs_reg[12][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.108 (P)
            Arrival:=    0.250       -0.000

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=   -0.000
          Data Path:+    0.362
              Slack:=   -0.141

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g198266/ZN             -      A1->ZN  F     NAND2_X4        6  0.015   0.028    0.301  
  FE_OCPC974_n_38013/Z   -      A->Z    F     BUF_X4         11  0.017   0.035    0.336  
  FE_RC_2066_0/ZN        -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.361  
  cpuregs_reg[12][1]/D   -      D       R     DFF_X1          1  0.016   0.000    0.361  
#--------------------------------------------------------------------------------------
Path 779: VIOLATED (-0.141 ns) Setup Check with Pin decoded_rd_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.029
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.319
              Slack:=   -0.141

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN    -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN    -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN        -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z  -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN             -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN             -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN             -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN             -      A->ZN   R     INV_X8         14  0.013   0.024    0.285  
  g165062/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.298  
  g163013/ZN             -      A2->ZN  R     NAND2_X1        1  0.007   0.015    0.314  
  decoded_rd_reg[2]/D    -      D       R     DFF_X1          1  0.009   0.000    0.314  
#--------------------------------------------------------------------------------------
Path 780: VIOLATED (-0.141 ns) Setup Check with Pin count_cycle_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.134 (P)    0.112 (P)
            Arrival:=    0.226        0.004

              Setup:-    0.023
      Required Time:=    0.203
       Launch Clock:=    0.004
          Data Path:+    0.340
              Slack:=   -0.141

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[10]/CK                -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[10]/Q                 -      CK->Q   R     DFF_X1          4  0.070   0.111    0.115  
  inc_add_1428_40_g1182/ZN              -      A2->ZN  R     AND2_X2         2  0.016   0.033    0.148  
  inc_add_1428_40_g1156/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.164  
  inc_add_1428_40_g1066/ZN              -      A2->ZN  R     NOR2_X2         1  0.009   0.028    0.192  
  inc_add_1428_40_g1043/ZN              -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  FE_OCPC1030_inc_add_1428_40_n_797/ZN  -      A->ZN   R     INV_X4          4  0.010   0.025    0.236  
  FE_OCPC1031_inc_add_1428_40_n_797/Z   -      A->Z    R     BUF_X8         16  0.016   0.030    0.266  
  inc_add_1428_40_g1033/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.281  
  inc_add_1428_40_g958/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.318  
  g172221/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.344  
  count_cycle_reg[23]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.344  
#-----------------------------------------------------------------------------------------------------
Path 781: VIOLATED (-0.141 ns) Setup Check with Pin count_cycle_reg[60]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[60]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.135 (P)
            Arrival:=    0.230        0.027

              Setup:-    0.024
      Required Time:=    0.206
       Launch Clock:=    0.027
          Data Path:+    0.319
              Slack:=   -0.141

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2193_n_15802/ZN      -      A->ZN   R     INV_X4         11  0.013   0.025    0.296  
  inc_add_1428_40_g177237/ZN  -      A1->ZN  F     NAND2_X1        2  0.015   0.019    0.314  
  FE_RC_1744_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.330  
  FE_RC_1743_0/ZN             -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.346  
  count_cycle_reg[60]/D       -      D       F     DFF_X1          1  0.008   0.000    0.346  
#-------------------------------------------------------------------------------------------
Path 782: VIOLATED (-0.141 ns) Setup Check with Pin count_cycle_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.112 (P)
            Arrival:=    0.225        0.004

              Setup:-    0.023
      Required Time:=    0.203
       Launch Clock:=    0.004
          Data Path:+    0.340
              Slack:=   -0.141

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[10]/CK                -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[10]/Q                 -      CK->Q   R     DFF_X1          4  0.070   0.111    0.115  
  inc_add_1428_40_g1182/ZN              -      A2->ZN  R     AND2_X2         2  0.016   0.033    0.148  
  inc_add_1428_40_g1156/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.164  
  inc_add_1428_40_g1066/ZN              -      A2->ZN  R     NOR2_X2         1  0.009   0.028    0.192  
  inc_add_1428_40_g1043/ZN              -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  FE_OCPC1030_inc_add_1428_40_n_797/ZN  -      A->ZN   R     INV_X4          4  0.010   0.025    0.236  
  FE_OCPC1031_inc_add_1428_40_n_797/Z   -      A->Z    R     BUF_X8         16  0.016   0.030    0.266  
  inc_add_1428_40_g1019/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.281  
  inc_add_1428_40_g197525/ZN            -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.318  
  g197524/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.343  
  count_cycle_reg[20]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.343  
#-----------------------------------------------------------------------------------------------------
Path 783: VIOLATED (-0.141 ns) Setup Check with Pin count_cycle_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.135 (P)
            Arrival:=    0.230        0.027

              Setup:-    0.023
      Required Time:=    0.207
       Launch Clock:=    0.027
          Data Path:+    0.320
              Slack:=   -0.141

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK             -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q              -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN         -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                    -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                    -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  FE_OFC158_inc_add_1428_40_n_909/Z  -      A->Z    F     BUF_X2          8  0.011   0.035    0.244  
  inc_add_1428_40_g1094/ZN           -      A1->ZN  R     NOR2_X1         1  0.010   0.024    0.268  
  inc_add_1428_40_g1020/ZN           -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.284  
  inc_add_1428_40_g966/ZN            -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.321  
  g172179/ZN                         -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.347  
  count_cycle_reg[30]/D              -      D       F     DFF_X1          1  0.005   0.000    0.347  
#--------------------------------------------------------------------------------------------------
Path 784: VIOLATED (-0.141 ns) Setup Check with Pin count_cycle_reg[61]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[61]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.138 (P)    0.135 (P)
            Arrival:=    0.230        0.027

              Setup:-    0.024
      Required Time:=    0.205
       Launch Clock:=    0.027
          Data Path:+    0.319
              Slack:=   -0.141

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK      -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q       -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN  -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN             -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN             -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN    -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214/ZN  -      A2->ZN  F     NAND2_X4        6  0.023   0.025    0.271  
  FE_OCPC2193_n_15802/ZN      -      A->ZN   R     INV_X4         11  0.013   0.025    0.296  
  inc_add_1428_40_g177218/ZN  -      A1->ZN  F     NAND2_X1        2  0.015   0.018    0.314  
  FE_RC_1652_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.329  
  FE_RC_1651_0/ZN             -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.346  
  count_cycle_reg[61]/D       -      D       F     DFF_X1          1  0.009   0.000    0.346  
#-------------------------------------------------------------------------------------------
Path 785: VIOLATED (-0.141 ns) Setup Check with Pin cpuregs_reg[16][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.030
      Required Time:=    0.273
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.141

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_281_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.028    0.309  
  g183069/ZN              -      A1->ZN  F     NAND2_X2        2  0.019   0.022    0.331  
  g177718_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.032    0.363  
  g183076/ZN              -      A->ZN   F     INV_X8         20  0.022   0.019    0.382  
  g163136/ZN              -      B2->ZN  R     OAI21_X1        1  0.012   0.032    0.414  
  cpuregs_reg[16][31]/D   -      D       R     DFF_X1          1  0.017   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 786: VIOLATED (-0.140 ns) Setup Check with Pin count_cycle_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.112 (P)
            Arrival:=    0.227        0.004

              Setup:-    0.023
      Required Time:=    0.204
       Launch Clock:=    0.004
          Data Path:+    0.341
              Slack:=   -0.140

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[10]/CK                -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[10]/Q                 -      CK->Q   R     DFF_X1          4  0.070   0.111    0.115  
  inc_add_1428_40_g1182/ZN              -      A2->ZN  R     AND2_X2         2  0.016   0.033    0.148  
  inc_add_1428_40_g1156/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.164  
  inc_add_1428_40_g1066/ZN              -      A2->ZN  R     NOR2_X2         1  0.009   0.028    0.192  
  inc_add_1428_40_g1043/ZN              -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  FE_OCPC1030_inc_add_1428_40_n_797/ZN  -      A->ZN   R     INV_X4          4  0.010   0.025    0.236  
  FE_OCPC1031_inc_add_1428_40_n_797/Z   -      A->Z    R     BUF_X8         16  0.016   0.030    0.266  
  inc_add_1428_40_g1027/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.281  
  inc_add_1428_40_g968/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.318  
  g172189/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.344  
  count_cycle_reg[22]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.344  
#-----------------------------------------------------------------------------------------------------
Path 787: VIOLATED (-0.140 ns) Setup Check with Pin decoded_imm_j_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.005
          Data Path:+    0.318
              Slack:=   -0.140

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN     -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN         -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z   -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN              -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN              -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN              -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN              -      A->ZN   R     INV_X8         14  0.013   0.023    0.283  
  g165066/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.298  
  g162994/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.312  
  decoded_imm_j_reg[1]/D  -      D       R     DFF_X1          1  0.010   0.000    0.312  
#---------------------------------------------------------------------------------------
Path 788: VIOLATED (-0.140 ns) Setup Check with Pin cpuregs_reg[10][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.192 (P)    0.109 (P)
            Arrival:=    0.284        0.001

              Setup:-    0.030
      Required Time:=    0.254
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.140

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X2        1  0.010   0.026    0.302  
  g183059/ZN              -      A1->ZN  F     NAND2_X2        2  0.018   0.021    0.323  
  g177716_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.029    0.352  
  g183066_dup/ZN          -      A->ZN   F     INV_X8         13  0.021   0.016    0.368  
  g163764/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.394  
  cpuregs_reg[10][29]/D   -      D       R     DFF_X1          1  0.018   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 789: VIOLATED (-0.140 ns) Setup Check with Pin reg_pc_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=    0.001
          Data Path:+    0.309
              Slack:=   -0.140

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN    -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC561_n_13860/Z    -      A->Z    R     BUF_X16        10  0.018   0.032    0.215  
  FE_RC_798_0/ZN         -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.229  
  FE_RC_797_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.007   0.014    0.243  
  FE_OCPC2301_n_13933/Z  -      A->Z    R     BUF_X1          1  0.010   0.027    0.270  
  g175605/ZN             -      A->ZN   F     INV_X1          1  0.010   0.014    0.284  
  g175033/ZN             -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.310  
  reg_pc_reg[15]/D       -      D       R     DFF_X1          1  0.018   0.000    0.310  
#--------------------------------------------------------------------------------------
Path 790: VIOLATED (-0.140 ns) Setup Check with Pin cpuregs_reg[15][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.192 (P)    0.109 (P)
            Arrival:=    0.284        0.001

              Setup:-    0.025
      Required Time:=    0.258
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.140

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066_dup/ZN          -      A->ZN   R     INV_X8         13  0.015   0.024    0.384  
  g185105/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.399  
  cpuregs_reg[15][29]/D   -      D       F     DFF_X1          1  0.011   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 791: VIOLATED (-0.140 ns) Setup Check with Pin cpuregs_reg[19][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.374
              Slack:=   -0.140

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  g177659/ZN                   -      A1->ZN  F     NAND3_X4        2  0.017   0.026    0.274  
  FE_OCPC2260_n_16381/ZN       -      A->ZN   R     INV_X8          9  0.018   0.021    0.295  
  FE_OCPC2263_n_16381/ZN       -      A->ZN   F     INV_X2          2  0.011   0.020    0.315  
  FE_OCPC2266_n_16381/ZN       -      A->ZN   R     INV_X8         17  0.012   0.029    0.344  
  g198023/ZN                   -      A1->ZN  F     NAND2_X2        1  0.019   0.013    0.357  
  g163204/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.375  
  cpuregs_reg[19][7]/D         -      D       R     DFF_X1          1  0.016   0.000    0.375  
#--------------------------------------------------------------------------------------------
Path 792: VIOLATED (-0.140 ns) Setup Check with Pin cpuregs_reg[3][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.023
      Required Time:=    0.262
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.140

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  FE_OCPC1660_n_2079/Z    -      A->Z    F     BUF_X4          6  0.011   0.029    0.375  
  g175929/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.390  
  FE_RC_484_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.402  
  cpuregs_reg[3][21]/D    -      D       F     DFF_X1          1  0.006   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 793: VIOLATED (-0.140 ns) Setup Check with Pin decoded_imm_j_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=   -0.005
          Data Path:+    0.312
              Slack:=   -0.140

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN     -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN         -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z   -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN              -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN              -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  FE_OCPC1972_n_39371/ZN  -      A->ZN   R     INV_X4          4  0.011   0.018    0.228  
  g194422/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.243  
  g179062/ZN              -      A->ZN   R     INV_X8         22  0.010   0.025    0.268  
  FE_RC_516_0/ZN          -      B1->ZN  F     AOI22_X1        1  0.018   0.023    0.291  
  g163001/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.307  
  decoded_imm_j_reg[8]/D  -      D       R     DFF_X1          1  0.009   0.000    0.307  
#---------------------------------------------------------------------------------------
Path 794: VIOLATED (-0.140 ns) Setup Check with Pin cpuregs_reg[17][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.374
              Slack:=   -0.140

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.028    0.311  
  g176115_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.028    0.340  
  g181534/ZN              -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.355  
  g163148/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.375  
  cpuregs_reg[17][11]/D   -      D       R     DFF_X1          1  0.017   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 795: VIOLATED (-0.140 ns) Setup Check with Pin cpuregs_reg[27][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.140

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199251/ZN                   -      A1->ZN  F     NAND3_X2        4  0.018   0.035    0.320  
  FE_OCPC2168_n_38993/ZN       -      A->ZN   R     INV_X4         17  0.023   0.044    0.364  
  g163439/ZN                   -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.381  
  cpuregs_reg[27][1]/D         -      D       F     DFF_X1          1  0.010   0.000    0.381  
#--------------------------------------------------------------------------------------------
Path 796: VIOLATED (-0.139 ns) Setup Check with Pin count_instr_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.205        0.005

              Setup:-    0.028
      Required Time:=    0.176
       Launch Clock:=    0.005
          Data Path:+    0.311
              Slack:=   -0.139

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[1]/Q        -      CK->Q   R     DFF_X1          2  0.070   0.108    0.113  
  inc_add_1559_34_g187563/ZN  -      A1->ZN  R     AND2_X4         2  0.014   0.031    0.144  
  FE_OCPC1560_n_26886/Z       -      A->Z    R     BUF_X4          4  0.009   0.022    0.166  
  g200141/ZN                  -      A1->ZN  R     AND2_X1         2  0.008   0.039    0.206  
  g200144/ZN                  -      A1->ZN  R     AND2_X4         8  0.016   0.038    0.244  
  inc_add_1559_34_g200143/ZN  -      A->ZN   F     INV_X1          2  0.014   0.012    0.257  
  inc_add_1559_34_g200145/ZN  -      A1->ZN  R     OAI22_X1        1  0.007   0.027    0.284  
  FE_RC_3099_0/ZN             -      A2->ZN  F     NAND2_X1        1  0.031   0.018    0.302  
  FE_RC_3098_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.316  
  count_instr_reg[8]/D        -      D       R     DFF_X1          1  0.009   0.000    0.316  
#-------------------------------------------------------------------------------------------
Path 797: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[24][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.027
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.040    0.316  
  g190424/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.025    0.341  
  FE_RC_3074_0/ZN         -      A1->ZN  F     NAND2_X4        7  0.015   0.026    0.366  
  g197018/ZN              -      A->ZN   R     INV_X8         24  0.016   0.034    0.400  
  g193146/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[24][28]/D   -      D       F     DFF_X1          1  0.015   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 798: VIOLATED (-0.139 ns) Setup Check with Pin decoded_imm_j_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.200       -0.005

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.316
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN     -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN         -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z   -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN              -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN              -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN              -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN              -      A->ZN   R     INV_X8         14  0.013   0.023    0.284  
  g165072/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.297  
  g163000/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.311  
  decoded_imm_j_reg[7]/D  -      D       R     DFF_X1          1  0.009   0.000    0.311  
#---------------------------------------------------------------------------------------
Path 799: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[27][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.026
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.040    0.316  
  g190424/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.025    0.341  
  FE_RC_3074_0/ZN         -      A1->ZN  F     NAND2_X4        7  0.015   0.026    0.366  
  g197018/ZN              -      A->ZN   R     INV_X8         24  0.016   0.035    0.401  
  g199255/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[27][28]/D   -      D       F     DFF_X1          1  0.013   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 800: VIOLATED (-0.139 ns) Setup Check with Pin decoded_imm_j_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.005
          Data Path:+    0.317
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN     -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN         -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z   -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN              -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN              -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN              -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN              -      A->ZN   R     INV_X8         14  0.013   0.024    0.285  
  g165070/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.299  
  g162998/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.312  
  decoded_imm_j_reg[5]/D  -      D       R     DFF_X1          1  0.009   0.000    0.312  
#---------------------------------------------------------------------------------------
Path 801: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[16][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.415
              Slack:=   -0.139

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g165109_dup188230_dup/ZN     -      A1->ZN  F     NAND2_X1        2  0.019   0.025    0.348  
  FE_OFC606_n_29133/Z          -      A->Z    F     BUF_X4         14  0.019   0.040    0.389  
  g163125/ZN                   -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.416  
  cpuregs_reg[16][22]/D        -      D       R     DFF_X1          1  0.017   0.000    0.416  
#--------------------------------------------------------------------------------------------
Path 802: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[6][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.023
      Required Time:=    0.261
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  FE_OCPC1660_n_2079/Z    -      A->Z    F     BUF_X4          6  0.011   0.029    0.375  
  g196032/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.389  
  FE_RC_462_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.401  
  cpuregs_reg[6][21]/D    -      D       F     DFF_X1          1  0.006   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 803: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[27][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.139

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199251/ZN                   -      A1->ZN  F     NAND3_X2        4  0.018   0.035    0.320  
  FE_OCPC2168_n_38993/ZN       -      A->ZN   R     INV_X4         17  0.023   0.043    0.363  
  g163442/ZN                   -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.380  
  cpuregs_reg[27][5]/D         -      D       F     DFF_X1          1  0.010   0.000    0.380  
#--------------------------------------------------------------------------------------------
Path 804: VIOLATED (-0.139 ns) Setup Check with Pin count_cycle_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.112 (P)
            Arrival:=    0.227        0.004

              Setup:-    0.023
      Required Time:=    0.204
       Launch Clock:=    0.004
          Data Path:+    0.340
              Slack:=   -0.139

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[10]/CK                -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[10]/Q                 -      CK->Q   R     DFF_X1          4  0.070   0.111    0.115  
  inc_add_1428_40_g1182/ZN              -      A2->ZN  R     AND2_X2         2  0.016   0.033    0.148  
  inc_add_1428_40_g1156/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.164  
  inc_add_1428_40_g1066/ZN              -      A2->ZN  R     NOR2_X2         1  0.009   0.028    0.192  
  inc_add_1428_40_g1043/ZN              -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  FE_OCPC1030_inc_add_1428_40_n_797/ZN  -      A->ZN   R     INV_X4          4  0.010   0.025    0.236  
  FE_OCPC1031_inc_add_1428_40_n_797/Z   -      A->Z    R     BUF_X8         16  0.016   0.030    0.266  
  inc_add_1428_40_g1029/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.281  
  inc_add_1428_40_g955/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.318  
  g172181/ZN                            -      A1->ZN  F     AND2_X2         1  0.009   0.025    0.343  
  count_cycle_reg[21]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.343  
#-----------------------------------------------------------------------------------------------------
Path 805: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[27][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.139

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199251/ZN                   -      A1->ZN  F     NAND3_X2        4  0.018   0.035    0.320  
  FE_OCPC2168_n_38993/ZN       -      A->ZN   R     INV_X4         17  0.023   0.043    0.363  
  g163812/ZN                   -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.380  
  cpuregs_reg[27][2]/D         -      D       F     DFF_X1          1  0.010   0.000    0.380  
#--------------------------------------------------------------------------------------------
Path 806: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[4][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.023
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_254_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.018    0.294  
  FE_RC_253_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.313  
  g190425/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.333  
  g169113_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.359  
  FE_OCPC2213_FE_RN_35/Z  -      A->Z    F     BUF_X2          5  0.016   0.037    0.396  
  g181021/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.410  
  g181020/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.423  
  cpuregs_reg[4][27]/D    -      D       F     DFF_X1          1  0.007   0.000    0.423  
#---------------------------------------------------------------------------------------
Path 807: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[19][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.201 (P)    0.109 (P)
            Arrival:=    0.293        0.001

              Setup:-    0.030
      Required Time:=    0.263
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.139

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  g177659/ZN                   -      A1->ZN  F     NAND3_X4        2  0.017   0.026    0.274  
  FE_OCPC2260_n_16381/ZN       -      A->ZN   R     INV_X8          9  0.018   0.021    0.295  
  FE_OCPC2263_n_16381/ZN       -      A->ZN   F     INV_X2          2  0.011   0.020    0.315  
  FE_OCPC2266_n_16381/ZN       -      A->ZN   R     INV_X8         17  0.012   0.030    0.345  
  FE_OCPC2212_n_16381/Z        -      A->Z    R     BUF_X4          4  0.019   0.025    0.370  
  g181853/ZN                   -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.382  
  g163210/ZN                   -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.401  
  cpuregs_reg[19][13]/D        -      D       R     DFF_X1          1  0.018   0.000    0.401  
#--------------------------------------------------------------------------------------------
Path 808: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[27][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g199253/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.029    0.413  
  cpuregs_reg[27][20]/D   -      D       R     DFF_X1          1  0.019   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 809: VIOLATED (-0.139 ns) Setup Check with Pin count_cycle_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.112 (P)
            Arrival:=    0.227        0.004

              Setup:-    0.023
      Required Time:=    0.204
       Launch Clock:=    0.004
          Data Path:+    0.339
              Slack:=   -0.139

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[10]/CK                -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[10]/Q                 -      CK->Q   R     DFF_X1          4  0.070   0.111    0.115  
  inc_add_1428_40_g1182/ZN              -      A2->ZN  R     AND2_X2         2  0.016   0.033    0.148  
  inc_add_1428_40_g1156/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.164  
  inc_add_1428_40_g1066/ZN              -      A2->ZN  R     NOR2_X2         1  0.009   0.028    0.192  
  inc_add_1428_40_g1043/ZN              -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  FE_OCPC1030_inc_add_1428_40_n_797/ZN  -      A->ZN   R     INV_X4          4  0.010   0.025    0.236  
  FE_OCPC1031_inc_add_1428_40_n_797/Z   -      A->Z    R     BUF_X8         16  0.016   0.030    0.266  
  inc_add_1428_40_g1028/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.280  
  inc_add_1428_40_g960/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.318  
  g172206/ZN                            -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.343  
  count_cycle_reg[19]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.343  
#-----------------------------------------------------------------------------------------------------
Path 810: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[16][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.417
              Slack:=   -0.139

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g165109_dup188230_dup/ZN     -      A1->ZN  F     NAND2_X1        2  0.019   0.025    0.348  
  FE_OFC606_n_29133/Z          -      A->Z    F     BUF_X4         14  0.019   0.043    0.391  
  g163130/ZN                   -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.418  
  cpuregs_reg[16][25]/D        -      D       R     DFF_X1          1  0.017   0.000    0.418  
#--------------------------------------------------------------------------------------------
Path 811: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[29][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.028    0.311  
  g181515/ZN              -      A1->ZN  R     NAND2_X4        8  0.016   0.028    0.339  
  g181521/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.355  
  g197408/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.374  
  cpuregs_reg[29][11]/D   -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 812: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[16][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.417
              Slack:=   -0.139

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g165109_dup188230_dup/ZN     -      A1->ZN  F     NAND2_X1        2  0.019   0.025    0.348  
  FE_OFC606_n_29133/Z          -      A->Z    F     BUF_X4         14  0.019   0.043    0.391  
  g163123/ZN                   -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.418  
  cpuregs_reg[16][20]/D        -      D       R     DFF_X1          1  0.017   0.000    0.418  
#--------------------------------------------------------------------------------------------
Path 813: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[25][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.040    0.316  
  g190424/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.025    0.341  
  FE_RC_3074_0/ZN         -      A1->ZN  F     NAND2_X4        7  0.015   0.026    0.366  
  g197018/ZN              -      A->ZN   R     INV_X8         24  0.016   0.035    0.401  
  g197017/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[25][28]/D   -      D       F     DFF_X1          1  0.011   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 814: VIOLATED (-0.138 ns) Setup Check with Pin decoded_rd_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.005
          Data Path:+    0.316
              Slack:=   -0.138

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN    -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN    -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN        -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z  -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN             -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN             -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN             -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN             -      A->ZN   R     INV_X8         14  0.013   0.023    0.284  
  g165059/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.298  
  g163015/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.311  
  decoded_rd_reg[4]/D    -      D       R     DFF_X1          1  0.009   0.000    0.311  
#--------------------------------------------------------------------------------------
Path 815: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[26][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.138

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z              -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199511/ZN                         -      A1->ZN  F     NAND3_X4        1  0.018   0.024    0.309  
  FE_OCPC1474_n_39283/ZN             -      A->ZN   R     INV_X8          7  0.014   0.024    0.333  
  FE_OCPC2281_FE_OFN39601_n_39283/Z  -      A->Z    R     BUF_X8         15  0.013   0.032    0.365  
  g163811/ZN                         -      B1->ZN  F     OAI21_X1        1  0.014   0.015    0.380  
  cpuregs_reg[26][2]/D               -      D       F     DFF_X1          1  0.010   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 816: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[23][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.028    0.311  
  g181515/ZN              -      A1->ZN  R     NAND2_X4        8  0.016   0.028    0.339  
  g197273/ZN              -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.355  
  g197272/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.374  
  cpuregs_reg[23][11]/D   -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 817: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[19][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.201 (P)    0.109 (P)
            Arrival:=    0.293        0.001

              Setup:-    0.030
      Required Time:=    0.262
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.138

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  g177659/ZN                   -      A1->ZN  F     NAND3_X4        2  0.017   0.026    0.274  
  FE_OCPC2260_n_16381/ZN       -      A->ZN   R     INV_X8          9  0.018   0.021    0.295  
  FE_OCPC2263_n_16381/ZN       -      A->ZN   F     INV_X2          2  0.011   0.020    0.315  
  FE_OCPC2266_n_16381/ZN       -      A->ZN   R     INV_X8         17  0.012   0.030    0.345  
  FE_OCPC2212_n_16381/Z        -      A->Z    R     BUF_X4          4  0.019   0.025    0.370  
  g181559/ZN                   -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.382  
  g163211/ZN                   -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.401  
  cpuregs_reg[19][14]/D        -      D       R     DFF_X1          1  0.018   0.000    0.401  
#--------------------------------------------------------------------------------------------
Path 818: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[17][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.026
      Required Time:=    0.239
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.138

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_store_reg/CK              -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q               -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z       -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                        -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                        -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                    -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN            -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  FE_OCPC1810_n_21048/Z             -      A->Z    R     BUF_X4          2  0.017   0.028    0.276  
  FE_RC_1571_0_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.010   0.018    0.294  
  FE_RC_3043_0/ZN                   -      A->ZN   R     INV_X4         14  0.010   0.037    0.331  
  FE_OCPC1960_FE_OFN39814_n_1066/Z  -      A->Z    R     BUF_X4          6  0.028   0.031    0.363  
  g163141/ZN                        -      B1->ZN  F     OAI21_X1        1  0.012   0.015    0.377  
  cpuregs_reg[17][5]/D              -      D       F     DFF_X1          1  0.012   0.000    0.377  
#-------------------------------------------------------------------------------------------------
Path 819: VIOLATED (-0.138 ns) Setup Check with Pin decoded_imm_j_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.005
          Data Path:+    0.315
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN     -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN         -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z   -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN              -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN              -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN              -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297/ZN              -      A->ZN   R     INV_X8         14  0.013   0.022    0.283  
  g165074/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.297  
  g163002/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.310  
  decoded_imm_j_reg[9]/D  -      D       R     DFF_X1          1  0.009   0.000    0.310  
#---------------------------------------------------------------------------------------
Path 820: VIOLATED (-0.138 ns) Setup Check with Pin mem_wordsize_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wordsize_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.031
      Required Time:=    0.170
       Launch Clock:=   -0.005
          Data Path:+    0.314
              Slack:=   -0.138

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN    -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN    -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN        -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  g168726/ZN             -      A1->ZN  F     AND2_X2         1  0.012   0.031    0.165  
  g166772/ZN             -      A2->ZN  R     NAND2_X4        4  0.007   0.024    0.189  
  g166426/ZN             -      A1->ZN  F     NAND2_X4        3  0.016   0.017    0.206  
  FE_OCPC2034_n_4517/Z   -      A->Z    F     BUF_X2          2  0.009   0.029    0.235  
  g165386/ZN             -      A1->ZN  R     NAND3_X2        6  0.007   0.025    0.261  
  g165153/ZN             -      A1->ZN  F     NAND3_X1        1  0.021   0.024    0.284  
  g192521/ZN             -      B->ZN   R     OAI211_X1       1  0.013   0.024    0.309  
  mem_wordsize_reg[1]/D  -      D       R     DFF_X1          1  0.019   0.000    0.309  
#--------------------------------------------------------------------------------------
Path 821: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[22][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.023    0.386  
  g196124/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.412  
  cpuregs_reg[22][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 822: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[26][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.001
          Data Path:+    0.378
              Slack:=   -0.138

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z              -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199511/ZN                         -      A1->ZN  F     NAND3_X4        1  0.018   0.024    0.309  
  FE_OCPC1474_n_39283/ZN             -      A->ZN   R     INV_X8          7  0.014   0.024    0.333  
  FE_OCPC2281_FE_OFN39601_n_39283/Z  -      A->Z    R     BUF_X8         15  0.013   0.031    0.365  
  g163409/ZN                         -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.379  
  cpuregs_reg[26][1]/D               -      D       F     DFF_X1          1  0.010   0.000    0.379  
#--------------------------------------------------------------------------------------------------
Path 823: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[27][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.209 (P)    0.109 (P)
            Arrival:=    0.301        0.001

              Setup:-    0.025
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.029    0.399  
  g199260/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.414  
  cpuregs_reg[27][31]/D   -      D       F     DFF_X1          1  0.009   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 824: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[5][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.028
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2225_n_4179/Z    -      A->Z    R     BUF_X2          4  0.016   0.029    0.385  
  g176020/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.400  
  FE_RC_430_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.413  
  cpuregs_reg[5][30]/D    -      D       R     DFF_X1          1  0.009   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 825: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[19][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.030
      Required Time:=    0.264
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.138

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  g177659/ZN                   -      A1->ZN  F     NAND3_X4        2  0.017   0.026    0.274  
  FE_OCPC2260_n_16381/ZN       -      A->ZN   R     INV_X8          9  0.018   0.021    0.295  
  FE_OCPC2263_n_16381/ZN       -      A->ZN   F     INV_X2          2  0.011   0.020    0.315  
  FE_OCPC2266_n_16381/ZN       -      A->ZN   R     INV_X8         17  0.012   0.030    0.345  
  FE_OCPC2212_n_16381/Z        -      A->Z    R     BUF_X4          4  0.019   0.025    0.370  
  g185847/ZN                   -      A2->ZN  F     NAND2_X1        1  0.008   0.013    0.384  
  g163207/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.402  
  cpuregs_reg[19][10]/D        -      D       R     DFF_X1          1  0.017   0.000    0.402  
#--------------------------------------------------------------------------------------------
Path 826: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[20][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.040    0.316  
  g190424/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.025    0.341  
  FE_RC_3074_0/ZN         -      A1->ZN  F     NAND2_X4        7  0.015   0.026    0.366  
  g197018/ZN              -      A->ZN   R     INV_X8         24  0.016   0.035    0.401  
  g191105/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[20][28]/D   -      D       F     DFF_X1          1  0.011   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 827: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[21][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.023    0.386  
  g194805/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.412  
  cpuregs_reg[21][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 828: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[16][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.109 (P)
            Arrival:=    0.264        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.372
              Slack:=   -0.138

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g165109_dup188230_dup1/ZN    -      A1->ZN  F     NAND2_X4        2  0.011   0.023    0.310  
  FE_OFC608_n_29133_dup/ZN     -      A->ZN   R     INV_X8         17  0.019   0.029    0.339  
  g164717/ZN                   -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.354  
  g163801/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.372  
  cpuregs_reg[16][2]/D         -      D       R     DFF_X1          1  0.016   0.000    0.372  
#--------------------------------------------------------------------------------------------
Path 829: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[18][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.023    0.385  
  g163195/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.412  
  cpuregs_reg[18][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 830: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[31][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.040    0.316  
  g190424/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.025    0.341  
  FE_RC_3074_0/ZN         -      A1->ZN  F     NAND2_X4        7  0.015   0.026    0.366  
  g197018/ZN              -      A->ZN   R     INV_X8         24  0.016   0.034    0.401  
  g193169/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[31][28]/D   -      D       F     DFF_X1          1  0.010   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 831: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[26][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.025
      Required Time:=    0.241
       Launch Clock:=    0.001
          Data Path:+    0.378
              Slack:=   -0.138

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z              -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199511/ZN                         -      A1->ZN  F     NAND3_X4        1  0.018   0.024    0.309  
  FE_OCPC1474_n_39283/ZN             -      A->ZN   R     INV_X8          7  0.014   0.024    0.333  
  FE_OCPC2281_FE_OFN39601_n_39283/Z  -      A->Z    R     BUF_X8         15  0.013   0.031    0.364  
  g163412/ZN                         -      B1->ZN  F     OAI21_X1        1  0.014   0.015    0.379  
  cpuregs_reg[26][5]/D               -      D       F     DFF_X1          1  0.010   0.000    0.379  
#--------------------------------------------------------------------------------------------------
Path 832: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[3][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.028
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2225_n_4179/Z    -      A->Z    R     BUF_X2          4  0.016   0.029    0.385  
  g175941/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.398  
  FE_RC_1442_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.412  
  cpuregs_reg[3][30]/D    -      D       R     DFF_X1          1  0.009   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 833: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[24][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.027
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.029    0.399  
  g186205/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.414  
  cpuregs_reg[24][31]/D   -      D       F     DFF_X1          1  0.014   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 834: VIOLATED (-0.138 ns) Setup Check with Pin reg_pc_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.106 (P)
            Arrival:=    0.200       -0.002

              Setup:-    0.030
      Required Time:=    0.170
       Launch Clock:=   -0.002
          Data Path:+    0.310
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_stalu_reg/CK    -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/QN    -      CK->QN  F     DFF_X1          1  0.072   0.085    0.082  
  FE_OCPC1306_n_7865/Z    -      A->Z    F     BUF_X4          2  0.014   0.034    0.116  
  FE_OCPC1309_n_7865/ZN   -      A->ZN   R     INV_X8         13  0.009   0.030    0.146  
  FE_OCPC1324_n_7865/Z    -      A->Z    R     BUF_X8          3  0.022   0.027    0.173  
  FE_RC_621_0/ZN          -      A1->ZN  F     NAND2_X2        1  0.009   0.017    0.190  
  FE_RC_620_0/ZN          -      A1->ZN  R     NAND2_X4        3  0.010   0.022    0.212  
  g174266/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.016    0.228  
  g19/ZN                  -      A1->ZN  R     NAND2_X2        3  0.010   0.018    0.246  
  FE_OCPC1410_n_13166/Z   -      A->Z    R     BUF_X1          1  0.012   0.028    0.274  
  FE_OCPC1689_n_13166/ZN  -      A->ZN   F     INV_X2          1  0.011   0.011    0.285  
  g169008/ZN              -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.308  
  reg_pc_reg[10]/D        -      D       R     DFF_X1          1  0.016   0.000    0.308  
#---------------------------------------------------------------------------------------
Path 835: VIOLATED (-0.138 ns) Setup Check with Pin count_cycle_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.135 (P)    0.112 (P)
            Arrival:=    0.227        0.004

              Setup:-    0.023
      Required Time:=    0.204
       Launch Clock:=    0.004
          Data Path:+    0.339
              Slack:=   -0.138

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[10]/CK                -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[10]/Q                 -      CK->Q   R     DFF_X1          4  0.070   0.111    0.115  
  inc_add_1428_40_g1182/ZN              -      A2->ZN  R     AND2_X2         2  0.016   0.033    0.148  
  inc_add_1428_40_g1156/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.164  
  inc_add_1428_40_g1066/ZN              -      A2->ZN  R     NOR2_X2         1  0.009   0.028    0.192  
  inc_add_1428_40_g1043/ZN              -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  FE_OCPC1030_inc_add_1428_40_n_797/ZN  -      A->ZN   R     INV_X4          4  0.010   0.025    0.236  
  FE_OCPC1031_inc_add_1428_40_n_797/Z   -      A->Z    R     BUF_X8         16  0.016   0.030    0.265  
  inc_add_1428_40_g1015/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.280  
  inc_add_1428_40_g969/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.317  
  g172187/ZN                            -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.342  
  count_cycle_reg[18]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.342  
#-----------------------------------------------------------------------------------------------------
Path 836: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[15][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.109 (P)
            Arrival:=    0.250        0.001

              Setup:-    0.025
      Required Time:=    0.226
       Launch Clock:=    0.001
          Data Path:+    0.363
              Slack:=   -0.138

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g185453/ZN                   -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.293  
  FE_OCPC1938_n_24606/Z        -      A->Z    F     BUF_X8         30  0.010   0.037    0.329  
  g164024/ZN                   -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.346  
  g163649/ZN                   -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.363  
  cpuregs_reg[15][1]/D         -      D       F     DFF_X1          1  0.010   0.000    0.363  
#--------------------------------------------------------------------------------------------
Path 837: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[30][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.023    0.385  
  g186166/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.411  
  cpuregs_reg[30][28]/D   -      D       R     DFF_X1          1  0.016   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 838: VIOLATED (-0.138 ns) Setup Check with Pin reg_pc_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.106 (P)
            Arrival:=    0.201       -0.002

              Setup:-    0.029
      Required Time:=    0.173
       Launch Clock:=   -0.002
          Data Path:+    0.313
              Slack:=   -0.138

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/QN   -      CK->QN  F     DFF_X1          1  0.072   0.085    0.082  
  FE_OCPC1306_n_7865/Z   -      A->Z    F     BUF_X4          2  0.014   0.034    0.116  
  FE_OCPC1309_n_7865/ZN  -      A->ZN   R     INV_X8         13  0.009   0.030    0.146  
  FE_OCPC1324_n_7865/Z   -      A->Z    R     BUF_X8          3  0.022   0.027    0.173  
  FE_RC_626_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.186  
  FE_RC_625_0/ZN         -      A1->ZN  R     NAND2_X4        3  0.007   0.021    0.207  
  g83481__4547/ZN        -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.227  
  g192549/ZN             -      A1->ZN  R     NAND2_X2        2  0.012   0.021    0.249  
  FE_OCPC2312_n_31930/Z  -      A->Z    R     BUF_X1          1  0.014   0.030    0.278  
  g180830/ZN             -      A1->ZN  F     NAND2_X1        1  0.012   0.018    0.296  
  g193888/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.311  
  reg_pc_reg[5]/D        -      D       R     DFF_X1          1  0.009   0.000    0.311  
#--------------------------------------------------------------------------------------
Path 839: VIOLATED (-0.138 ns) Setup Check with Pin reg_pc_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.308
              Slack:=   -0.138

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN    -      A->ZN   R     INV_X8         15  0.020   0.047    0.200  
  g200493/ZN             -      A1->ZN  F     NAND2_X4        3  0.031   0.022    0.222  
  g185412/ZN             -      A1->ZN  R     NAND2_X2        2  0.013   0.023    0.245  
  FE_OCPC1280_n_24565/Z  -      A->Z    R     BUF_X1          1  0.015   0.030    0.275  
  fopt185411/ZN          -      A->ZN   F     INV_X1          1  0.012   0.011    0.286  
  g192173/ZN             -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.309  
  reg_pc_reg[7]/D        -      D       R     DFF_X2          1  0.016   0.000    0.309  
#--------------------------------------------------------------------------------------
Path 840: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[29][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.040    0.316  
  g190424/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.025    0.341  
  FE_RC_3074_0/ZN         -      A1->ZN  F     NAND2_X4        7  0.015   0.026    0.366  
  g197018/ZN              -      A->ZN   R     INV_X8         24  0.016   0.035    0.401  
  g163525/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[29][28]/D   -      D       F     DFF_X1          1  0.010   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 841: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[3][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.023
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.421
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_254_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.018    0.294  
  FE_RC_253_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.313  
  g190425/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.333  
  g169113_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.359  
  FE_OCPC2213_FE_RN_35/Z  -      A->Z    F     BUF_X2          5  0.016   0.037    0.396  
  g175944/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.410  
  FE_RC_1562_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.422  
  cpuregs_reg[3][27]/D    -      D       F     DFF_X1          1  0.007   0.000    0.422  
#---------------------------------------------------------------------------------------
Path 842: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[26][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.023    0.386  
  g197885/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.412  
  cpuregs_reg[26][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 843: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[2][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.028
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2225_n_4179/Z    -      A->Z    R     BUF_X2          4  0.016   0.029    0.385  
  g180824/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.398  
  g180823/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.411  
  cpuregs_reg[2][30]/D    -      D       R     DFF_X1          1  0.009   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 844: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[30][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.209 (P)    0.109 (P)
            Arrival:=    0.301        0.001

              Setup:-    0.025
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.029    0.399  
  g189785/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.414  
  cpuregs_reg[30][31]/D   -      D       F     DFF_X1          1  0.009   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 845: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[23][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.040    0.316  
  g190424/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.025    0.341  
  FE_RC_3074_0/ZN         -      A1->ZN  F     NAND2_X4        7  0.015   0.026    0.366  
  g197018/ZN              -      A->ZN   R     INV_X8         24  0.016   0.034    0.401  
  g194818/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[23][28]/D   -      D       F     DFF_X1          1  0.010   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 846: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[6][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.028
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.275  
  add_1312_30_g7006/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.036    0.311  
  g190416/ZN              -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.332  
  g166782/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.024    0.356  
  FE_OCPC2225_n_4179/Z    -      A->Z    R     BUF_X2          4  0.016   0.029    0.385  
  g196021/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.398  
  g180565/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.411  
  cpuregs_reg[6][30]/D    -      D       R     DFF_X1          1  0.009   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 847: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[16][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.109 (P)
            Arrival:=    0.264        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.371
              Slack:=   -0.137

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g165109_dup188230_dup1/ZN    -      A1->ZN  F     NAND2_X4        2  0.011   0.023    0.310  
  FE_OFC608_n_29133_dup/ZN     -      A->ZN   R     INV_X8         17  0.019   0.029    0.339  
  g164432/ZN                   -      A2->ZN  F     NAND2_X1        1  0.016   0.015    0.354  
  g163103/ZN                   -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.372  
  cpuregs_reg[16][5]/D         -      D       R     DFF_X1          1  0.016   0.000    0.372  
#--------------------------------------------------------------------------------------------
Path 848: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[25][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g193160/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.028    0.412  
  cpuregs_reg[25][20]/D   -      D       R     DFF_X1          1  0.018   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 849: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[15][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1897_n_2059/ZN   -      A->ZN   F     INV_X4          9  0.025   0.018    0.388  
  FE_RC_2009_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.413  
  cpuregs_reg[15][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 850: VIOLATED (-0.137 ns) Setup Check with Pin count_instr_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.205        0.005

              Setup:-    0.028
      Required Time:=    0.177
       Launch Clock:=    0.005
          Data Path:+    0.309
              Slack:=   -0.137

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[1]/Q        -      CK->Q   R     DFF_X1          2  0.070   0.108    0.113  
  inc_add_1559_34_g187563/ZN  -      A1->ZN  R     AND2_X4         2  0.014   0.031    0.144  
  FE_OCPC1560_n_26886/Z       -      A->Z    R     BUF_X4          4  0.009   0.022    0.166  
  g200141/ZN                  -      A1->ZN  R     AND2_X1         2  0.008   0.039    0.206  
  g200144/ZN                  -      A1->ZN  R     AND2_X4         8  0.016   0.038    0.244  
  inc_add_1559_34_g200149/ZN  -      A1->ZN  F     NAND2_X1        2  0.014   0.018    0.262  
  FE_RC_1782_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.279  
  FE_RC_3096_0/ZN             -      A3->ZN  F     NAND3_X1        1  0.009   0.020    0.299  
  FE_RC_3095_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.314  
  count_instr_reg[11]/D       -      D       R     DFF_X1          1  0.009   0.000    0.314  
#-------------------------------------------------------------------------------------------
Path 851: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[3][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.191 (P)    0.109 (P)
            Arrival:=    0.283        0.001

              Setup:-    0.028
      Required Time:=    0.255
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.029    0.362  
  g175922/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.378  
  FE_RC_311_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.392  
  cpuregs_reg[3][28]/D    -      D       R     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 852: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[22][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.025
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.029    0.399  
  g196122/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.414  
  cpuregs_reg[22][31]/D   -      D       F     DFF_X1          1  0.009   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 853: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[2][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.191 (P)    0.109 (P)
            Arrival:=    0.283        0.001

              Setup:-    0.028
      Required Time:=    0.255
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g180664/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.379  
  g180663/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.392  
  cpuregs_reg[2][28]/D    -      D       R     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 854: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[31][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.025
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.029    0.399  
  g189797/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.414  
  cpuregs_reg[31][31]/D   -      D       F     DFF_X1          1  0.010   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 855: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[28][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.415
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.040    0.316  
  g190424/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.025    0.341  
  FE_RC_3074_0/ZN         -      A1->ZN  F     NAND2_X4        7  0.015   0.026    0.366  
  g197018/ZN              -      A->ZN   R     INV_X8         24  0.016   0.033    0.400  
  g186185/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[28][28]/D   -      D       F     DFF_X1          1  0.011   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 856: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[2][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.023
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.421
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_254_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.018    0.294  
  FE_RC_253_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.313  
  g190425/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.333  
  g169113_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.359  
  FE_OCPC2213_FE_RN_35/Z  -      A->Z    F     BUF_X2          5  0.016   0.037    0.396  
  g180859/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.410  
  g180858/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.422  
  cpuregs_reg[2][27]/D    -      D       F     DFF_X1          1  0.006   0.000    0.422  
#---------------------------------------------------------------------------------------
Path 857: VIOLATED (-0.137 ns) Setup Check with Pin decoded_imm_j_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=   -0.005
          Data Path:+    0.309
              Slack:=   -0.137

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK      -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN      -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN      -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN          -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z    -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN               -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  FE_OCPC1972_n_39371/ZN   -      A->ZN   R     INV_X4          4  0.011   0.018    0.228  
  g194422/ZN               -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.243  
  g179062/ZN               -      A->ZN   R     INV_X8         22  0.010   0.025    0.268  
  g199617/ZN               -      A1->ZN  F     AOI22_X1        1  0.018   0.017    0.285  
  g163003/ZN               -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.304  
  decoded_imm_j_reg[10]/D  -      D       R     DFF_X1          1  0.010   0.000    0.304  
#----------------------------------------------------------------------------------------
Path 858: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[29][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.025
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.029    0.399  
  g163528/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.414  
  cpuregs_reg[29][31]/D   -      D       F     DFF_X1          1  0.010   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 859: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[23][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.209 (P)    0.109 (P)
            Arrival:=    0.301        0.001

              Setup:-    0.025
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.028    0.398  
  g194820/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.413  
  cpuregs_reg[23][31]/D   -      D       F     DFF_X1          1  0.010   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 860: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[6][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.023
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.422
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_254_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.018    0.294  
  FE_RC_253_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.313  
  g190425/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.333  
  g169113_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.359  
  FE_OCPC2213_FE_RN_35/Z  -      A->Z    F     BUF_X2          5  0.016   0.037    0.396  
  g196019/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.410  
  g180717/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.423  
  cpuregs_reg[6][27]/D    -      D       F     DFF_X1          1  0.007   0.000    0.423  
#---------------------------------------------------------------------------------------
Path 861: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[19][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.030
      Required Time:=    0.264
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.137

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  g177659/ZN                   -      A1->ZN  F     NAND3_X4        2  0.017   0.026    0.274  
  FE_OCPC2260_n_16381/ZN       -      A->ZN   R     INV_X8          9  0.018   0.021    0.295  
  FE_OCPC2263_n_16381/ZN       -      A->ZN   F     INV_X2          2  0.011   0.020    0.315  
  FE_OCPC2266_n_16381/ZN       -      A->ZN   R     INV_X8         17  0.012   0.030    0.345  
  FE_OCPC2212_n_16381/Z        -      A->Z    R     BUF_X4          4  0.019   0.025    0.370  
  g181528/ZN                   -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.382  
  g163208/ZN                   -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.401  
  cpuregs_reg[19][11]/D        -      D       R     DFF_X1          1  0.017   0.000    0.401  
#--------------------------------------------------------------------------------------------
Path 862: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[24][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.099 (P)
            Arrival:=    0.295       -0.009

              Setup:-    0.028
      Required Time:=    0.267
       Launch Clock:=   -0.009
          Data Path:+    0.413
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK    -      CK      R     (arrival)      58  0.067       -   -0.009  
  latched_rd_reg[3]/QN    -      CK->QN  R     DFF_X1          3  0.067   0.093    0.084  
  FE_RC_1335_0/ZN         -      A->ZN   F     INV_X1          1  0.020   0.009    0.093  
  FE_RC_1334_0/ZN         -      A2->ZN  R     NOR3_X1         1  0.007   0.044    0.137  
  g188862/ZN              -      A2->ZN  F     NAND2_X1        2  0.027   0.026    0.162  
  g124/ZN                 -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.184  
  g182174/ZN              -      A2->ZN  F     NOR2_X4         1  0.013   0.011    0.195  
  FE_RC_223_0/ZN          -      A2->ZN  R     NAND3_X4        1  0.006   0.021    0.216  
  FE_OCPC1809_n_21048/ZN  -      A->ZN   F     INV_X8          6  0.015   0.019    0.234  
  FE_OCPC1813_n_21048/ZN  -      A->ZN   R     INV_X4          2  0.011   0.026    0.260  
  FE_RC_1570_0/ZN         -      A->ZN   F     INV_X8          6  0.016   0.016    0.276  
  g198245/ZN              -      A1->ZN  R     NAND2_X4        4  0.008   0.023    0.299  
  FE_OCPC2196_n_37995/ZN  -      A->ZN   F     INV_X4          8  0.016   0.016    0.315  
  FE_OCPC2199_n_37995/Z   -      A->Z    F     BUF_X4         10  0.009   0.033    0.348  
  FE_RC_1585_0/ZN         -      A1->ZN  F     OR2_X2          1  0.010   0.040    0.388  
  FE_RC_1584_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.403  
  cpuregs_reg[24][13]/D   -      D       R     DFF_X1          1  0.008   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 863: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[17][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.030
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.022    0.384  
  g163165/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.410  
  cpuregs_reg[17][28]/D   -      D       R     DFF_X1          1  0.016   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 864: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[25][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.025
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.029    0.399  
  g193155/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.414  
  cpuregs_reg[25][31]/D   -      D       F     DFF_X1          1  0.011   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 865: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[19][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.025
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.029    0.399  
  FE_RC_1283_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.414  
  cpuregs_reg[19][31]/D   -      D       F     DFF_X1          1  0.011   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 866: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[25][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.371
              Slack:=   -0.136

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.021    0.288  
  g187824_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.018    0.306  
  FE_OCPC1544_FE_RN_58/ZN      -      A->ZN   R     INV_X4         12  0.012   0.031    0.337  
  g164551/ZN                   -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.352  
  g163382/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.372  
  cpuregs_reg[25][5]/D         -      D       R     DFF_X1          1  0.017   0.000    0.372  
#--------------------------------------------------------------------------------------------
Path 867: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[22][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.026
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1268_0/ZN         -      A->ZN   R     INV_X1          1  0.010   0.013    0.292  
  FE_RC_1267_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.007   0.016    0.308  
  FE_RC_1943_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.010   0.023    0.331  
  g169109/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.032    0.364  
  g197045/ZN              -      A->ZN   R     INV_X8         25  0.020   0.036    0.399  
  g196123/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.415  
  cpuregs_reg[22][20]/D   -      D       F     DFF_X1          1  0.012   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 868: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[6][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.191 (P)    0.109 (P)
            Arrival:=    0.283        0.001

              Setup:-    0.028
      Required Time:=    0.255
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.029    0.362  
  g196018/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.378  
  g180738/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.391  
  cpuregs_reg[6][28]/D    -      D       R     DFF_X1          1  0.009   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 869: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[4][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.191 (P)    0.109 (P)
            Arrival:=    0.283        0.001

              Setup:-    0.028
      Required Time:=    0.254
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.028    0.361  
  g180707/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.377  
  g180706/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.391  
  cpuregs_reg[4][28]/D    -      D       R     DFF_X1          1  0.009   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 870: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[21][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.172 (P)    0.109 (P)
            Arrival:=    0.264        0.001

              Setup:-    0.030
      Required Time:=    0.235
       Launch Clock:=    0.001
          Data Path:+    0.370
              Slack:=   -0.136

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z              -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g165104_dup/ZN                     -      A1->ZN  F     NAND3_X4        1  0.012   0.023    0.302  
  FE_OCPC1816_FE_OFN24609_n_5383/ZN  -      A->ZN   R     INV_X8         26  0.016   0.034    0.336  
  g164518/ZN                         -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.352  
  g200250/ZN                         -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.371  
  cpuregs_reg[21][5]/D               -      D       R     DFF_X1          1  0.016   0.000    0.371  
#--------------------------------------------------------------------------------------------------
Path 871: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[18][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.209 (P)    0.109 (P)
            Arrival:=    0.301        0.001

              Setup:-    0.025
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.028    0.398  
  g163198/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.413  
  cpuregs_reg[18][31]/D   -      D       F     DFF_X1          1  0.010   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 872: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[25][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.371
              Slack:=   -0.136

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.021    0.288  
  g187824_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.018    0.306  
  FE_OCPC1544_FE_RN_58/ZN      -      A->ZN   R     INV_X4         12  0.012   0.031    0.337  
  g164724/ZN                   -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.353  
  g163810/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.372  
  cpuregs_reg[25][2]/D         -      D       R     DFF_X1          1  0.017   0.000    0.372  
#--------------------------------------------------------------------------------------------
Path 873: VIOLATED (-0.136 ns) Setup Check with Pin decoded_imm_j_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=   -0.005
          Data Path:+    0.308
              Slack:=   -0.136

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK      -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN      -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN      -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN          -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z    -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN               -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN               -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  FE_OCPC1972_n_39371/ZN   -      A->ZN   R     INV_X4          4  0.011   0.018    0.228  
  g194422/ZN               -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.243  
  g179062/ZN               -      A->ZN   R     INV_X8         22  0.010   0.025    0.268  
  g200294/ZN               -      A1->ZN  F     AOI22_X1        1  0.018   0.017    0.285  
  g163010/ZN               -      A2->ZN  R     NAND2_X1        1  0.013   0.018    0.303  
  decoded_imm_j_reg[20]/D  -      D       R     DFF_X1          1  0.009   0.000    0.303  
#----------------------------------------------------------------------------------------
Path 874: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[20][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.029    0.399  
  g191099/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.414  
  cpuregs_reg[20][31]/D   -      D       F     DFF_X1          1  0.011   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 875: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[17][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.025
      Required Time:=    0.240
       Launch Clock:=    0.001
          Data Path:+    0.376
              Slack:=   -0.136

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_store_reg/CK              -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q               -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z       -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                        -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                        -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                    -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN            -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  FE_OCPC1810_n_21048/Z             -      A->Z    R     BUF_X4          2  0.017   0.028    0.276  
  FE_RC_1571_0_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.010   0.018    0.294  
  FE_RC_3043_0/ZN                   -      A->ZN   R     INV_X4         14  0.010   0.037    0.331  
  FE_OCPC1960_FE_OFN39814_n_1066/Z  -      A->Z    R     BUF_X4          6  0.028   0.031    0.363  
  g163802/ZN                        -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.376  
  cpuregs_reg[17][2]/D              -      D       F     DFF_X1          1  0.010   0.000    0.376  
#-------------------------------------------------------------------------------------------------
Path 876: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[28][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.025
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.029    0.399  
  g193180/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.414  
  cpuregs_reg[28][31]/D   -      D       F     DFF_X1          1  0.011   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 877: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[30][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g189789/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.411  
  cpuregs_reg[30][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 878: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[26][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g194107/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.411  
  cpuregs_reg[26][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 879: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[19][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7032/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.276  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.034    0.310  
  g190424/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.023    0.333  
  FE_RC_3074_0/ZN         -      A1->ZN  R     NAND2_X4        7  0.013   0.030    0.363  
  g197018/ZN              -      A->ZN   F     INV_X8         24  0.021   0.021    0.384  
  FE_RC_301_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.411  
  cpuregs_reg[19][28]/D   -      D       R     DFF_X1          1  0.018   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 880: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[17][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.209 (P)    0.109 (P)
            Arrival:=    0.301        0.001

              Setup:-    0.024
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.136

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.028    0.398  
  g163168/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.413  
  cpuregs_reg[17][31]/D   -      D       F     DFF_X1          1  0.008   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 881: VIOLATED (-0.136 ns) Setup Check with Pin cpuregs_reg[16][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.136

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g165109_dup188230_dup/ZN     -      A1->ZN  F     NAND2_X1        2  0.019   0.025    0.348  
  FE_OFC606_n_29133/Z          -      A->Z    F     BUF_X4         14  0.019   0.042    0.390  
  g163124/ZN                   -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.417  
  cpuregs_reg[16][21]/D        -      D       R     DFF_X1          1  0.017   0.000    0.417  
#--------------------------------------------------------------------------------------------
Path 882: VIOLATED (-0.136 ns) Setup Check with Pin count_cycle_reg[51]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[51]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.135 (P)
            Arrival:=    0.228        0.027

              Setup:-    0.024
      Required Time:=    0.203
       Launch Clock:=    0.027
          Data Path:+    0.312
              Slack:=   -0.136

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.021    0.287  
  inc_add_1428_40_g177222/ZN      -      A1->ZN  F     NAND2_X1        2  0.015   0.019    0.306  
  FE_RC_1752_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.321  
  FE_RC_1751_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.339  
  count_cycle_reg[51]/D           -      D       F     DFF_X1          1  0.009   0.000    0.339  
#-----------------------------------------------------------------------------------------------
Path 883: VIOLATED (-0.135 ns) Setup Check with Pin count_instr_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.208        0.005

              Setup:-    0.028
      Required Time:=    0.179
       Launch Clock:=    0.005
          Data Path:+    0.310
              Slack:=   -0.135

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[1]/Q        -      CK->Q   R     DFF_X1          2  0.070   0.108    0.113  
  inc_add_1559_34_g187563/ZN  -      A1->ZN  R     AND2_X4         2  0.014   0.031    0.144  
  FE_OCPC1560_n_26886/Z       -      A->Z    R     BUF_X4          4  0.009   0.022    0.166  
  g200141/ZN                  -      A1->ZN  R     AND2_X1         2  0.008   0.039    0.206  
  g200144/ZN                  -      A1->ZN  R     AND2_X4         8  0.016   0.039    0.244  
  inc_add_1559_34_g200151/ZN  -      A1->ZN  F     NAND2_X1        2  0.014   0.018    0.262  
  FE_RC_1779_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.279  
  FE_RC_1776_0/ZN             -      A2->ZN  F     NAND3_X1        1  0.009   0.020    0.299  
  FE_RC_1770_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.315  
  count_instr_reg[13]/D       -      D       R     DFF_X1          1  0.009   0.000    0.315  
#-------------------------------------------------------------------------------------------
Path 884: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[5][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.157 (P)    0.109 (P)
            Arrival:=    0.249        0.001

              Setup:-    0.025
      Required Time:=    0.225
       Launch Clock:=    0.001
          Data Path:+    0.359
              Slack:=   -0.135

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_branch_reg/CK           -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_branch_reg/QN           -      CK->QN  F     DFF_X1          1  0.072   0.085    0.085  
  FE_OCPC956_n_7864/ZN            -      A->ZN   R     INV_X2          2  0.014   0.022    0.107  
  FE_OCPC2083_FE_OFN25_n_7864/Z   -      A->Z    R     BUF_X2          2  0.013   0.025    0.132  
  FE_OCPC1444_FE_OFN25_n_7864/ZN  -      A->ZN   F     INV_X1          1  0.009   0.010    0.142  
  g185500/ZN                      -      A2->ZN  R     NAND2_X2        3  0.005   0.030    0.172  
  FE_OCPC1107_n_24647/ZN          -      A->ZN   F     INV_X2          3  0.022   0.015    0.187  
  FE_OCPC1123_n_35917/ZN          -      A->ZN   R     INV_X2          3  0.009   0.034    0.221  
  FE_OCPC1463_n_24647/ZN          -      A->ZN   F     INV_X8         12  0.026   0.017    0.237  
  g196282/ZN                      -      B1->ZN  R     AOI21_X2        1  0.010   0.034    0.271  
  FE_OCPC1134_n_35919/Z           -      A->Z    R     BUF_X4          4  0.028   0.038    0.309  
  FE_OCPC1135_n_35919/Z           -      A->Z    R     BUF_X4          8  0.018   0.032    0.341  
  g195709/ZN                      -      A2->ZN  F     OAI22_X1        1  0.014   0.019    0.360  
  cpuregs_reg[5][1]/D             -      D       F     DFF_X1          1  0.010   0.000    0.360  
#-----------------------------------------------------------------------------------------------
Path 885: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[16][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.135

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g165109_dup188230_dup/ZN     -      A1->ZN  F     NAND2_X1        2  0.019   0.025    0.348  
  FE_OFC606_n_29133/Z          -      A->Z    F     BUF_X4         14  0.019   0.042    0.390  
  g163132/ZN                   -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.416  
  cpuregs_reg[16][27]/D        -      D       R     DFF_X1          1  0.016   0.000    0.416  
#--------------------------------------------------------------------------------------------
Path 886: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[28][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1898_n_2059/ZN   -      A->ZN   F     INV_X2          6  0.025   0.019    0.389  
  g186171/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.028    0.417  
  cpuregs_reg[28][24]/D   -      D       R     DFF_X1          1  0.019   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 887: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[26][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.025
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.028    0.398  
  g193208/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.413  
  cpuregs_reg[26][31]/D   -      D       F     DFF_X1          1  0.010   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 888: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[12][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.030
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1897_n_2059/ZN   -      A->ZN   F     INV_X4          9  0.025   0.018    0.388  
  g188024/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.413  
  cpuregs_reg[12][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 889: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[9][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.030
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1897_n_2059/ZN   -      A->ZN   F     INV_X4          9  0.025   0.018    0.388  
  g163611/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.413  
  cpuregs_reg[9][24]/D    -      D       R     DFF_X1          1  0.017   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 890: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[12][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.025
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.026    0.397  
  g188020/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[12][31]/D   -      D       F     DFF_X1          1  0.010   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 891: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[21][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.370
              Slack:=   -0.135

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z              -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g165104_dup/ZN                     -      A1->ZN  F     NAND3_X4        1  0.012   0.023    0.302  
  FE_OCPC1816_FE_OFN24609_n_5383/ZN  -      A->ZN   R     INV_X8         26  0.016   0.034    0.336  
  g164722/ZN                         -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.352  
  g200260/ZN                         -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.371  
  cpuregs_reg[21][2]/D               -      D       R     DFF_X1          1  0.016   0.000    0.371  
#--------------------------------------------------------------------------------------------------
Path 892: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[21][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.025
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.027    0.397  
  g163288/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[21][31]/D   -      D       F     DFF_X1          1  0.009   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 893: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[10][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.025
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.026    0.396  
  g163765/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.411  
  cpuregs_reg[10][31]/D   -      D       F     DFF_X1          1  0.010   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 894: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[31][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.370
              Slack:=   -0.135

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g183682/ZN                   -      A1->ZN  F     NAND2_X4        2  0.018   0.022    0.307  
  g183684/ZN                   -      A->ZN   R     INV_X8         19  0.012   0.030    0.337  
  g164682/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.352  
  g163559/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.371  
  cpuregs_reg[31][1]/D         -      D       R     DFF_X1          1  0.016   0.000    0.371  
#--------------------------------------------------------------------------------------------
Path 895: VIOLATED (-0.135 ns) Setup Check with Pin decoded_rd_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.005
          Data Path:+    0.312
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN     -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN         -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z   -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN              -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN              -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  FE_OCPC1972_n_39371/ZN  -      A->ZN   R     INV_X4          4  0.011   0.018    0.228  
  g194422/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.016    0.243  
  g179062/ZN              -      A->ZN   R     INV_X8         22  0.010   0.027    0.271  
  g199610/ZN              -      A1->ZN  F     AOI22_X1        1  0.018   0.017    0.287  
  g163011/ZN              -      A2->ZN  R     NAND2_X1        1  0.014   0.019    0.307  
  decoded_rd_reg[0]/D     -      D       R     DFF_X1          1  0.010   0.000    0.307  
#---------------------------------------------------------------------------------------
Path 896: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[8][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.025
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.135

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.026    0.397  
  g199915/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.411  
  cpuregs_reg[8][31]/D    -      D       F     DFF_X1          1  0.010   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 897: VIOLATED (-0.134 ns) Setup Check with Pin cpuregs_reg[22][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.028
      Required Time:=    0.267
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.134

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g196210/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.024    0.303  
  FE_OCPC2186_n_35849/ZN       -      A->ZN   R     INV_X8         14  0.014   0.027    0.330  
  FE_OCPC2189_n_35849/Z        -      A->Z    R     BUF_X4         14  0.015   0.040    0.370  
  g185844/ZN                   -      A2->ZN  F     NAND2_X1        1  0.022   0.018    0.387  
  FE_RC_1467_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.401  
  cpuregs_reg[22][10]/D        -      D       R     DFF_X1          1  0.009   0.000    0.401  
#--------------------------------------------------------------------------------------------
Path 898: VIOLATED (-0.134 ns) Setup Check with Pin cpuregs_reg[5][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.419
              Slack:=   -0.134

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1896_n_2059/Z    -      A->Z    R     BUF_X4          3  0.025   0.025    0.395  
  g176036/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.407  
  FE_RC_299_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.420  
  cpuregs_reg[5][24]/D    -      D       R     DFF_X1          1  0.009   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 899: VIOLATED (-0.134 ns) Setup Check with Pin cpuregs_reg[29][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.369
              Slack:=   -0.134

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  FE_RC_3103_0/ZN                 -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.308  
  FE_RC_3104_0/ZN                 -      A->ZN   R     INV_X16        37  0.014   0.027    0.335  
  g181881/ZN                      -      A2->ZN  F     NAND2_X1        1  0.016   0.015    0.351  
  g197405/ZN                      -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.370  
  cpuregs_reg[29][0]/D            -      D       R     DFF_X1          1  0.017   0.000    0.370  
#-----------------------------------------------------------------------------------------------
Path 900: VIOLATED (-0.134 ns) Setup Check with Pin cpuregs_reg[27][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.023
      Required Time:=    0.272
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.134

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199251/ZN                   -      A1->ZN  F     NAND3_X2        4  0.018   0.035    0.320  
  FE_OCPC2168_n_38993/ZN       -      A->ZN   R     INV_X4         17  0.023   0.045    0.365  
  FE_RC_1451_0/ZN              -      A1->ZN  R     OR2_X1          1  0.028   0.029    0.394  
  FE_RC_1450_0/ZN              -      A2->ZN  F     NAND2_X1        1  0.008   0.012    0.406  
  cpuregs_reg[27][13]/D        -      D       F     DFF_X1          1  0.006   0.000    0.406  
#--------------------------------------------------------------------------------------------
Path 901: VIOLATED (-0.134 ns) Setup Check with Pin count_instr_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[14]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.136 (P)    0.113 (P)
            Arrival:=    0.228        0.005

              Setup:-    0.028
      Required Time:=    0.200
       Launch Clock:=    0.005
          Data Path:+    0.329
              Slack:=   -0.134

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[14]/CK                       -      CK      R     (arrival)      64  0.070       -    0.005  
  count_instr_reg[14]/Q                        -      CK->Q   R     DFF_X1          3  0.070   0.111    0.116  
  inc_add_1559_34_g1179/ZN                     -      A2->ZN  R     AND2_X2         1  0.017   0.033    0.150  
  inc_add_1559_34_g1156/ZN                     -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.167  
  inc_add_1559_34_g1066/ZN                     -      A2->ZN  R     NOR2_X4         1  0.010   0.024    0.191  
  inc_add_1559_34_g1043/ZN                     -      A2->ZN  F     NAND2_X2        2  0.012   0.020    0.211  
  FE_DBTC21_inc_add_1559_34_n_795/ZN           -      A->ZN   R     INV_X4          2  0.011   0.016    0.228  
  FE_OFC178_FE_DBTN21_inc_add_1559_34_n_795/Z  -      A->Z    R     BUF_X4         17  0.009   0.039    0.267  
  g179420/ZN                                   -      A1->ZN  F     NAND3_X1        1  0.023   0.021    0.288  
  FE_RC_3113_0/ZN                              -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.307  
  FE_RC_3112_0/ZN                              -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.320  
  FE_RC_3111_0/ZN                              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.334  
  count_instr_reg[23]/D                        -      D       R     DFF_X1          1  0.010   0.000    0.334  
#------------------------------------------------------------------------------------------------------------
Path 902: VIOLATED (-0.134 ns) Setup Check with Pin cpuregs_reg[1][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.192 (P)    0.109 (P)
            Arrival:=    0.284        0.001

              Setup:-    0.025
      Required Time:=    0.259
       Launch Clock:=    0.001
          Data Path:+    0.392
              Slack:=   -0.134

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2986_0/ZN         -      A2->ZN  R     AND2_X4         9  0.016   0.043    0.377  
  g163100/ZN              -      B1->ZN  F     OAI21_X1        1  0.017   0.016    0.393  
  cpuregs_reg[1][22]/D    -      D       F     DFF_X1          1  0.011   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 903: VIOLATED (-0.134 ns) Setup Check with Pin cpuregs_reg[31][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.134

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g183682/ZN                   -      A1->ZN  F     NAND2_X4        2  0.018   0.022    0.307  
  g183684/ZN                   -      A->ZN   R     INV_X8         19  0.012   0.028    0.335  
  g164732/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.350  
  g163816/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.369  
  cpuregs_reg[31][2]/D         -      D       R     DFF_X1          1  0.017   0.000    0.369  
#--------------------------------------------------------------------------------------------
Path 904: VIOLATED (-0.134 ns) Setup Check with Pin decoded_imm_j_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.028
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.311
              Slack:=   -0.134

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN     -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN         -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z   -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN              -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g199597/ZN              -      A1->ZN  F     NAND2_X4        3  0.013   0.020    0.210  
  g199497/ZN              -      A1->ZN  F     OR2_X4          2  0.011   0.050    0.261  
  g165297_dup/ZN          -      A->ZN   R     INV_X8          8  0.013   0.018    0.278  
  g165071/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.291  
  g162999/ZN              -      A2->ZN  R     NAND2_X1        1  0.007   0.015    0.306  
  decoded_imm_j_reg[6]/D  -      D       R     DFF_X1          1  0.009   0.000    0.306  
#---------------------------------------------------------------------------------------
Path 905: VIOLATED (-0.134 ns) Setup Check with Pin count_cycle_reg[54]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[54]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.137 (P)    0.135 (P)
            Arrival:=    0.229        0.027

              Setup:-    0.024
      Required Time:=    0.204
       Launch Clock:=    0.027
          Data Path:+    0.311
              Slack:=   -0.134

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK          -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q           -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN      -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                 -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                 -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  inc_add_1428_40_g1079/ZN        -      A2->ZN  R     NOR2_X4         2  0.011   0.038    0.246  
  inc_add_1428_40_g177214_dup/ZN  -      A2->ZN  F     NAND2_X4        1  0.023   0.020    0.266  
  FE_OCPC1543_FE_RN_56/ZN         -      A->ZN   R     INV_X8         17  0.010   0.021    0.287  
  inc_add_1428_40_g177239/ZN      -      A1->ZN  F     NAND2_X1        2  0.015   0.018    0.305  
  FE_RC_1728_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.321  
  FE_RC_1727_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.338  
  count_cycle_reg[54]/D           -      D       F     DFF_X1          1  0.009   0.000    0.338  
#-----------------------------------------------------------------------------------------------
Path 906: VIOLATED (-0.134 ns) Setup Check with Pin cpuregs_reg[23][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.369
              Slack:=   -0.134

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  FE_RC_1599_0/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.024    0.303  
  FE_OCPC1829_n_36957/ZN       -      A->ZN   R     INV_X16        39  0.015   0.031    0.335  
  g197296/ZN                   -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.350  
  g197295/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.370  
  cpuregs_reg[23][5]/D         -      D       R     DFF_X1          1  0.017   0.000    0.370  
#--------------------------------------------------------------------------------------------
Path 907: VIOLATED (-0.134 ns) Setup Check with Pin cpuregs_reg[20][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.415
              Slack:=   -0.134

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1898_n_2059/ZN   -      A->ZN   F     INV_X2          6  0.025   0.019    0.389  
  FE_RC_1365_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.416  
  cpuregs_reg[20][24]/D   -      D       R     DFF_X1          1  0.018   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 908: VIOLATED (-0.133 ns) Setup Check with Pin count_instr_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.133 (P)
            Arrival:=    0.205        0.025

              Setup:-    0.030
      Required Time:=    0.175
       Launch Clock:=    0.025
          Data Path:+    0.283
              Slack:=   -0.133

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[0]/CK                        -      CK      R     (arrival)      62  0.068       -    0.025  
  count_instr_reg[0]/Q                         -      CK->Q   F     SDFF_X1         2  0.068   0.085    0.110  
  inc_add_1559_34_g187563/ZN                   -      A2->ZN  F     AND2_X4         2  0.015   0.032    0.143  
  inc_add_1559_34_g198225/ZN                   -      A1->ZN  R     NAND2_X2        1  0.006   0.018    0.161  
  inc_add_1559_34_g1066/ZN                     -      A1->ZN  F     NOR2_X4         1  0.014   0.008    0.169  
  inc_add_1559_34_g1043/ZN                     -      A2->ZN  R     NAND2_X2        2  0.005   0.022    0.191  
  FE_DBTC21_inc_add_1559_34_n_795/ZN           -      A->ZN   F     INV_X4          2  0.016   0.011    0.202  
  FE_OFC178_FE_DBTN21_inc_add_1559_34_n_795/Z  -      A->Z    F     BUF_X4         17  0.006   0.032    0.233  
  inc_add_1559_34_g995/ZN                      -      B1->ZN  R     OAI22_X1        1  0.012   0.039    0.273  
  g170176/ZN                                   -      A->ZN   F     INV_X1          1  0.030   0.010    0.282  
  g182310/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.008   0.026    0.308  
  count_instr_reg[16]/D                        -      D       R     DFF_X1          1  0.018   0.000    0.308  
#------------------------------------------------------------------------------------------------------------
Path 909: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[4][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.418
              Slack:=   -0.133

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1896_n_2059/Z    -      A->Z    R     BUF_X4          3  0.025   0.025    0.395  
  g180873/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.406  
  g180872/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.419  
  cpuregs_reg[4][24]/D    -      D       R     DFF_X1          1  0.009   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 910: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[8][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.108 (P)
            Arrival:=    0.251       -0.000

              Setup:-    0.024
      Required Time:=    0.226
       Launch Clock:=   -0.000
          Data Path:+    0.360
              Slack:=   -0.133

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK           -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q            -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                    -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN         -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN                    -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN           -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN                -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN                    -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN                    -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN               -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g199790/ZN                    -      A1->ZN  F     NAND2_X4        1  0.015   0.018    0.291  
  FE_OFC212_n_39567/ZN          -      A->ZN   R     INV_X8          3  0.009   0.023    0.314  
  FE_OCPC1033_FE_OFN39570_n/ZN  -      A->ZN   F     INV_X4          8  0.014   0.014    0.328  
  g199896/ZN                    -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.342  
  g199895/ZN                    -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.360  
  cpuregs_reg[8][1]/D           -      D       F     DFF_X1          1  0.009   0.000    0.360  
#---------------------------------------------------------------------------------------------
Path 911: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[29][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.133

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  FE_RC_3103_0/ZN                 -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.308  
  FE_RC_3104_0/ZN                 -      A->ZN   R     INV_X16        37  0.014   0.027    0.335  
  g164728/ZN                      -      A2->ZN  F     NAND2_X1        1  0.016   0.015    0.351  
  g197406/ZN                      -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.369  
  cpuregs_reg[29][2]/D            -      D       R     DFF_X1          1  0.017   0.000    0.369  
#-----------------------------------------------------------------------------------------------
Path 912: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[8][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.192 (P)    0.109 (P)
            Arrival:=    0.284        0.001

              Setup:-    0.025
      Required Time:=    0.259
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.133

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2986_0/ZN         -      A2->ZN  R     AND2_X4         9  0.016   0.043    0.377  
  g199925/ZN              -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.392  
  cpuregs_reg[8][22]/D    -      D       F     DFF_X1          1  0.011   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 913: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[18][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.133

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1898_n_2059/ZN   -      A->ZN   F     INV_X2          6  0.025   0.019    0.389  
  g163191/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.415  
  cpuregs_reg[18][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 914: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[14][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.133

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1897_n_2059/ZN   -      A->ZN   F     INV_X4          9  0.025   0.017    0.388  
  g163792/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.412  
  cpuregs_reg[14][24]/D   -      D       R     DFF_X1          1  0.016   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 915: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[23][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.369
              Slack:=   -0.133

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  FE_RC_1599_0/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.024    0.303  
  FE_OCPC1829_n_36957/ZN       -      A->ZN   R     INV_X16        39  0.015   0.031    0.335  
  g197284/ZN                   -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.350  
  g197283/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.369  
  cpuregs_reg[23][1]/D         -      D       R     DFF_X1          1  0.016   0.000    0.369  
#--------------------------------------------------------------------------------------------
Path 916: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[5][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.108 (P)
            Arrival:=    0.286       -0.000

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=   -0.000
          Data Path:+    0.389
              Slack:=   -0.133

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.292  
  FE_OCPC1919_n_37387/Z   -      A->Z    F     BUF_X8          8  0.010   0.034    0.326  
  FE_OCPC1927_n_37387/ZN  -      A->ZN   R     INV_X8         23  0.009   0.028    0.355  
  g175997/ZN              -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.371  
  g175996/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.389  
  cpuregs_reg[5][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 917: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[2][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.417
              Slack:=   -0.133

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1896_n_2059/Z    -      A->Z    R     BUF_X4          3  0.025   0.025    0.395  
  g181014/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.011    0.406  
  g181013/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.418  
  cpuregs_reg[2][24]/D    -      D       R     DFF_X1          1  0.009   0.000    0.418  
#---------------------------------------------------------------------------------------
Path 918: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[31][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.173 (P)    0.109 (P)
            Arrival:=    0.265        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.133

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g183682/ZN                   -      A1->ZN  F     NAND2_X4        2  0.018   0.022    0.307  
  g183684/ZN                   -      A->ZN   R     INV_X8         19  0.012   0.028    0.335  
  g164685/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.350  
  g163562/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.369  
  cpuregs_reg[31][5]/D         -      D       R     DFF_X1          1  0.016   0.000    0.369  
#--------------------------------------------------------------------------------------------
Path 919: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[30][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.025
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.133

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g189786/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.411  
  cpuregs_reg[30][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 920: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[23][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.133

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  FE_RC_1599_0/ZN              -      A1->ZN  F     NAND2_X4        2  0.012   0.024    0.303  
  FE_OCPC1829_n_36957/ZN       -      A->ZN   R     INV_X16        39  0.015   0.031    0.335  
  g197261/ZN                   -      A1->ZN  F     NAND2_X1        1  0.020   0.015    0.350  
  g197260/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.369  
  cpuregs_reg[23][2]/D         -      D       R     DFF_X1          1  0.016   0.000    0.369  
#--------------------------------------------------------------------------------------------
Path 921: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[29][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.133

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  FE_RC_3103_0/ZN                 -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.308  
  FE_RC_3104_0/ZN                 -      A->ZN   R     INV_X16        37  0.014   0.027    0.335  
  g164615/ZN                      -      A2->ZN  F     NAND2_X1        1  0.016   0.015    0.351  
  g197409/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.369  
  cpuregs_reg[29][1]/D            -      D       R     DFF_X1          1  0.016   0.000    0.369  
#-----------------------------------------------------------------------------------------------
Path 922: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[29][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.133

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  FE_RC_3103_0/ZN                 -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.308  
  FE_RC_3104_0/ZN                 -      A->ZN   R     INV_X16        37  0.014   0.027    0.335  
  g164618/ZN                      -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.350  
  g197403/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.369  
  cpuregs_reg[29][5]/D            -      D       R     DFF_X1          1  0.016   0.000    0.369  
#-----------------------------------------------------------------------------------------------
Path 923: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[15][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.192 (P)    0.109 (P)
            Arrival:=    0.284        0.001

              Setup:-    0.025
      Required Time:=    0.259
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.133

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2986_0/ZN         -      A2->ZN  R     AND2_X4         9  0.016   0.043    0.377  
  g185097/ZN              -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.392  
  cpuregs_reg[15][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 924: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[17][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.133

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1898_n_2059/ZN   -      A->ZN   F     INV_X2          6  0.025   0.019    0.389  
  g163161/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.415  
  cpuregs_reg[17][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 925: VIOLATED (-0.133 ns) Setup Check with Pin reg_pc_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.029
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.302
              Slack:=   -0.133

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN    -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC561_n_13860/Z    -      A->Z    R     BUF_X16        10  0.018   0.029    0.213  
  g192561/ZN             -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.229  
  g174962/ZN             -      A1->ZN  R     NAND2_X2        2  0.009   0.016    0.245  
  FE_OCPC1408_n_13195/Z  -      A->Z    R     BUF_X1          1  0.011   0.023    0.268  
  fopt178942/ZN          -      A->ZN   F     INV_X1          1  0.007   0.014    0.282  
  g169031/ZN             -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.303  
  reg_pc_reg[11]/D       -      D       R     DFF_X1          1  0.014   0.000    0.303  
#--------------------------------------------------------------------------------------
Path 926: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[12][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.192 (P)    0.109 (P)
            Arrival:=    0.284        0.001

              Setup:-    0.024
      Required Time:=    0.260
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.133

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2986_0/ZN         -      A2->ZN  R     AND2_X4         9  0.016   0.043    0.377  
  g188016/ZN              -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.392  
  cpuregs_reg[12][22]/D   -      D       F     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 927: VIOLATED (-0.133 ns) Setup Check with Pin mem_wordsize_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wordsize_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.005
          Data Path:+    0.310
              Slack:=   -0.133

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN    -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN    -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN        -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  g168726/ZN             -      A1->ZN  F     AND2_X2         1  0.012   0.031    0.165  
  g166772/ZN             -      A2->ZN  R     NAND2_X4        4  0.007   0.024    0.189  
  g166426/ZN             -      A1->ZN  F     NAND2_X4        3  0.016   0.017    0.206  
  FE_OCPC2034_n_4517/Z   -      A->Z    F     BUF_X2          2  0.009   0.029    0.235  
  g165386/ZN             -      A1->ZN  R     NAND3_X2        6  0.007   0.025    0.261  
  g165152/ZN             -      A1->ZN  F     NAND3_X1        1  0.021   0.024    0.285  
  FE_RC_552_0/ZN         -      A2->ZN  R     NAND3_X1        1  0.014   0.020    0.305  
  mem_wordsize_reg[0]/D  -      D       R     DFF_X1          1  0.011   0.000    0.305  
#--------------------------------------------------------------------------------------
Path 928: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[14][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.025
      Required Time:=    0.260
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2986_0/ZN         -      A2->ZN  R     AND2_X4         9  0.016   0.043    0.377  
  g163789/ZN              -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.392  
  cpuregs_reg[14][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 929: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[5][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.030
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.415
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2237_n_2047/Z    -      A->Z    R     BUF_X4          6  0.018   0.032    0.383  
  g176016/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.397  
  g176015/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.416  
  cpuregs_reg[5][23]/D    -      D       R     DFF_X1          1  0.017   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 930: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[9][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.192 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.026
      Required Time:=    0.259
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2986_0/ZN         -      A2->ZN  R     AND2_X4         9  0.016   0.042    0.376  
  g163609/ZN              -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.391  
  cpuregs_reg[9][22]/D    -      D       F     DFF_X1          1  0.012   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 931: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[5][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.108 (P)
            Arrival:=    0.303       -0.000

              Setup:-    0.030
      Required Time:=    0.273
       Launch Clock:=   -0.000
          Data Path:+    0.405
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.293  
  FE_OCPC1921_n_37387/ZN  -      A->ZN   R     INV_X1          5  0.010   0.035    0.328  
  FE_OCPC2268_n_37387/Z   -      A->Z    R     BUF_X4         11  0.027   0.040    0.368  
  g185816/ZN              -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.385  
  g176000/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.405  
  cpuregs_reg[5][12]/D    -      D       R     DFF_X1          1  0.018   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 932: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[22][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g196115/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.018    0.411  
  cpuregs_reg[22][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 933: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[27][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g199256/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.018    0.411  
  cpuregs_reg[27][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 934: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[30][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.030
      Required Time:=    0.264
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.132

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.361  
  g181564/ZN                      -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.377  
  g163541/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.396  
  cpuregs_reg[30][14]/D           -      D       R     DFF_X1          1  0.017   0.000    0.396  
#-----------------------------------------------------------------------------------------------
Path 935: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[11][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.026
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1268_0/ZN         -      A->ZN   R     INV_X1          1  0.010   0.013    0.292  
  FE_RC_1267_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.007   0.016    0.308  
  FE_RC_1943_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.010   0.023    0.331  
  g169109/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.032    0.364  
  g197045/ZN              -      A->ZN   R     INV_X8         25  0.020   0.035    0.399  
  g163637/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.415  
  cpuregs_reg[11][20]/D   -      D       F     DFF_X1          1  0.012   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 936: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[10][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.030
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g163755/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.411  
  cpuregs_reg[10][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 937: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[20][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.025
      Required Time:=    0.270
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.018    0.367  
  g181419/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.385  
  g163237/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.402  
  cpuregs_reg[20][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 938: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[10][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.192 (P)    0.109 (P)
            Arrival:=    0.284        0.001

              Setup:-    0.024
      Required Time:=    0.260
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2986_0/ZN         -      A2->ZN  R     AND2_X4         9  0.016   0.043    0.377  
  g163757/ZN              -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.392  
  cpuregs_reg[10][22]/D   -      D       F     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 939: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[21][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1898_n_2059/ZN   -      A->ZN   F     INV_X2          6  0.025   0.019    0.389  
  g163281/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.414  
  cpuregs_reg[21][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 940: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[19][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1898_n_2059/ZN   -      A->ZN   F     INV_X2          6  0.025   0.019    0.389  
  g163221/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.414  
  cpuregs_reg[19][24]/D   -      D       R     DFF_X1          1  0.016   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 941: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[26][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g193205/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.411  
  cpuregs_reg[26][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 942: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[18][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.025
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g163189/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.410  
  cpuregs_reg[18][22]/D   -      D       F     DFF_X1          1  0.010   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 943: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[5][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.108 (P)
            Arrival:=    0.303       -0.000

              Setup:-    0.030
      Required Time:=    0.273
       Launch Clock:=   -0.000
          Data Path:+    0.405
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.293  
  FE_OCPC1921_n_37387/ZN  -      A->ZN   R     INV_X1          5  0.010   0.035    0.328  
  FE_OCPC2268_n_37387/Z   -      A->Z    R     BUF_X4         11  0.027   0.041    0.369  
  g176078/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.385  
  g176047/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.405  
  cpuregs_reg[5][8]/D     -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 944: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[24][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.025
      Required Time:=    0.270
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.018    0.367  
  g185850/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.385  
  g163357/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.402  
  cpuregs_reg[24][10]/D   -      D       F     DFF_X1          1  0.010   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 945: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[23][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g163337/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.411  
  cpuregs_reg[23][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 946: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[30][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.024
      Required Time:=    0.270
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.018    0.366  
  g185854/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.384  
  g163537/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.402  
  cpuregs_reg[30][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 947: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[24][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.027
      Required Time:=    0.283
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1268_0/ZN         -      A->ZN   R     INV_X1          1  0.010   0.013    0.292  
  FE_RC_1267_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.007   0.016    0.308  
  FE_RC_1943_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.010   0.023    0.331  
  g169109/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.032    0.364  
  g197045/ZN              -      A->ZN   R     INV_X8         25  0.020   0.035    0.399  
  g197043/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.415  
  cpuregs_reg[24][20]/D   -      D       F     DFF_X1          1  0.014   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 948: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[30][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.030
      Required Time:=    0.264
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.132

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.361  
  g164667/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.377  
  g163531/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.396  
  cpuregs_reg[30][4]/D            -      D       R     DFF_X1          1  0.017   0.000    0.396  
#-----------------------------------------------------------------------------------------------
Path 949: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[13][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1897_n_2059/ZN   -      A->ZN   F     INV_X4          9  0.025   0.017    0.387  
  g163071/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.413  
  cpuregs_reg[13][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 950: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[29][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g163519/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.410  
  cpuregs_reg[29][22]/D   -      D       F     DFF_X1          1  0.010   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 951: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[23][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g194816/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.411  
  cpuregs_reg[23][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 952: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[11][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1897_n_2059/ZN   -      A->ZN   F     INV_X4          9  0.025   0.017    0.387  
  g163642/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.412  
  cpuregs_reg[11][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 953: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[31][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g189794/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.410  
  cpuregs_reg[31][22]/D   -      D       F     DFF_X1          1  0.010   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 954: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[8][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.132

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1897_n_2059/ZN   -      A->ZN   F     INV_X4          9  0.025   0.017    0.387  
  g199893/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.412  
  cpuregs_reg[8][24]/D    -      D       R     DFF_X1          1  0.016   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 955: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[27][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.026
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g199258/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[27][26]/D   -      D       F     DFF_X1          1  0.013   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 956: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[10][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.029
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1897_n_2059/ZN   -      A->ZN   F     INV_X4          9  0.025   0.018    0.388  
  g163760/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.410  
  cpuregs_reg[10][24]/D   -      D       R     DFF_X1          1  0.014   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 957: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[1][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.025
      Required Time:=    0.259
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.028    0.374  
  FE_RC_2052_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.391  
  cpuregs_reg[1][21]/D    -      D       F     DFF_X1          1  0.011   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 958: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[5][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.108 (P)
            Arrival:=    0.306       -0.000

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=   -0.000
          Data Path:+    0.408
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.293  
  FE_OCPC1921_n_37387/ZN  -      A->ZN   R     INV_X1          5  0.010   0.035    0.328  
  FE_OCPC2268_n_37387/Z   -      A->Z    R     BUF_X4         11  0.027   0.042    0.370  
  g199007/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.017    0.387  
  g175985/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.407  
  cpuregs_reg[5][9]/D     -      D       R     DFF_X1          1  0.018   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 959: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[14][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g163787/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.410  
  cpuregs_reg[14][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 960: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[1][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.025
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  FE_OCPC809_n_2057/ZN    -      A->ZN   R     INV_X4          9  0.017   0.025    0.401  
  g163120/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.415  
  cpuregs_reg[1][26]/D    -      D       F     DFF_X1          1  0.011   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 961: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[30][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.030
      Required Time:=    0.265
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.131

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.361  
  g181842/ZN                      -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.377  
  g163540/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.396  
  cpuregs_reg[30][13]/D           -      D       R     DFF_X1          1  0.016   0.000    0.396  
#-----------------------------------------------------------------------------------------------
Path 962: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[13][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.025
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  FE_OCPC809_n_2057/ZN    -      A->ZN   R     INV_X4          9  0.017   0.025    0.401  
  g163074/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.415  
  cpuregs_reg[13][26]/D   -      D       F     DFF_X1          1  0.011   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 963: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[12][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.030
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.021    0.383  
  g188043/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.409  
  cpuregs_reg[12][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 964: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[22][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.026
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g196119/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[22][26]/D   -      D       F     DFF_X1          1  0.013   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 965: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[13][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.025
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        2  0.013   0.021    0.281  
  FE_RC_282_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_281_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g183069/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.022    0.343  
  g177718_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.016   0.028    0.370  
  g183076/ZN              -      A->ZN   R     INV_X8         20  0.016   0.026    0.397  
  g163078/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.411  
  cpuregs_reg[13][31]/D   -      D       F     DFF_X1          1  0.011   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 966: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[8][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.022    0.384  
  g199901/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.410  
  cpuregs_reg[8][20]/D    -      D       R     DFF_X1          1  0.016   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 967: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[8][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.025
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  FE_OCPC809_n_2057/ZN    -      A->ZN   R     INV_X4          9  0.017   0.025    0.401  
  g199921/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.415  
  cpuregs_reg[8][26]/D    -      D       F     DFF_X1          1  0.011   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 968: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[18][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.022    0.383  
  g163187/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.410  
  cpuregs_reg[18][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 969: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[15][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.025
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.415
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  FE_OCPC809_n_2057/ZN    -      A->ZN   R     INV_X4          9  0.017   0.025    0.401  
  g185100/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.015    0.416  
  cpuregs_reg[15][26]/D   -      D       F     DFF_X1          1  0.012   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 970: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[22][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.026
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  g191125/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.409  
  cpuregs_reg[22][18]/D   -      D       F     DFF_X1          1  0.012   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 971: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[30][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.030
      Required Time:=    0.265
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.131

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.361  
  g181538/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.376  
  g163538/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.395  
  cpuregs_reg[30][11]/D           -      D       R     DFF_X1          1  0.017   0.000    0.395  
#-----------------------------------------------------------------------------------------------
Path 972: VIOLATED (-0.131 ns) Setup Check with Pin mem_valid_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_valid_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.194       -0.005

              Setup:-    0.025
      Required Time:=    0.169
       Launch Clock:=   -0.005
          Data Path:+    0.305
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFFS_X1         3  0.073   0.100    0.095  
  FE_OFC307_n_7867/ZN     -      A->ZN   F     INV_X1          4  0.023   0.019    0.114  
  g84486__183131/ZN       -      A1->ZN  R     NOR2_X2         1  0.011   0.031    0.146  
  FE_OCPC1568_n_22256/ZN  -      A->ZN   F     INV_X4          7  0.022   0.020    0.166  
  FE_OCPC1571_n_22256/ZN  -      A->ZN   R     INV_X1          1  0.012   0.014    0.180  
  g84177__195964/ZN       -      A1->ZN  F     NAND2_X1        2  0.008   0.018    0.198  
  FE_RC_1808_0/ZN         -      A1->ZN  R     NAND2_X2        2  0.012   0.028    0.226  
  g194212_dup/ZN          -      A2->ZN  F     NAND2_X4        4  0.020   0.020    0.247  
  FE_OCPC2229_n_33687/ZN  -      A->ZN   R     INV_X4         21  0.012   0.038    0.285  
  g181167/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.015    0.300  
  mem_valid_reg/D         -      D       F     DFF_X1          1  0.010   0.000    0.300  
#---------------------------------------------------------------------------------------
Path 973: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[23][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.025
      Required Time:=    0.270
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.017    0.365  
  g197265/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.017    0.383  
  g197264/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.401  
  cpuregs_reg[23][10]/D   -      D       F     DFF_X1          1  0.010   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 974: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[14][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.045    0.365  
  g176104/ZN              -      A->ZN   F     INV_X4          8  0.032   0.016    0.380  
  FE_RC_379_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.407  
  cpuregs_reg[14][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 975: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[15][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.025
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1268_0/ZN         -      A->ZN   R     INV_X1          1  0.010   0.013    0.292  
  FE_RC_1267_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.007   0.016    0.308  
  FE_RC_1943_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.010   0.023    0.331  
  g169109/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.032    0.364  
  g197045/ZN              -      A->ZN   R     INV_X8         25  0.020   0.033    0.397  
  g185090/ZN              -      B1->ZN  F     OAI21_X2        1  0.021   0.014    0.411  
  cpuregs_reg[15][20]/D   -      D       F     DFF_X1          1  0.010   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 976: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[9][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.045    0.365  
  g176104/ZN              -      A->ZN   F     INV_X4          8  0.032   0.016    0.380  
  g163589/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.406  
  cpuregs_reg[9][8]/D     -      D       R     DFF_X1          1  0.017   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 977: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[19][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.025
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  FE_RC_310_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.410  
  cpuregs_reg[19][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 978: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[7][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.028
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2237_n_2047/Z    -      A->Z    R     BUF_X4          6  0.018   0.032    0.384  
  g162957/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.398  
  FE_RC_369_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.410  
  cpuregs_reg[7][23]/D    -      D       R     DFF_X1          1  0.009   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 979: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[27][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.026
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  g199257/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.409  
  cpuregs_reg[27][18]/D   -      D       F     DFF_X1          1  0.013   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 980: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[27][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.130

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199251/ZN                   -      A1->ZN  F     NAND3_X2        4  0.018   0.035    0.320  
  FE_OCPC2169_n_38993/Z        -      A->Z    F     BUF_X2         10  0.023   0.051    0.371  
  g189712/ZN                   -      B2->ZN  R     OAI21_X1        1  0.018   0.034    0.405  
  cpuregs_reg[27][25]/D        -      D       R     DFF_X1          1  0.017   0.000    0.405  
#--------------------------------------------------------------------------------------------
Path 981: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[21][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g194798/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.411  
  cpuregs_reg[21][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 982: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[24][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.027
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g189751/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.410  
  cpuregs_reg[24][22]/D   -      D       F     DFF_X1          1  0.014   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 983: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[31][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.025
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g197020/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[31][26]/D   -      D       F     DFF_X1          1  0.010   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 984: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[10][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.024
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  FE_OCPC809_n_2057/ZN    -      A->ZN   R     INV_X4          9  0.017   0.025    0.401  
  g163761/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.415  
  cpuregs_reg[10][26]/D   -      D       F     DFF_X1          1  0.009   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 985: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[30][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1307_0/ZN         -      A2->ZN  F     AND2_X4        10  0.021   0.046    0.378  
  g189783/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.405  
  cpuregs_reg[30][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 986: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[9][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.026
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  FE_OCPC809_n_2057/ZN    -      A->ZN   R     INV_X4          9  0.017   0.025    0.401  
  g163613/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.415  
  cpuregs_reg[9][26]/D    -      D       F     DFF_X1          1  0.012   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 987: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[26][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.025
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.016    0.365  
  g185848/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.383  
  g163417/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.401  
  cpuregs_reg[26][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 988: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[13][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.025
      Required Time:=    0.283
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1268_0/ZN         -      A->ZN   R     INV_X1          1  0.010   0.013    0.292  
  FE_RC_1267_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.007   0.016    0.308  
  FE_RC_1943_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.010   0.023    0.331  
  g169109/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.032    0.364  
  g197045/ZN              -      A->ZN   R     INV_X8         25  0.020   0.036    0.399  
  FE_RC_1375_0/ZN         -      B1->ZN  F     OAI21_X2        1  0.021   0.014    0.413  
  cpuregs_reg[13][20]/D   -      D       F     DFF_X1          1  0.010   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 989: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[25][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  g193159/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.409  
  cpuregs_reg[25][18]/D   -      D       F     DFF_X1          1  0.011   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 990: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[26][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1307_0/ZN         -      A2->ZN  F     AND2_X4        10  0.021   0.046    0.378  
  g195921/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.405  
  cpuregs_reg[26][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 991: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[17][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.022    0.384  
  g163157/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.410  
  cpuregs_reg[17][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 992: VIOLATED (-0.130 ns) Setup Check with Pin reg_pc_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.301
              Slack:=   -0.130

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC33_n_13860/ZN    -      A->ZN   R     INV_X4          3  0.020   0.031    0.184  
  FE_OFC562_n_13860/Z    -      A->Z    R     BUF_X8          4  0.018   0.027    0.211  
  g83379__172697/ZN      -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.223  
  g195077/ZN             -      A1->ZN  R     NAND2_X4        3  0.009   0.016    0.239  
  FE_OCPC2081_n_34626/Z  -      A->Z    R     BUF_X1          1  0.011   0.025    0.265  
  fopt180388/ZN          -      A->ZN   F     INV_X1          1  0.009   0.013    0.277  
  g169077/ZN             -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.301  
  reg_pc_reg[16]/D       -      D       R     DFF_X1          1  0.017   0.000    0.301  
#--------------------------------------------------------------------------------------
Path 993: VIOLATED (-0.130 ns) Setup Check with Pin reg_pc_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.106 (P)
            Arrival:=    0.201       -0.002

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.002
          Data Path:+    0.303
              Slack:=   -0.130

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/QN   -      CK->QN  R     DFF_X1          1  0.072   0.086    0.083  
  FE_OCPC1306_n_7865/Z   -      A->Z    R     BUF_X4          2  0.014   0.033    0.117  
  FE_OCPC1307_n_7865/ZN  -      A->ZN   F     INV_X8          7  0.017   0.018    0.134  
  FE_OCPC1316_n_7865/ZN  -      A->ZN   R     INV_X8         14  0.009   0.033    0.167  
  g84392__172817/ZN      -      A1->ZN  F     NAND2_X2        1  0.024   0.020    0.187  
  FE_RC_646_0/ZN         -      A2->ZN  R     NAND2_X4        3  0.011   0.025    0.213  
  g97/ZN                 -      A1->ZN  F     NAND2_X4        3  0.015   0.017    0.230  
  FE_OCPC1426_n_13236/Z  -      A->Z    F     BUF_X2          1  0.009   0.025    0.255  
  FE_RC_3110_0/ZN        -      A->ZN   R     INV_X2          1  0.005   0.011    0.266  
  FE_RC_3108_0/ZN        -      A2->ZN  F     NOR2_X2         1  0.007   0.011    0.277  
  g169078/ZN             -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.301  
  reg_pc_reg[18]/D       -      D       R     DFF_X1          1  0.017   0.000    0.301  
#--------------------------------------------------------------------------------------
Path 994: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[15][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.045    0.365  
  g176104/ZN              -      A->ZN   F     INV_X4          8  0.032   0.016    0.380  
  g163655/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.406  
  cpuregs_reg[15][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 995: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[13][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.045    0.365  
  g176104/ZN              -      A->ZN   F     INV_X4          8  0.032   0.016    0.380  
  g163055/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.406  
  cpuregs_reg[13][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 996: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[9][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.026
      Required Time:=    0.283
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1268_0/ZN         -      A->ZN   R     INV_X1          1  0.010   0.013    0.292  
  FE_RC_1267_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.007   0.016    0.308  
  FE_RC_1943_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.010   0.023    0.331  
  g169109/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.032    0.364  
  g197045/ZN              -      A->ZN   R     INV_X8         25  0.020   0.034    0.397  
  g163607/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.413  
  cpuregs_reg[9][20]/D    -      D       F     DFF_X1          1  0.012   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 997: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[26][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.025
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  g194106/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.410  
  cpuregs_reg[26][18]/D   -      D       F     DFF_X1          1  0.009   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 998: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[30][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.030
      Required Time:=    0.266
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.130

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  g183675/ZN                      -      A->ZN   R     INV_X8         19  0.011   0.029    0.361  
  g164666/ZN                      -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.376  
  g163530/ZN                      -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.395  
  cpuregs_reg[30][3]/D            -      D       R     DFF_X1          1  0.017   0.000    0.395  
#-----------------------------------------------------------------------------------------------
Path 999: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[31][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g186127/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.411  
  cpuregs_reg[31][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 1000: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[12][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.045    0.365  
  g176104/ZN              -      A->ZN   F     INV_X4          8  0.032   0.016    0.380  
  g188017/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.406  
  cpuregs_reg[12][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 1001: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[26][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.025
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g194105/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[26][26]/D   -      D       F     DFF_X1          1  0.009   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1002: VIOLATED (-0.130 ns) Setup Check with Pin cpuregs_reg[29][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.130

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g183493/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.411  
  cpuregs_reg[29][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 1003: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[25][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.025
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g193158/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.410  
  cpuregs_reg[25][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1004: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[20][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g191097/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.410  
  cpuregs_reg[20][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1005: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[28][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.025
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g189732/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.410  
  cpuregs_reg[28][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1006: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[19][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g163217/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.410  
  cpuregs_reg[19][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1007: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[30][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.024
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  g189788/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.409  
  cpuregs_reg[30][18]/D   -      D       F     DFF_X1          1  0.009   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 1008: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[30][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.024
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g186165/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[30][26]/D   -      D       F     DFF_X1          1  0.009   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1009: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[8][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.045    0.365  
  g176104/ZN              -      A->ZN   F     INV_X4          8  0.032   0.016    0.380  
  g199917/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.405  
  cpuregs_reg[8][8]/D     -      D       R     DFF_X1          1  0.016   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1010: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[11][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.045    0.365  
  g176104/ZN              -      A->ZN   F     INV_X4          8  0.032   0.016    0.380  
  g163625/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.406  
  cpuregs_reg[11][8]/D    -      D       R     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 1011: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[29][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.025
      Required Time:=    0.270
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.018    0.367  
  g185842/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.382  
  g197397/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.399  
  cpuregs_reg[29][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1012: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[14][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.024
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  FE_OCPC809_n_2057/ZN    -      A->ZN   R     INV_X4          9  0.017   0.025    0.401  
  g163793/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.415  
  cpuregs_reg[14][26]/D   -      D       F     DFF_X1          1  0.009   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 1013: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[12][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.024
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  FE_OCPC809_n_2057/ZN    -      A->ZN   R     INV_X4          9  0.017   0.025    0.401  
  g188049/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.415  
  cpuregs_reg[12][26]/D   -      D       F     DFF_X1          1  0.009   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 1014: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[10][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.045    0.365  
  g176104/ZN              -      A->ZN   F     INV_X4          8  0.032   0.016    0.380  
  g163743/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.405  
  cpuregs_reg[10][8]/D    -      D       R     DFF_X1          1  0.016   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1015: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[17][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.025
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g163159/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.410  
  cpuregs_reg[17][22]/D   -      D       F     DFF_X1          1  0.010   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1016: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[21][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.025
      Required Time:=    0.270
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.018    0.366  
  g185841/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.382  
  g200262/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.399  
  cpuregs_reg[21][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1017: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[27][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1307_0/ZN         -      A2->ZN  F     AND2_X4        10  0.021   0.046    0.378  
  g186211/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.405  
  cpuregs_reg[27][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1018: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[31][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1307_0/ZN         -      A2->ZN  F     AND2_X4        10  0.021   0.047    0.379  
  g193174/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.406  
  cpuregs_reg[31][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 1019: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[1][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.223 (P)    0.109 (P)
            Arrival:=    0.315        0.001

              Setup:-    0.030
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  FE_OCPC1897_n_2059/ZN   -      A->ZN   F     INV_X4          9  0.025   0.018    0.388  
  g163109/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.414  
  cpuregs_reg[1][24]/D    -      D       R     DFF_X1          1  0.017   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 1020: VIOLATED (-0.129 ns) Setup Check with Pin reg_pc_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.029
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.301
              Slack:=   -0.129

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN    -      A->ZN   R     INV_X8         15  0.020   0.048    0.201  
  g23/ZN                 -      A2->ZN  F     NAND2_X4        2  0.031   0.019    0.220  
  g603/ZN                -      A1->ZN  R     NAND2_X1        2  0.010   0.022    0.242  
  FE_OCPC2290_n_11397/Z  -      A->Z    R     BUF_X1          1  0.015   0.027    0.269  
  g173571/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.019    0.287  
  FE_RC_545_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.302  
  reg_pc_reg[3]/D        -      D       R     DFF_X1          1  0.009   0.000    0.302  
#--------------------------------------------------------------------------------------
Path 1021: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[20][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.025
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g191106/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.410  
  cpuregs_reg[20][22]/D   -      D       F     DFF_X1          1  0.011   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1022: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[25][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.025
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.018    0.366  
  g185855/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.382  
  g163387/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.399  
  cpuregs_reg[25][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1023: VIOLATED (-0.128 ns) Setup Check with Pin cpuregs_reg[28][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.128

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.022    0.384  
  g189735/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.410  
  cpuregs_reg[28][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1024: VIOLATED (-0.128 ns) Setup Check with Pin mem_state_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_state_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.026
      Required Time:=    0.169
       Launch Clock:=   -0.005
          Data Path:+    0.302
              Slack:=   -0.128

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFFS_X1         3  0.073   0.100    0.095  
  FE_OFC307_n_7867/ZN     -      A->ZN   F     INV_X1          4  0.023   0.019    0.114  
  g84486__183131/ZN       -      A1->ZN  R     NOR2_X2         1  0.011   0.031    0.146  
  FE_OCPC1568_n_22256/ZN  -      A->ZN   F     INV_X4          7  0.022   0.020    0.166  
  FE_OCPC1571_n_22256/ZN  -      A->ZN   R     INV_X1          1  0.012   0.014    0.180  
  g84177__195964/ZN       -      A1->ZN  F     NAND2_X1        2  0.008   0.018    0.198  
  FE_RC_1808_0/ZN         -      A1->ZN  R     NAND2_X2        2  0.012   0.028    0.226  
  g194212/ZN              -      A2->ZN  F     NAND2_X4        6  0.020   0.026    0.253  
  g167743/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.019    0.271  
  FE_RC_1801_0/ZN         -      A->ZN   F     OAI211_X1       1  0.010   0.026    0.297  
  mem_state_reg[0]/D      -      D       F     DFF_X1          1  0.013   0.000    0.297  
#---------------------------------------------------------------------------------------
Path 1025: VIOLATED (-0.128 ns) Setup Check with Pin cpuregs_reg[2][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.110 (P)
            Arrival:=    0.303        0.002

              Setup:-    0.030
      Required Time:=    0.273
       Launch Clock:=    0.002
          Data Path:+    0.400
              Slack:=   -0.128

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK            -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q             -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z      -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN      -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z       -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN                  -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN      -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN                  -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN              -      A1->ZN  R     NAND2_X4       10  0.021   0.037    0.340  
  FE_OCPC2255_n_38748/ZN      -      A->ZN   F     INV_X8         10  0.026   0.017    0.358  
  FE_OCPC2256_n_38748_dup/ZN  -      A->ZN   R     INV_X2          1  0.011   0.012    0.369  
  g199023/ZN                  -      A2->ZN  F     NAND2_X1        1  0.006   0.013    0.382  
  g162375/ZN                  -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.402  
  cpuregs_reg[2][9]/D         -      D       R     DFF_X1          1  0.017   0.000    0.402  
#-------------------------------------------------------------------------------------------
Path 1026: VIOLATED (-0.128 ns) Setup Check with Pin cpuregs_reg[18][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.128

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g188236/ZN                   -      A1->ZN  F     NAND2_X4        2  0.019   0.019    0.342  
  FE_OFC54_n_27581/Z           -      A->Z    F     BUF_X8         20  0.010   0.035    0.377  
  g163192/ZN                   -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.408  
  cpuregs_reg[18][25]/D        -      D       R     DFF_X1          1  0.016   0.000    0.408  
#--------------------------------------------------------------------------------------------
Path 1027: VIOLATED (-0.128 ns) Setup Check with Pin cpuregs_reg[22][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.128

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1307_0/ZN         -      A2->ZN  F     AND2_X4        10  0.021   0.046    0.379  
  g191132/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.405  
  cpuregs_reg[22][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1028: VIOLATED (-0.128 ns) Setup Check with Pin cpuregs_reg[31][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.024
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.128

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.017    0.366  
  g185849/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.382  
  g163567/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.399  
  cpuregs_reg[31][10]/D   -      D       F     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1029: VIOLATED (-0.128 ns) Setup Check with Pin cpuregs_reg[27][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.128

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199251/ZN                   -      A1->ZN  F     NAND3_X2        4  0.018   0.035    0.320  
  FE_OCPC2169_n_38993/Z        -      A->Z    F     BUF_X2         10  0.023   0.051    0.371  
  g192963/ZN                   -      B2->ZN  R     OAI21_X1        1  0.018   0.033    0.404  
  cpuregs_reg[27][23]/D        -      D       R     DFF_X1          1  0.017   0.000    0.404  
#--------------------------------------------------------------------------------------------
Path 1030: VIOLATED (-0.128 ns) Setup Check with Pin cpuregs_reg[24][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.027
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.128

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g193142/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[24][26]/D   -      D       F     DFF_X1          1  0.014   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1031: VIOLATED (-0.128 ns) Setup Check with Pin cpuregs_reg[21][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.025
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.128

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.311  
  g187235/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.023    0.334  
  FE_RC_2987_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.016   0.021    0.355  
  FE_OCPC811_n_24208/ZN   -      A->ZN   R     INV_X4         16  0.012   0.038    0.393  
  g163279/ZN              -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.410  
  cpuregs_reg[21][22]/D   -      D       F     DFF_X1          1  0.010   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1032: VIOLATED (-0.128 ns) Setup Check with Pin cpuregs_reg[31][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.025
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.128

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  g186126/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.410  
  cpuregs_reg[31][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1033: VIOLATED (-0.128 ns) Setup Check with Pin cpuregs_reg[27][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.025
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.128

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.017    0.365  
  g185856/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.381  
  g163447/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.398  
  cpuregs_reg[27][10]/D   -      D       F     DFF_X1          1  0.010   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1034: VIOLATED (-0.128 ns) Setup Check with Pin reg_pc_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.106 (P)
            Arrival:=    0.200       -0.002

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=   -0.002
          Data Path:+    0.302
              Slack:=   -0.128

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_stalu_reg/CK    -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/Q     -      CK->Q   F     DFF_X1          2  0.072   0.106    0.103  
  fopt173209/ZN           -      A->ZN   R     INV_X4          9  0.011   0.038    0.141  
  FE_OCPC2006_n_10812/Z   -      A->Z    R     BUF_X4          1  0.027   0.026    0.166  
  g83607__1474/ZN         -      A1->ZN  F     NAND2_X4        1  0.007   0.013    0.180  
  FE_RC_2111_0/ZN         -      A->ZN   R     OAI21_X4        2  0.008   0.024    0.204  
  FE_RC_2142_0/ZN         -      A2->ZN  F     NAND2_X4        3  0.025   0.023    0.227  
  g185470_dup/ZN          -      A1->ZN  R     NAND2_X4        3  0.014   0.019    0.246  
  FE_OCPC2094_FE_RN_12/Z  -      A->Z    R     BUF_X1          1  0.012   0.025    0.271  
  g185469/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.286  
  g180613/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.299  
  reg_pc_reg[4]/D         -      D       R     DFF_X1          1  0.009   0.000    0.299  
#---------------------------------------------------------------------------------------
Path 1035: VIOLATED (-0.127 ns) Setup Check with Pin cpuregs_reg[14][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.127

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.025    0.377  
  g163790/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.404  
  cpuregs_reg[14][23]/D   -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1036: VIOLATED (-0.127 ns) Setup Check with Pin cpuregs_reg[8][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.127

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.025    0.377  
  g199919/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.404  
  cpuregs_reg[8][23]/D    -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1037: VIOLATED (-0.127 ns) Setup Check with Pin cpuregs_reg[18][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.127

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g188236/ZN                   -      A1->ZN  F     NAND2_X4        2  0.019   0.019    0.342  
  FE_OFC54_n_27581/Z           -      A->Z    F     BUF_X8         20  0.010   0.036    0.377  
  g163190/ZN                   -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.408  
  cpuregs_reg[18][23]/D        -      D       R     DFF_X1          1  0.017   0.000    0.408  
#--------------------------------------------------------------------------------------------
Path 1038: VIOLATED (-0.127 ns) Setup Check with Pin cpuregs_reg[18][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.127

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g188236/ZN                   -      A1->ZN  F     NAND2_X4        2  0.019   0.019    0.342  
  FE_OFC54_n_27581/Z           -      A->Z    F     BUF_X8         20  0.010   0.037    0.378  
  g163188/ZN                   -      B2->ZN  R     OAI21_X1        1  0.012   0.030    0.409  
  cpuregs_reg[18][21]/D        -      D       R     DFF_X1          1  0.016   0.000    0.409  
#--------------------------------------------------------------------------------------------
Path 1039: VIOLATED (-0.127 ns) Setup Check with Pin cpuregs_reg[30][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.127

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840/ZN              -      A->ZN   F     INV_X8         13  0.023   0.023    0.376  
  g186151/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.028    0.404  
  cpuregs_reg[30][27]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1040: VIOLATED (-0.127 ns) Setup Check with Pin cpuregs_reg[5][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.108 (P)
            Arrival:=    0.309       -0.000

              Setup:-    0.023
      Required Time:=    0.285
       Launch Clock:=   -0.000
          Data Path:+    0.412
              Slack:=   -0.127

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.293  
  FE_OCPC1921_n_37387/ZN  -      A->ZN   R     INV_X1          5  0.010   0.035    0.328  
  FE_OCPC2268_n_37387/Z   -      A->Z    R     BUF_X4         11  0.027   0.043    0.372  
  FE_RC_487_0/ZN          -      A1->ZN  R     OR2_X1          1  0.021   0.028    0.400  
  FE_RC_486_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.008   0.013    0.412  
  cpuregs_reg[5][10]/D    -      D       F     DFF_X1          1  0.007   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1041: VIOLATED (-0.127 ns) Setup Check with Pin cpuregs_reg[18][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.127

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g188236/ZN                   -      A1->ZN  F     NAND2_X4        2  0.019   0.019    0.342  
  FE_OFC54_n_27581/Z           -      A->Z    F     BUF_X8         20  0.010   0.036    0.377  
  g163185/ZN                   -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.408  
  cpuregs_reg[18][18]/D        -      D       R     DFF_X1          1  0.016   0.000    0.408  
#--------------------------------------------------------------------------------------------
Path 1042: VIOLATED (-0.127 ns) Setup Check with Pin cpuregs_reg[27][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.026
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.127

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_254_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.018    0.294  
  FE_RC_253_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.313  
  g190425/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.333  
  g169113_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.359  
  g168840/ZN              -      A->ZN   R     INV_X8         13  0.016   0.032    0.392  
  g189715/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.407  
  cpuregs_reg[27][27]/D   -      D       F     DFF_X1          1  0.013   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1043: VIOLATED (-0.127 ns) Setup Check with Pin cpuregs_reg[10][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.209 (P)    0.108 (P)
            Arrival:=    0.301        0.000

              Setup:-    0.030
      Required Time:=    0.271
       Launch Clock:=    0.000
          Data Path:+    0.398
              Slack:=   -0.127

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   R     XNOR2_X2        1  0.012   0.030    0.283  
  g181459/ZN                        -      A1->ZN  F     NAND2_X2        2  0.021   0.032    0.315  
  g181458/ZN                        -      A1->ZN  R     NAND2_X4       12  0.020   0.040    0.355  
  g181469/ZN                        -      A->ZN   F     INV_X4          8  0.027   0.016    0.371  
  g163753/ZN                        -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.398  
  cpuregs_reg[10][19]/D             -      D       R     DFF_X1          1  0.018   0.000    0.398  
#-------------------------------------------------------------------------------------------------
Path 1044: VIOLATED (-0.127 ns) Setup Check with Pin cpuregs_reg[5][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.108 (P)
            Arrival:=    0.310       -0.000

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=   -0.000
          Data Path:+    0.407
              Slack:=   -0.127

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.293  
  FE_OCPC1921_n_37387/ZN  -      A->ZN   R     INV_X1          5  0.010   0.035    0.328  
  FE_OCPC2268_n_37387/Z   -      A->Z    R     BUF_X4         11  0.027   0.043    0.372  
  g198014/ZN              -      A2->ZN  F     NAND2_X1        1  0.021   0.017    0.388  
  g176045/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.407  
  cpuregs_reg[5][7]/D     -      D       R     DFF_X1          1  0.017   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1045: VIOLATED (-0.126 ns) Setup Check with Pin reg_pc_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.297
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q     -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN          -      A1->ZN  F     NAND2_X4        4  0.022   0.034    0.152  
  FE_OFC30_n_13860/Z      -      A->Z    F     BUF_X8         14  0.020   0.040    0.193  
  FE_RC_51_0/ZN           -      A->ZN   R     INV_X2          1  0.011   0.018    0.211  
  FE_RC_49_0/ZN           -      A2->ZN  F     NAND2_X4        1  0.010   0.014    0.224  
  FE_RC_48_0/ZN           -      A1->ZN  R     NAND2_X4        3  0.007   0.018    0.242  
  FE_OCPC2298_n_11814/Z   -      A->Z    R     BUF_X2          1  0.013   0.024    0.266  
  FE_OCPC1702_n_11814/ZN  -      A->ZN   F     INV_X2          1  0.008   0.010    0.275  
  g169067/ZN              -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.298  
  reg_pc_reg[19]/D        -      D       R     DFF_X1          1  0.016   0.000    0.298  
#---------------------------------------------------------------------------------------
Path 1046: VIOLATED (-0.126 ns) Setup Check with Pin mem_do_prefetch_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_prefetch_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.030
      Required Time:=    0.163
       Launch Clock:=   -0.005
          Data Path:+    0.295
              Slack:=   -0.126

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFFS_X1         3  0.073   0.100    0.095  
  FE_OFC305_n_7867/ZN    -      A->ZN   F     INV_X1          1  0.023   0.013    0.108  
  FE_RC_1218_0/ZN        -      A1->ZN  R     NAND3_X2        3  0.009   0.017    0.126  
  FE_OCPC1659_n_39483/Z  -      A->Z    R     BUF_X1          1  0.013   0.036    0.161  
  g199490/ZN             -      A2->ZN  F     NAND2_X4        4  0.018   0.020    0.181  
  g192139_dup/ZN         -      A1->ZN  F     AND2_X2         2  0.010   0.029    0.210  
  g194446/ZN             -      A1->ZN  F     OR2_X2          4  0.007   0.048    0.258  
  FE_RC_2078_0/ZN        -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.289  
  mem_do_prefetch_reg/D  -      D       R     DFF_X1          1  0.017   0.000    0.289  
#--------------------------------------------------------------------------------------
Path 1047: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[11][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.209 (P)    0.108 (P)
            Arrival:=    0.301        0.000

              Setup:-    0.026
      Required Time:=    0.275
       Launch Clock:=    0.000
          Data Path:+    0.401
              Slack:=   -0.126

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.035    0.360  
  g181469/ZN                        -      A->ZN   R     INV_X4          8  0.022   0.027    0.387  
  g163636/ZN                        -      B1->ZN  F     OAI21_X1        1  0.014   0.015    0.401  
  cpuregs_reg[11][19]/D             -      D       F     DFF_X1          1  0.012   0.000    0.401  
#-------------------------------------------------------------------------------------------------
Path 1048: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[11][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.030
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.025    0.377  
  g163640/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.404  
  cpuregs_reg[11][23]/D   -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1049: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[25][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.025
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g189762/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[25][26]/D   -      D       F     DFF_X1          1  0.011   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1050: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[23][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.025
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g183823/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[23][26]/D   -      D       F     DFF_X1          1  0.010   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1051: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[13][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.030
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.025    0.377  
  g163070/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.404  
  cpuregs_reg[13][23]/D   -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1052: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[1][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.223 (P)    0.109 (P)
            Arrival:=    0.315        0.001

              Setup:-    0.030
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g197045/ZN              -      A->ZN   F     INV_X8         25  0.027   0.023    0.384  
  g163097/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.411  
  cpuregs_reg[1][20]/D    -      D       R     DFF_X1          1  0.017   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 1053: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[18][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.030
      Required Time:=    0.283
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.126

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g188236/ZN                   -      A1->ZN  F     NAND2_X4        2  0.019   0.019    0.342  
  FE_OFC54_n_27581/Z           -      A->Z    F     BUF_X8         20  0.010   0.037    0.378  
  g163194/ZN                   -      B2->ZN  R     OAI21_X1        1  0.012   0.030    0.409  
  cpuregs_reg[18][27]/D        -      D       R     DFF_X1          1  0.016   0.000    0.409  
#--------------------------------------------------------------------------------------------
Path 1054: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[18][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.030
      Required Time:=    0.283
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.126

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g188236/ZN                   -      A1->ZN  F     NAND2_X4        2  0.019   0.019    0.342  
  FE_OFC54_n_27581/Z           -      A->Z    F     BUF_X8         20  0.010   0.037    0.378  
  g163193/ZN                   -      B2->ZN  R     OAI21_X1        1  0.012   0.030    0.409  
  cpuregs_reg[18][26]/D        -      D       R     DFF_X1          1  0.016   0.000    0.409  
#--------------------------------------------------------------------------------------------
Path 1055: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[11][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.026
      Required Time:=    0.283
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.034    0.393  
  g163635/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.409  
  cpuregs_reg[11][18]/D   -      D       F     DFF_X1          1  0.012   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 1056: VIOLATED (-0.126 ns) Setup Check with Pin count_cycle_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.116 (P)    0.112 (P)
            Arrival:=    0.208        0.004

              Setup:-    0.023
      Required Time:=    0.185
       Launch Clock:=    0.004
          Data Path:+    0.307
              Slack:=   -0.126

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[10]/CK                -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[10]/Q                 -      CK->Q   R     DFF_X1          4  0.070   0.111    0.115  
  inc_add_1428_40_g1182/ZN              -      A2->ZN  R     AND2_X2         2  0.016   0.033    0.148  
  inc_add_1428_40_g1156/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.164  
  inc_add_1428_40_g1066/ZN              -      A2->ZN  R     NOR2_X2         1  0.009   0.028    0.192  
  inc_add_1428_40_g1043/ZN              -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  FE_OCPC1030_inc_add_1428_40_n_797/ZN  -      A->ZN   R     INV_X4          4  0.010   0.025    0.236  
  FE_OCPC1031_inc_add_1428_40_n_797/Z   -      A->Z    R     BUF_X8         16  0.016   0.029    0.265  
  inc_add_1428_40_g995/ZN               -      B1->ZN  F     OAI22_X1        1  0.012   0.018    0.283  
  g172197/ZN                            -      A1->ZN  F     AND2_X1         1  0.009   0.028    0.311  
  count_cycle_reg[16]/D                 -      D       F     DFF_X1          1  0.006   0.000    0.311  
#-----------------------------------------------------------------------------------------------------
Path 1057: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[24][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.027
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  g193145/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.410  
  cpuregs_reg[24][18]/D   -      D       F     DFF_X1          1  0.014   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1058: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[14][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.108 (P)
            Arrival:=    0.285        0.000

              Setup:-    0.030
      Required Time:=    0.255
       Launch Clock:=    0.000
          Data Path:+    0.380
              Slack:=   -0.126

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.042    0.319  
  FE_OFC547_n_2087/Z                -      A->Z    F     BUF_X4          8  0.015   0.032    0.351  
  g163773/ZN                        -      B2->ZN  R     OAI21_X1        1  0.008   0.029    0.380  
  cpuregs_reg[14][6]/D              -      D       R     DFF_X1          1  0.016   0.000    0.380  
#-------------------------------------------------------------------------------------------------
Path 1059: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[3][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.023
      Required Time:=    0.261
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   F     XNOR2_X1        1  0.010   0.039    0.277  
  g169765/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.026    0.304  
  g169127/ZN              -      A1->ZN  F     NAND2_X4        5  0.019   0.028    0.331  
  FE_OCPC2179_n_2041/Z    -      A->Z    F     BUF_X4          5  0.015   0.031    0.362  
  g175962/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.375  
  FE_RC_434_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.387  
  cpuregs_reg[3][16]/D    -      D       F     DFF_X1          1  0.006   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1060: VIOLATED (-0.126 ns) Setup Check with Pin alu_out_q_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200       -0.000

              Setup:-    0.031
      Required Time:=    0.168
       Launch Clock:=   -0.000
          Data Path:+    0.294
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK       -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN       -      CK->QN  R     DFF_X1          2  0.073   0.090    0.090  
  FE_OCPC1778_n_8104/Z    -      A->Z    R     BUF_X1          1  0.017   0.029    0.118  
  g5/ZN                   -      A1->ZN  R     AND2_X2         2  0.010   0.033    0.151  
  g174993/ZN              -      A1->ZN  F     NOR2_X2         1  0.011   0.009    0.161  
  g178517/ZN              -      A1->ZN  R     NOR2_X2         2  0.006   0.027    0.188  
  FE_OCPC1470_n_17248/Z   -      A->Z    R     BUF_X1          1  0.020   0.030    0.218  
  FE_OCPC1978_n_17248/ZN  -      A->ZN   F     INV_X2          2  0.011   0.010    0.228  
  g168969/ZN              -      A->ZN   F     XNOR2_X1        1  0.005   0.036    0.264  
  FE_RC_1773_0/ZN         -      C1->ZN  R     OAI211_X1       1  0.010   0.030    0.294  
  alu_out_q_reg[2]/D      -      D       R     DFF_X1          1  0.021   0.000    0.294  
#---------------------------------------------------------------------------------------
Path 1061: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[6][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.023
      Required Time:=    0.261
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7012/ZN    -      A->ZN   F     XNOR2_X1        1  0.010   0.039    0.277  
  g169765/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.026    0.304  
  g169127/ZN              -      A1->ZN  F     NAND2_X4        5  0.019   0.028    0.331  
  FE_OCPC2179_n_2041/Z    -      A->Z    F     BUF_X4          5  0.015   0.031    0.362  
  g198859/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.375  
  g198858/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.387  
  cpuregs_reg[6][16]/D    -      D       F     DFF_X1          1  0.006   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1062: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[29][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.025
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g163523/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[29][26]/D   -      D       F     DFF_X1          1  0.010   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1063: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[22][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.026
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_254_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.018    0.294  
  FE_RC_253_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.313  
  g190425/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.333  
  g169113_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.359  
  g168840/ZN              -      A->ZN   R     INV_X8         13  0.016   0.032    0.391  
  g196121/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.407  
  cpuregs_reg[22][27]/D   -      D       F     DFF_X1          1  0.012   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1064: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[13][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.209 (P)    0.108 (P)
            Arrival:=    0.302        0.000

              Setup:-    0.025
      Required Time:=    0.276
       Launch Clock:=    0.000
          Data Path:+    0.401
              Slack:=   -0.125

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.035    0.360  
  g181469/ZN                        -      A->ZN   R     INV_X4          8  0.022   0.027    0.387  
  g163066/ZN                        -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.401  
  cpuregs_reg[13][19]/D             -      D       F     DFF_X1          1  0.011   0.000    0.401  
#-------------------------------------------------------------------------------------------------
Path 1065: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[11][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.223 (P)    0.109 (P)
            Arrival:=    0.315        0.001

              Setup:-    0.025
      Required Time:=    0.290
       Launch Clock:=    0.001
          Data Path:+    0.414
              Slack:=   -0.125

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  FE_OCPC809_n_2057/ZN    -      A->ZN   R     INV_X4          9  0.017   0.025    0.401  
  g163643/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.415  
  cpuregs_reg[11][26]/D   -      D       F     DFF_X1          1  0.010   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 1066: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[9][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.125

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.022   0.039    0.363  
  g168833_dup/ZN          -      A->ZN   F     INV_X8         14  0.025   0.015    0.378  
  g163612/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.404  
  cpuregs_reg[9][25]/D    -      D       R     DFF_X1          1  0.018   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1067: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[8][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.209 (P)    0.108 (P)
            Arrival:=    0.301        0.000

              Setup:-    0.030
      Required Time:=    0.272
       Launch Clock:=    0.000
          Data Path:+    0.397
              Slack:=   -0.125

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   R     XNOR2_X2        1  0.012   0.030    0.283  
  g181459/ZN                        -      A1->ZN  F     NAND2_X2        2  0.021   0.032    0.315  
  g181458/ZN                        -      A1->ZN  R     NAND2_X4       12  0.020   0.040    0.355  
  g181469/ZN                        -      A->ZN   F     INV_X4          8  0.027   0.016    0.372  
  FE_RC_1977_0/ZN                   -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[8][19]/D              -      D       R     DFF_X1          1  0.017   0.000    0.397  
#-------------------------------------------------------------------------------------------------
Path 1068: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[9][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.125

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  fopt199499/ZN           -      A->ZN   F     INV_X2          8  0.029   0.023    0.371  
  g163598/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.028    0.400  
  cpuregs_reg[9][12]/D    -      D       R     DFF_X1          1  0.018   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1069: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[19][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.025
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.125

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g163223/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[19][26]/D   -      D       F     DFF_X1          1  0.011   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1070: VIOLATED (-0.125 ns) Setup Check with Pin mem_wstrb_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.033
      Required Time:=    0.168
       Launch Clock:=   -0.000
          Data Path:+    0.293
              Slack:=   -0.125

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK              -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op1_reg[1]/QN              -      CK->QN  F     DFF_X1          2  0.073   0.088    0.088  
  FE_OCPC1779_n_8104/ZN          -      A->ZN   R     INV_X2          3  0.015   0.025    0.113  
  FE_OCPC1782_n_8104/Z           -      A->Z    R     BUF_X4          5  0.015   0.030    0.143  
  FE_OCPC1116_n_12258/Z          -      A->Z    R     BUF_X2          3  0.013   0.030    0.173  
  g84186__189912/ZN              -      A3->ZN  F     NAND3_X2        3  0.013   0.028    0.201  
  g84015__2900/ZN                -      A1->ZN  R     NAND2_X2        3  0.015   0.023    0.224  
  g83947/ZN                      -      A->ZN   F     INV_X1          1  0.014   0.009    0.233  
  g83870__2703/ZN                -      A1->ZN  R     NAND2_X1        2  0.005   0.016    0.249  
  FE_OCPC1626_mem_la_wstrb_2/ZN  -      A->ZN   F     INV_X1          1  0.012   0.014    0.263  
  g166407/ZN                     -      A2->ZN  R     OAI22_X1        1  0.008   0.030    0.293  
  mem_wstrb_reg[2]/D             -      D       R     DFF_X1          1  0.028   0.000    0.293  
#----------------------------------------------------------------------------------------------
Path 1071: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[11][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.125

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.022   0.039    0.363  
  g168833_dup/ZN          -      A->ZN   F     INV_X8         14  0.025   0.016    0.379  
  g163641/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.404  
  cpuregs_reg[11][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1072: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[13][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.025
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.125

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.034    0.393  
  g163065/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.408  
  cpuregs_reg[13][18]/D   -      D       F     DFF_X1          1  0.011   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 1073: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[18][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.030
      Required Time:=    0.273
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.125

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  FE_OCPC2325_n_32745/Z        -      A->Z    R     BUF_X2          4  0.011   0.036    0.323  
  g188236/ZN                   -      A1->ZN  F     NAND2_X4        2  0.019   0.019    0.342  
  FE_OFC53_n_27581/Z           -      A->Z    F     BUF_X4          6  0.010   0.028    0.369  
  g163196/ZN                   -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.398  
  cpuregs_reg[18][29]/D        -      D       R     DFF_X1          1  0.017   0.000    0.398  
#--------------------------------------------------------------------------------------------
Path 1074: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[2][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.125

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2237_n_2047/Z    -      A->Z    R     BUF_X4          6  0.018   0.032    0.383  
  g180650/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.397  
  g180649/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.410  
  cpuregs_reg[2][23]/D    -      D       R     DFF_X1          1  0.009   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1075: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[14][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.025
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.125

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.034    0.393  
  g163785/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.408  
  cpuregs_reg[14][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 1076: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[4][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.028
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.125

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.045    0.365  
  g176101/ZN              -      A1->ZN  F     NAND2_X1        1  0.032   0.018    0.382  
  FE_RC_2022_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.017    0.400  
  cpuregs_reg[4][8]/D     -      D       R     DFF_X1          1  0.009   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1077: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[4][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.125

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2237_n_2047/Z    -      A->Z    R     BUF_X4          6  0.018   0.032    0.383  
  g180514/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.397  
  g180513/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.410  
  cpuregs_reg[4][23]/D    -      D       R     DFF_X1          1  0.009   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1078: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[21][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.025
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.125

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g194806/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[21][26]/D   -      D       F     DFF_X1          1  0.011   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1079: VIOLATED (-0.125 ns) Setup Check with Pin cpuregs_reg[23][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.125

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1307_0/ZN         -      A2->ZN  F     AND2_X4        10  0.021   0.047    0.379  
  g194821/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.405  
  cpuregs_reg[23][24]/D   -      D       R     DFF_X1          1  0.016   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1080: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[24][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1307_0/ZN         -      A2->ZN  F     AND2_X4        10  0.021   0.047    0.379  
  g186191/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.405  
  cpuregs_reg[24][24]/D   -      D       R     DFF_X1          1  0.016   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1081: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[8][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.022   0.039    0.363  
  g168833_dup/ZN          -      A->ZN   F     INV_X8         14  0.025   0.016    0.379  
  g199899/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.404  
  cpuregs_reg[8][25]/D    -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1082: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[14][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.022   0.039    0.363  
  g168833_dup/ZN          -      A->ZN   F     INV_X8         14  0.025   0.016    0.379  
  g163791/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.404  
  cpuregs_reg[14][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1083: VIOLATED (-0.124 ns) Setup Check with Pin reg_pc_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.106 (P)
            Arrival:=    0.200       -0.002

              Setup:-    0.030
      Required Time:=    0.170
       Launch Clock:=   -0.002
          Data Path:+    0.296
              Slack:=   -0.124

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_stalu_reg/CK   -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/QN   -      CK->QN  F     DFF_X1          1  0.072   0.085    0.082  
  FE_OCPC1306_n_7865/Z   -      A->Z    F     BUF_X4          2  0.014   0.034    0.116  
  FE_OCPC1309_n_7865/ZN  -      A->ZN   R     INV_X8         13  0.009   0.030    0.146  
  FE_OCPC1324_n_7865/Z   -      A->Z    R     BUF_X8          3  0.022   0.027    0.173  
  FE_RC_601_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.009   0.015    0.189  
  FE_RC_600_0_dup/ZN     -      A1->ZN  R     NAND2_X4        1  0.009   0.019    0.208  
  g83427__173010/ZN      -      A1->ZN  F     NAND2_X4        1  0.012   0.014    0.221  
  g174964/ZN             -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.237  
  FE_OCPC2021_n_13196/Z  -      A->Z    R     BUF_X2          1  0.010   0.023    0.260  
  fopt179808/ZN          -      A->ZN   F     INV_X2          1  0.008   0.010    0.270  
  g169082/ZN             -      B1->ZN  R     OAI21_X1        1  0.005   0.024    0.294  
  reg_pc_reg[12]/D       -      D       R     DFF_X1          1  0.017   0.000    0.294  
#--------------------------------------------------------------------------------------
Path 1084: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[3][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2237_n_2047/Z    -      A->Z    R     BUF_X4          6  0.018   0.032    0.384  
  g175972/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.397  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.411  
  cpuregs_reg[3][23]/D    -      D       R     DFF_X1          1  0.009   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 1085: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[23][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.025
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.034    0.393  
  g194824/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.408  
  cpuregs_reg[23][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 1086: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[28][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.025
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g199394/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[28][26]/D   -      D       F     DFF_X1          1  0.011   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1087: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[8][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.025
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.033    0.392  
  g199909/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.408  
  cpuregs_reg[8][18]/D    -      D       F     DFF_X1          1  0.010   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 1088: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[25][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1307_0/ZN         -      A2->ZN  F     AND2_X4        10  0.021   0.047    0.379  
  g189765/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.405  
  cpuregs_reg[25][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1089: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[29][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1307_0/ZN         -      A2->ZN  F     AND2_X4        10  0.021   0.047    0.379  
  g183494/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.405  
  cpuregs_reg[29][24]/D   -      D       R     DFF_X1          1  0.016   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1090: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[20][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.025
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g191101/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[20][26]/D   -      D       F     DFF_X1          1  0.011   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1091: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[5][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.108 (P)
            Arrival:=    0.314       -0.000

              Setup:-    0.030
      Required Time:=    0.284
       Launch Clock:=   -0.000
          Data Path:+    0.408
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.293  
  FE_OCPC1921_n_37387/ZN  -      A->ZN   R     INV_X1          5  0.010   0.035    0.328  
  FE_OCPC2268_n_37387/Z   -      A->Z    R     BUF_X4         11  0.027   0.043    0.371  
  g181540/ZN              -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.388  
  g176002/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.408  
  cpuregs_reg[5][11]/D    -      D       R     DFF_X1          1  0.017   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 1092: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[27][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177014/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.015    0.292  
  g190414/ZN              -      A2->ZN  F     NAND3_X2        1  0.010   0.025    0.318  
  g169108/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.024    0.342  
  g168835/ZN              -      A->ZN   F     INV_X8         25  0.015   0.026    0.368  
  g195673/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.033    0.401  
  cpuregs_reg[27][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1093: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[2][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.028
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.045    0.365  
  g176096/ZN              -      A1->ZN  F     NAND2_X1        1  0.032   0.017    0.382  
  FE_RC_1544_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.017    0.399  
  cpuregs_reg[2][8]/D     -      D       R     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1094: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[17][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.025
      Required Time:=    0.288
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119/ZN              -      A1->ZN  F     NAND2_X4        1  0.020   0.023    0.370  
  FE_OCPC808_n_2057/ZN    -      A->ZN   R     INV_X8         16  0.013   0.027    0.397  
  g163163/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.412  
  cpuregs_reg[17][26]/D   -      D       F     DFF_X1          1  0.009   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 1095: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[28][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.025
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066_dup/ZN          -      A->ZN   R     INV_X8         13  0.015   0.027    0.387  
  g197709/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.402  
  cpuregs_reg[28][29]/D   -      D       F     DFF_X1          1  0.011   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1096: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[21][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.025
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  g194803/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.409  
  cpuregs_reg[21][18]/D   -      D       F     DFF_X1          1  0.012   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 1097: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[1][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.110 (P)
            Arrival:=    0.303        0.002

              Setup:-    0.028
      Required Time:=    0.275
       Launch Clock:=    0.002
          Data Path:+    0.397
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.037    0.340  
  FE_OCPC2255_n_38748/ZN  -      A->ZN   F     INV_X8         10  0.026   0.017    0.358  
  FE_OCPC2256_n_38748/ZN  -      A->ZN   R     INV_X1          1  0.011   0.015    0.372  
  g199022/ZN              -      A2->ZN  F     NAND2_X1        1  0.008   0.013    0.385  
  FE_RC_504_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.399  
  cpuregs_reg[1][9]/D     -      D       R     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1098: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[26][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106/ZN              -      A1->ZN  R     NAND2_X4        2  0.022   0.034    0.358  
  g168833/ZN              -      A->ZN   F     INV_X8         11  0.021   0.015    0.373  
  g194103/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.398  
  cpuregs_reg[26][25]/D   -      D       R     DFF_X1          1  0.018   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1099: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[12][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.022   0.039    0.363  
  g168833_dup/ZN          -      A->ZN   F     INV_X8         14  0.025   0.016    0.378  
  g188051/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.403  
  cpuregs_reg[12][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1100: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[9][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.026
      Required Time:=    0.283
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.033    0.392  
  g163604/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.407  
  cpuregs_reg[9][18]/D    -      D       F     DFF_X1          1  0.012   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1101: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[6][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2237_n_2047/Z    -      A->Z    R     BUF_X4          6  0.018   0.032    0.384  
  g196023/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.397  
  g180963/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.410  
  cpuregs_reg[6][23]/D    -      D       R     DFF_X1          1  0.009   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1102: VIOLATED (-0.124 ns) Setup Check with Pin reg_pc_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.028
      Required Time:=    0.173
       Launch Clock:=    0.001
          Data Path:+    0.296
              Slack:=   -0.124

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN    -      A->ZN   R     INV_X8         15  0.020   0.047    0.199  
  g83480__175536/ZN      -      A2->ZN  F     NAND2_X4        3  0.031   0.024    0.223  
  g174514/ZN             -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.243  
  FE_OCPC1292_n_12636/Z  -      A->Z    R     BUF_X2          1  0.011   0.023    0.266  
  FE_RC_3130_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.008   0.016    0.283  
  FE_RC_3129_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.297  
  reg_pc_reg[6]/D        -      D       R     DFF_X1          1  0.009   0.000    0.297  
#--------------------------------------------------------------------------------------
Path 1103: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[13][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.022   0.039    0.363  
  g168833_dup/ZN          -      A->ZN   F     INV_X8         14  0.025   0.016    0.378  
  g163073/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.403  
  cpuregs_reg[13][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1104: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[10][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.022   0.039    0.363  
  g168833_dup/ZN          -      A->ZN   F     INV_X8         14  0.025   0.016    0.379  
  g163759/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.403  
  cpuregs_reg[10][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1105: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[5][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.108 (P)
            Arrival:=    0.310       -0.000

              Setup:-    0.023
      Required Time:=    0.287
       Launch Clock:=   -0.000
          Data Path:+    0.411
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.293  
  FE_OCPC1921_n_37387/ZN  -      A->ZN   R     INV_X1          5  0.010   0.035    0.328  
  FE_OCPC2268_n_37387/Z   -      A->Z    R     BUF_X4         11  0.027   0.043    0.371  
  FE_RC_398_0/ZN          -      A1->ZN  R     OR2_X1          1  0.021   0.027    0.399  
  FE_RC_397_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.411  
  cpuregs_reg[5][26]/D    -      D       F     DFF_X1          1  0.006   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 1106: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[20][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.025
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  FE_RC_292_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.410  
  cpuregs_reg[20][18]/D   -      D       F     DFF_X1          1  0.011   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1107: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[19][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.025
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066_dup/ZN          -      A->ZN   R     INV_X8         13  0.015   0.027    0.387  
  g163226/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.402  
  cpuregs_reg[19][29]/D   -      D       F     DFF_X1          1  0.011   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1108: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[19][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.022   0.039    0.363  
  g168833_dup/ZN          -      A->ZN   F     INV_X8         14  0.025   0.017    0.379  
  g163222/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.404  
  cpuregs_reg[19][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1109: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[29][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.025
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.124

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  g163515/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.409  
  cpuregs_reg[29][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 1110: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[17][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.026
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066/ZN              -      A->ZN   R     INV_X8         12  0.015   0.026    0.386  
  g163166/ZN              -      B1->ZN  F     OAI21_X1        1  0.015   0.014    0.400  
  cpuregs_reg[17][29]/D   -      D       F     DFF_X1          1  0.012   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1111: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[14][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.188 (P)    0.108 (P)
            Arrival:=    0.280       -0.000

              Setup:-    0.030
      Required Time:=    0.250
       Launch Clock:=   -0.000
          Data Path:+    0.373
              Slack:=   -0.123

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  FE_RC_1360_0/ZN        -      A2->ZN  F     NAND2_X4        4  0.015   0.028    0.301  
  FE_OCPC931_n_36937/ZN  -      A->ZN   R     INV_X4          2  0.015   0.022    0.323  
  FE_OCPC936_n_36937/ZN  -      A->ZN   F     INV_X8         22  0.012   0.023    0.346  
  g199300/ZN             -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.373  
  cpuregs_reg[14][4]/D   -      D       R     DFF_X1          1  0.017   0.000    0.373  
#--------------------------------------------------------------------------------------
Path 1112: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[9][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.108 (P)
            Arrival:=    0.286       -0.000

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=   -0.000
          Data Path:+    0.380
              Slack:=   -0.123

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  FE_RC_1579_0/ZN        -      A2->ZN  R     AND2_X4         1  0.015   0.046    0.318  
  g177585/ZN             -      A->ZN   F     INV_X16        64  0.019   0.028    0.346  
  g163581/ZN             -      B2->ZN  R     OAI21_X1        1  0.018   0.033    0.379  
  cpuregs_reg[9][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.379  
#--------------------------------------------------------------------------------------
Path 1113: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[10][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.025
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.033    0.392  
  g163754/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.408  
  cpuregs_reg[10][18]/D   -      D       F     DFF_X1          1  0.009   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 1114: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[11][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  fopt199499/ZN           -      A->ZN   F     INV_X2          8  0.029   0.023    0.371  
  g163629/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.398  
  cpuregs_reg[11][12]/D   -      D       R     DFF_X1          1  0.017   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1115: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[19][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.025
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  g163215/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.410  
  cpuregs_reg[19][18]/D   -      D       F     DFF_X1          1  0.011   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1116: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[1][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.028
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g169125_dup/ZN          -      A1->ZN  R     NAND2_X4       12  0.020   0.045    0.365  
  g198296/ZN              -      A1->ZN  F     NAND2_X1        1  0.032   0.019    0.383  
  FE_RC_1477_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.398  
  cpuregs_reg[1][8]/D     -      D       R     DFF_X1          1  0.009   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1117: VIOLATED (-0.123 ns) Setup Check with Pin mem_wdata_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.108 (P)
            Arrival:=    0.196        0.000

              Setup:-    0.073
      Required Time:=    0.123
       Launch Clock:=    0.000
          Data Path:+    0.246
              Slack:=   -0.123

#------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  reg_op2_reg[24]/CK                     -      CK      R     (arrival)      58  0.068       -    0.000  
  reg_op2_reg[24]/Q                      -      CK->Q   F     DFF_X1          3  0.068   0.103    0.103  
  FE_OCPC1398_FE_OFN39735_pcpi_rs2_24/Z  -      A->Z    F     BUF_X1          4  0.010   0.038    0.141  
  FE_OCPC1282_FE_OFN39735_pcpi_rs2_24/Z  -      A->Z    F     BUF_X1          2  0.012   0.035    0.176  
  FE_OFC515_pcpi_rs2_24/Z                -      A->Z    F     BUF_X2          2  0.009   0.032    0.208  
  FE_RC_3133_0/ZN                        -      A2->ZN  R     NAND2_X4        1  0.009   0.018    0.226  
  FE_RC_3132_0/ZN                        -      A1->ZN  F     NAND3_X4        2  0.010   0.020    0.246  
  mem_wdata_reg[24]/D                    -      D       F     SDFFR_X2        2  0.013   0.000    0.246  
#------------------------------------------------------------------------------------------------------
Path 1118: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[22][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066_dup/ZN          -      A->ZN   R     INV_X8         13  0.015   0.028    0.387  
  FE_RC_1318_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.014   0.015    0.402  
  cpuregs_reg[22][29]/D   -      D       F     DFF_X1          1  0.009   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1119: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[17][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.025
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  g163155/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.409  
  cpuregs_reg[17][18]/D   -      D       F     DFF_X1          1  0.009   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 1120: VIOLATED (-0.123 ns) Setup Check with Pin count_cycle_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.205        0.006

              Setup:-    0.028
      Required Time:=    0.177
       Launch Clock:=    0.006
          Data Path:+    0.294
              Slack:=   -0.123

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      64  0.070       -    0.006  
  count_cycle_reg[9]/Q                  -      CK->Q   F     DFF_X1          2  0.070   0.099    0.104  
  inc_add_1428_40_g2/ZN                 -      A2->ZN  F     AND2_X2         2  0.007   0.028    0.133  
  FE_OCPC1711_inc_add_1428_40_n_1205/Z  -      A->Z    F     BUF_X1          2  0.006   0.027    0.160  
  FE_OCPC1717_inc_add_1428_40_n_1205/Z  -      A->Z    F     BUF_X1          2  0.007   0.028    0.187  
  inc_add_1428_40_g1135/ZN              -      A1->ZN  F     AND2_X1         1  0.007   0.027    0.214  
  inc_add_1428_40_g184868/ZN            -      A2->ZN  R     NAND2_X1        1  0.006   0.017    0.232  
  inc_add_1428_40_g993/ZN               -      A->ZN   R     XNOR2_X1        1  0.011   0.038    0.270  
  g169817/ZN                            -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.286  
  g169653/ZN                            -      A->ZN   R     INV_X1          1  0.014   0.014    0.300  
  count_cycle_reg[11]/D                 -      D       R     DFF_X1          1  0.007   0.000    0.300  
#-----------------------------------------------------------------------------------------------------
Path 1121: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[28][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.025
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.035    0.394  
  g195827/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.410  
  cpuregs_reg[28][18]/D   -      D       F     DFF_X1          1  0.011   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 1122: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[10][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  fopt199499/ZN           -      A->ZN   F     INV_X2          8  0.029   0.022    0.371  
  FE_RC_394_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.013   0.028    0.398  
  cpuregs_reg[10][12]/D   -      D       R     DFF_X1          1  0.018   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1123: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[28][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.022   0.039    0.363  
  g168833_dup/ZN          -      A->ZN   F     INV_X8         14  0.025   0.017    0.380  
  g193183/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.405  
  cpuregs_reg[28][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1124: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[21][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.022   0.039    0.363  
  g168833_dup/ZN          -      A->ZN   F     INV_X8         14  0.025   0.017    0.379  
  g163282/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.404  
  cpuregs_reg[21][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1125: VIOLATED (-0.123 ns) Setup Check with Pin reg_pc_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=    0.001
          Data Path:+    0.293
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q     -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN          -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN     -      A->ZN   R     INV_X8         15  0.020   0.047    0.199  
  g174079/ZN              -      A2->ZN  F     NAND2_X4        2  0.031   0.022    0.221  
  g174078_dup/ZN          -      A1->ZN  R     NAND2_X4        3  0.011   0.017    0.238  
  FE_OCPC2093_FE_RN_8/Z   -      A->Z    R     BUF_X2          1  0.011   0.022    0.260  
  FE_OCPC1688_n_12084/ZN  -      A->ZN   F     INV_X2          1  0.007   0.010    0.271  
  g184446/ZN              -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.294  
  reg_pc_reg[9]/D         -      D       R     DFF_X1          1  0.017   0.000    0.294  
#---------------------------------------------------------------------------------------
Path 1126: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[12][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.025
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.033    0.392  
  g188012/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.407  
  cpuregs_reg[12][18]/D   -      D       F     DFF_X1          1  0.009   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1127: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[17][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.174 (P)    0.109 (P)
            Arrival:=    0.266        0.001

              Setup:-    0.030
      Required Time:=    0.236
       Launch Clock:=    0.001
          Data Path:+    0.358
              Slack:=   -0.123

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.027    0.248  
  FE_OCPC1810_n_21048/Z        -      A->Z    R     BUF_X4          2  0.017   0.028    0.276  
  FE_RC_1571_0_dup1/ZN         -      A1->ZN  F     NAND2_X4        1  0.010   0.015    0.291  
  FE_OCPC1479_n_1066/ZN        -      A->ZN   R     INV_X8         18  0.009   0.032    0.323  
  g164446/ZN                   -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.339  
  g163137/ZN                   -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.359  
  cpuregs_reg[17][1]/D         -      D       R     DFF_X1          1  0.018   0.000    0.359  
#--------------------------------------------------------------------------------------------
Path 1128: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[18][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.023
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.018    0.367  
  g185843/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.382  
  FE_RC_1503_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.394  
  cpuregs_reg[18][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1129: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[16][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.023
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2172_n_24996/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.349  
  FE_OCPC2173_n_24996/ZN  -      A->ZN   F     INV_X8         16  0.016   0.018    0.367  
  g185839/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.382  
  FE_RC_335_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.394  
  cpuregs_reg[16][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1130: VIOLATED (-0.122 ns) Setup Check with Pin mem_do_wdata_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_wdata_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.031
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.292
              Slack:=   -0.122

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFFS_X1         3  0.073   0.100    0.095  
  FE_OFC305_n_7867/ZN    -      A->ZN   F     INV_X1          1  0.023   0.013    0.108  
  FE_RC_1218_0/ZN        -      A1->ZN  R     NAND3_X2        3  0.009   0.017    0.126  
  FE_OCPC1659_n_39483/Z  -      A->Z    R     BUF_X1          1  0.013   0.036    0.161  
  g199490/ZN             -      A2->ZN  F     NAND2_X4        4  0.018   0.020    0.181  
  g192139_dup/ZN         -      A1->ZN  F     AND2_X2         2  0.010   0.029    0.210  
  g194446/ZN             -      A1->ZN  F     OR2_X2          4  0.007   0.048    0.258  
  g189104/ZN             -      B1->ZN  R     OAI21_X1        1  0.012   0.028    0.286  
  mem_do_wdata_reg/D     -      D       R     DFF_X1          1  0.019   0.000    0.286  
#--------------------------------------------------------------------------------------
Path 1131: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[26][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840_dup/ZN          -      A->ZN   F     INV_X8         12  0.023   0.021    0.374  
  FE_RC_1328_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.400  
  cpuregs_reg[26][27]/D   -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1132: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[22][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.020    0.372  
  g191137/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.399  
  cpuregs_reg[22][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1133: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[5][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.108 (P)
            Arrival:=    0.313       -0.000

              Setup:-    0.030
      Required Time:=    0.283
       Launch Clock:=   -0.000
          Data Path:+    0.405
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.293  
  FE_OCPC1921_n_37387/ZN  -      A->ZN   R     INV_X1          5  0.010   0.035    0.328  
  FE_OCPC2268_n_37387/Z   -      A->Z    R     BUF_X4         11  0.027   0.042    0.370  
  g175999/ZN              -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.387  
  g175998/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.405  
  cpuregs_reg[5][5]/D     -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1134: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[19][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840/ZN              -      A->ZN   F     INV_X8         13  0.023   0.023    0.376  
  g163224/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.029    0.404  
  cpuregs_reg[19][27]/D   -      D       R     DFF_X1          1  0.018   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1135: VIOLATED (-0.122 ns) Setup Check with Pin reg_pc_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=    0.001
          Data Path:+    0.293
              Slack:=   -0.122

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_RC_609_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.022   0.035    0.153  
  FE_OFC32_n_13860/ZN    -      A->ZN   R     INV_X8         15  0.020   0.047    0.199  
  g183445/ZN             -      A1->ZN  F     NAND2_X4        2  0.031   0.023    0.222  
  g183448/ZN             -      A1->ZN  R     NAND2_X4        2  0.014   0.018    0.240  
  FE_OCPC2022_n_22569/Z  -      A->Z    R     BUF_X2          1  0.010   0.022    0.262  
  g172754/ZN             -      A->ZN   F     INV_X2          1  0.007   0.012    0.274  
  g169076/ZN             -      B1->ZN  R     OAI21_X2        1  0.006   0.020    0.294  
  reg_pc_reg[13]/D       -      D       R     DFF_X1          1  0.014   0.000    0.294  
#--------------------------------------------------------------------------------------
Path 1136: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[21][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066/ZN              -      A->ZN   R     INV_X8         12  0.015   0.027    0.386  
  g163286/ZN              -      B1->ZN  F     OAI21_X1        1  0.015   0.015    0.401  
  cpuregs_reg[21][29]/D   -      D       F     DFF_X1          1  0.010   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1137: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[31][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.020    0.372  
  g193175/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.399  
  cpuregs_reg[31][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1138: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[25][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106/ZN              -      A1->ZN  R     NAND2_X4        2  0.022   0.034    0.358  
  g168833/ZN              -      A->ZN   F     INV_X8         11  0.021   0.015    0.373  
  g186107/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.397  
  cpuregs_reg[25][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1139: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[26][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.212 (P)    0.109 (P)
            Arrival:=    0.304        0.001

              Setup:-    0.025
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7026/ZN    -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.275  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X2        1  0.010   0.036    0.311  
  g183059/ZN              -      A1->ZN  R     NAND2_X2        2  0.014   0.023    0.335  
  g177716_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.015   0.025    0.360  
  g183066/ZN              -      A->ZN   R     INV_X8         12  0.015   0.027    0.386  
  g194101/ZN              -      B1->ZN  F     OAI21_X1        1  0.015   0.014    0.401  
  cpuregs_reg[26][29]/D   -      D       F     DFF_X1          1  0.010   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1140: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[15][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  fopt199499/ZN           -      A->ZN   F     INV_X2          8  0.029   0.023    0.371  
  g163659/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.398  
  cpuregs_reg[15][12]/D   -      D       R     DFF_X1          1  0.017   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1141: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[25][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840/ZN              -      A->ZN   F     INV_X8         13  0.023   0.023    0.376  
  g186105/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.403  
  cpuregs_reg[25][27]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1142: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[17][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.022   0.039    0.363  
  g168833_dup/ZN          -      A->ZN   F     INV_X8         14  0.025   0.017    0.379  
  g163162/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.404  
  cpuregs_reg[17][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1143: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[24][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.027
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_254_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.018    0.294  
  FE_RC_253_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.313  
  g190425/ZN              -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.333  
  g169113_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.359  
  g168840/ZN              -      A->ZN   R     INV_X8         13  0.016   0.031    0.390  
  g193141/ZN              -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.406  
  cpuregs_reg[24][27]/D   -      D       F     DFF_X1          1  0.014   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 1144: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[12][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  fopt199499/ZN           -      A->ZN   F     INV_X2          8  0.029   0.023    0.371  
  g188021/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.397  
  cpuregs_reg[12][12]/D   -      D       R     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1145: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[29][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.030
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840_dup/ZN          -      A->ZN   F     INV_X8         12  0.023   0.021    0.374  
  g163524/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.399  
  cpuregs_reg[29][27]/D   -      D       R     DFF_X1          1  0.016   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1146: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[23][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840/ZN              -      A->ZN   F     INV_X8         13  0.023   0.023    0.376  
  g183820/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.403  
  cpuregs_reg[23][27]/D   -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1147: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[8][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  fopt199499/ZN           -      A->ZN   F     INV_X2          8  0.029   0.023    0.371  
  g199891/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.397  
  cpuregs_reg[8][12]/D    -      D       R     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1148: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[12][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.030
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.025    0.377  
  g188023/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.028    0.405  
  cpuregs_reg[12][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1149: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[14][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  fopt199499/ZN           -      A->ZN   F     INV_X2          8  0.029   0.022    0.371  
  FE_RC_357_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.397  
  cpuregs_reg[14][12]/D   -      D       R     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1150: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[13][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  fopt199499/ZN           -      A->ZN   F     INV_X2          8  0.029   0.022    0.371  
  g163059/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.397  
  cpuregs_reg[13][12]/D   -      D       R     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1151: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[8][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.108 (P)
            Arrival:=    0.285        0.000

              Setup:-    0.030
      Required Time:=    0.255
       Launch Clock:=    0.000
          Data Path:+    0.376
              Slack:=   -0.121

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.042    0.319  
  FE_OFC547_n_2087/Z                -      A->Z    F     BUF_X4          8  0.015   0.033    0.352  
  g199931/ZN                        -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.376  
  cpuregs_reg[8][6]/D               -      D       R     DFF_X1          1  0.016   0.000    0.376  
#-------------------------------------------------------------------------------------------------
Path 1152: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[11][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.109 (P)
            Arrival:=    0.286        0.001

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.121

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184847/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC971_n_23998/ZN        -      A->ZN   F     INV_X8         38  0.019   0.027    0.346  
  g183016/ZN                   -      B2->ZN  R     OAI21_X1        1  0.015   0.032    0.377  
  cpuregs_reg[11][5]/D         -      D       R     DFF_X1          1  0.016   0.000    0.377  
#--------------------------------------------------------------------------------------------
Path 1153: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[11][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.109 (P)
            Arrival:=    0.286        0.001

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.121

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184847/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC971_n_23998/ZN        -      A->ZN   F     INV_X8         38  0.019   0.027    0.346  
  g163623/ZN                   -      B2->ZN  R     OAI21_X1        1  0.015   0.032    0.377  
  cpuregs_reg[11][6]/D         -      D       R     DFF_X1          1  0.016   0.000    0.377  
#--------------------------------------------------------------------------------------------
Path 1154: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[13][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.030
      Required Time:=    0.255
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.121

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184845/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC1037_n_23997/ZN       -      A->ZN   F     INV_X8         30  0.019   0.025    0.344  
  g163053/ZN                   -      B2->ZN  R     OAI21_X1        1  0.014   0.031    0.376  
  cpuregs_reg[13][6]/D         -      D       R     DFF_X1          1  0.016   0.000    0.376  
#--------------------------------------------------------------------------------------------
Path 1155: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[26][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.019    0.371  
  g199514/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.398  
  cpuregs_reg[26][23]/D   -      D       R     DFF_X1          1  0.016   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1156: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[15][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.030
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.025    0.377  
  g185099/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.405  
  cpuregs_reg[15][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 1157: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[13][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.190 (P)    0.109 (P)
            Arrival:=    0.282        0.001

              Setup:-    0.030
      Required Time:=    0.252
       Launch Clock:=    0.001
          Data Path:+    0.372
              Slack:=   -0.121

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184845/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC1036_n_23997/ZN       -      A->ZN   F     INV_X8         34  0.019   0.022    0.342  
  g163820/ZN                   -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.373  
  cpuregs_reg[13][0]/D         -      D       R     DFF_X1          1  0.016   0.000    0.373  
#--------------------------------------------------------------------------------------------
Path 1158: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[28][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.030
      Required Time:=    0.283
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840/ZN              -      A->ZN   F     INV_X8         13  0.023   0.023    0.376  
  g199395/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.028    0.404  
  cpuregs_reg[28][27]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1159: VIOLATED (-0.121 ns) Setup Check with Pin latched_is_lu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_is_lu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.031
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.297
              Slack:=   -0.121

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK   -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN   -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN   -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN       -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  g168726/ZN            -      A1->ZN  F     AND2_X2         1  0.012   0.031    0.165  
  g166772/ZN            -      A2->ZN  R     NAND2_X4        4  0.007   0.024    0.189  
  g166426/ZN            -      A1->ZN  F     NAND2_X4        3  0.016   0.017    0.206  
  FE_OCPC2034_n_4517/Z  -      A->Z    F     BUF_X2          2  0.009   0.029    0.235  
  g165512/ZN            -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.249  
  g197542/ZN            -      A1->ZN  F     NAND2_X2        3  0.009   0.016    0.265  
  g164792/ZN            -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.292  
  latched_is_lu_reg/D   -      D       R     DFF_X1          1  0.018   0.000    0.292  
#-------------------------------------------------------------------------------------
Path 1160: VIOLATED (-0.121 ns) Setup Check with Pin decoded_imm_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.023
      Required Time:=    0.179
       Launch Clock:=   -0.005
          Data Path:+    0.304
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.024    0.192  
  g193697/ZN              -      B1->ZN  F     OAI22_X1        1  0.007   0.019    0.211  
  g192455/ZN              -      A->ZN   R     AOI21_X1        1  0.014   0.043    0.254  
  FE_OCPC1710_n_31833/Z   -      A->Z    R     BUF_X2          1  0.023   0.032    0.286  
  g165835/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.299  
  decoded_imm_reg[13]/D   -      D       F     DFF_X1          1  0.007   0.000    0.299  
#---------------------------------------------------------------------------------------
Path 1161: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[15][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.025
      Required Time:=    0.288
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.033    0.392  
  g185098/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.017    0.408  
  cpuregs_reg[15][18]/D   -      D       F     DFF_X1          1  0.011   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 1162: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[17][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840/ZN              -      A->ZN   F     INV_X8         13  0.023   0.023    0.376  
  g163164/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.403  
  cpuregs_reg[17][27]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1163: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[10][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.108 (P)
            Arrival:=    0.285        0.000

              Setup:-    0.030
      Required Time:=    0.255
       Launch Clock:=    0.000
          Data Path:+    0.376
              Slack:=   -0.121

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.042    0.319  
  FE_OFC547_n_2087/Z                -      A->Z    F     BUF_X4          8  0.015   0.033    0.352  
  g163740/ZN                        -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.376  
  cpuregs_reg[10][6]/D              -      D       R     DFF_X1          1  0.016   0.000    0.376  
#-------------------------------------------------------------------------------------------------
Path 1164: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[9][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.030
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.025    0.377  
  g163610/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.404  
  cpuregs_reg[9][23]/D    -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1165: VIOLATED (-0.121 ns) Setup Check with Pin decoded_imm_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.027
      Required Time:=    0.175
       Launch Clock:=   -0.005
          Data Path:+    0.300
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.023    0.192  
  g193696/ZN              -      B1->ZN  F     OAI22_X1        1  0.007   0.019    0.211  
  g192454/ZN              -      A->ZN   R     AOI21_X1        1  0.013   0.060    0.271  
  g165834/ZN              -      A1->ZN  F     NAND2_X1        1  0.038   0.025    0.295  
  decoded_imm_reg[12]/D   -      D       F     DFF_X1          1  0.016   0.000    0.295  
#---------------------------------------------------------------------------------------
Path 1166: VIOLATED (-0.121 ns) Setup Check with Pin latched_is_lb_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_is_lb_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.031
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.296
              Slack:=   -0.121

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK   -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN   -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN   -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN       -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  g168726/ZN            -      A1->ZN  F     AND2_X2         1  0.012   0.031    0.165  
  g166772/ZN            -      A2->ZN  R     NAND2_X4        4  0.007   0.024    0.189  
  g166426/ZN            -      A1->ZN  F     NAND2_X4        3  0.016   0.017    0.206  
  FE_OCPC2034_n_4517/Z  -      A->Z    F     BUF_X2          2  0.009   0.029    0.235  
  g165512/ZN            -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.249  
  g197542/ZN            -      A1->ZN  F     NAND2_X2        3  0.009   0.016    0.265  
  g164790/ZN            -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.291  
  latched_is_lb_reg/D   -      D       R     DFF_X1          1  0.018   0.000    0.291  
#-------------------------------------------------------------------------------------
Path 1167: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[20][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.023    0.375  
  g191104/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.028    0.403  
  cpuregs_reg[20][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1168: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[19][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.023    0.375  
  g163220/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.403  
  cpuregs_reg[19][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1169: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[22][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106/ZN              -      A1->ZN  R     NAND2_X4        2  0.022   0.034    0.358  
  g168833/ZN              -      A->ZN   F     INV_X8         11  0.021   0.015    0.373  
  g191130/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.397  
  cpuregs_reg[22][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1170: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[7][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.028
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  g162958/ZN              -      A1->ZN  F     NAND2_X1        1  0.025   0.017    0.387  
  FE_RC_352_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.401  
  cpuregs_reg[7][24]/D    -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1171: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[1][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.025
      Required Time:=    0.288
       Launch Clock:=    0.001
          Data Path:+    0.407
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g190421/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.329  
  g169115/ZN              -      A1->ZN  F     NAND2_X4        7  0.013   0.030    0.359  
  FE_OCPC1888_n_2065/ZN   -      A->ZN   R     INV_X8         25  0.020   0.033    0.392  
  g163096/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.408  
  cpuregs_reg[1][18]/D    -      D       F     DFF_X1          1  0.012   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 1172: VIOLATED (-0.120 ns) Setup Check with Pin mem_wdata_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.074
      Required Time:=    0.121
       Launch Clock:=    0.001
          Data Path:+    0.240
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN  -      CK->QN  F     DFF_X1          1  0.073   0.085    0.086  
  FE_OCPC1991_n_7871/Z    -      A->Z    F     BUF_X4          4  0.014   0.031    0.116  
  FE_RC_1769_0/ZN         -      A1->ZN  F     AND2_X4         4  0.007   0.030    0.146  
  FE_OFC193_n_34156/Z     -      A->Z    F     BUF_X2          8  0.007   0.038    0.184  
  g84175__185695/ZN       -      A1->ZN  R     NAND2_X1        2  0.014   0.027    0.211  
  g83880__1474/ZN         -      A3->ZN  F     NAND3_X2        2  0.018   0.030    0.241  
  mem_wdata_reg[27]/D     -      D       F     SDFFR_X2        2  0.017   0.000    0.241  
#---------------------------------------------------------------------------------------
Path 1173: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[6][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.023
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  g196024/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.395  
  g181027/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.406  
  cpuregs_reg[6][26]/D    -      D       F     DFF_X1          1  0.006   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 1174: VIOLATED (-0.120 ns) Setup Check with Pin latched_is_lh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_is_lh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.296
              Slack:=   -0.120

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK   -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN   -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN   -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN       -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  g168726/ZN            -      A1->ZN  F     AND2_X2         1  0.012   0.031    0.165  
  g166772/ZN            -      A2->ZN  R     NAND2_X4        4  0.007   0.024    0.189  
  g166426/ZN            -      A1->ZN  F     NAND2_X4        3  0.016   0.017    0.206  
  FE_OCPC2034_n_4517/Z  -      A->Z    F     BUF_X2          2  0.009   0.029    0.235  
  g165512/ZN            -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.249  
  g197542/ZN            -      A1->ZN  F     NAND2_X2        3  0.009   0.016    0.265  
  g164791/ZN            -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.291  
  latched_is_lh_reg/D   -      D       R     DFF_X1          1  0.017   0.000    0.291  
#-------------------------------------------------------------------------------------
Path 1175: VIOLATED (-0.120 ns) Setup Check with Pin decoded_imm_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.200       -0.005

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.296
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.024    0.240  
  g190990/ZN              -      A1->ZN  F     AND2_X4         8  0.015   0.037    0.277  
  g190996/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.292  
  decoded_imm_reg[20]/D   -      D       R     DFF_X1          1  0.010   0.000    0.292  
#---------------------------------------------------------------------------------------
Path 1176: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[15][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.030
      Required Time:=    0.283
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.022   0.039    0.363  
  g168833_dup/ZN          -      A->ZN   F     INV_X8         14  0.025   0.016    0.378  
  g163672/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.403  
  cpuregs_reg[15][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1177: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[21][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.023    0.375  
  g163280/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.402  
  cpuregs_reg[21][23]/D   -      D       R     DFF_X1          1  0.016   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1178: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[21][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.030
      Required Time:=    0.283
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840/ZN              -      A->ZN   F     INV_X8         13  0.023   0.023    0.376  
  g194801/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.403  
  cpuregs_reg[21][27]/D   -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1179: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[28][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.023    0.375  
  g199392/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.402  
  cpuregs_reg[28][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1180: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[2][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.023
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  g180580/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.395  
  g180579/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.407  
  cpuregs_reg[2][26]/D    -      D       F     DFF_X1          1  0.006   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1181: VIOLATED (-0.120 ns) Setup Check with Pin decoded_imm_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.023
      Required Time:=    0.179
       Launch Clock:=   -0.005
          Data Path:+    0.303
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.024    0.192  
  g193687/ZN              -      B1->ZN  F     OAI22_X1        1  0.007   0.018    0.210  
  g200434/ZN              -      A->ZN   R     AOI21_X1        1  0.014   0.043    0.253  
  FE_OCPC1709_n_40199/Z   -      A->Z    R     BUF_X2          1  0.023   0.032    0.286  
  g165836/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.298  
  decoded_imm_reg[14]/D   -      D       F     DFF_X1          1  0.007   0.000    0.298  
#---------------------------------------------------------------------------------------
Path 1182: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[12][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.108 (P)
            Arrival:=    0.286        0.000

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=    0.000
          Data Path:+    0.375
              Slack:=   -0.120

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.042    0.319  
  FE_OFC547_n_2087/Z                -      A->Z    F     BUF_X4          8  0.015   0.032    0.351  
  g188018/ZN                        -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.375  
  cpuregs_reg[12][6]/D              -      D       R     DFF_X1          1  0.016   0.000    0.375  
#-------------------------------------------------------------------------------------------------
Path 1183: VIOLATED (-0.120 ns) Setup Check with Pin mem_wdata_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.074
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.240
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN  -      CK->QN  F     DFF_X1          1  0.073   0.085    0.086  
  FE_OCPC1991_n_7871/Z    -      A->Z    F     BUF_X4          4  0.014   0.031    0.116  
  FE_RC_1769_0/ZN         -      A1->ZN  F     AND2_X4         4  0.007   0.030    0.146  
  FE_OFC193_n_34156/Z     -      A->Z    F     BUF_X2          8  0.007   0.039    0.185  
  g84172__5266/ZN         -      A1->ZN  R     NAND2_X1        2  0.015   0.027    0.212  
  g83875__1857/ZN         -      A3->ZN  F     NAND3_X2        2  0.018   0.029    0.241  
  mem_wdata_reg[26]/D     -      D       F     SDFFR_X2        2  0.016   0.000    0.241  
#---------------------------------------------------------------------------------------
Path 1184: VIOLATED (-0.120 ns) Setup Check with Pin mem_do_rdata_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_rdata_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.030
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.289
              Slack:=   -0.120

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFFS_X1         3  0.073   0.100    0.095  
  FE_OFC305_n_7867/ZN    -      A->ZN   F     INV_X1          1  0.023   0.013    0.108  
  FE_RC_1218_0/ZN        -      A1->ZN  R     NAND3_X2        3  0.009   0.017    0.126  
  FE_OCPC1659_n_39483/Z  -      A->Z    R     BUF_X1          1  0.013   0.036    0.161  
  g199490/ZN             -      A2->ZN  F     NAND2_X4        4  0.018   0.020    0.181  
  g192139_dup/ZN         -      A1->ZN  F     AND2_X2         2  0.010   0.029    0.210  
  g194446/ZN             -      A1->ZN  F     OR2_X2          4  0.007   0.048    0.258  
  g195962/ZN             -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.284  
  mem_do_rdata_reg/D     -      D       R     DFF_X1          1  0.016   0.000    0.284  
#--------------------------------------------------------------------------------------
Path 1185: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[24][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.022    0.374  
  g193143/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.400  
  cpuregs_reg[24][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1186: VIOLATED (-0.120 ns) Setup Check with Pin cpuregs_reg[17][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.023    0.375  
  g163160/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.402  
  cpuregs_reg[17][23]/D   -      D       R     DFF_X1          1  0.016   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1187: VIOLATED (-0.120 ns) Setup Check with Pin decoded_imm_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.200       -0.005

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.005
          Data Path:+    0.296
              Slack:=   -0.120

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.024    0.240  
  g190990/ZN              -      A1->ZN  F     AND2_X4         8  0.015   0.037    0.277  
  g190995/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.291  
  decoded_imm_reg[23]/D   -      D       R     DFF_X1          1  0.010   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 1188: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[31][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.119

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840_dup/ZN          -      A->ZN   F     INV_X8         12  0.023   0.021    0.374  
  g193166/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.401  
  cpuregs_reg[31][27]/D   -      D       R     DFF_X1          1  0.018   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1189: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[4][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.023
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.119

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  g180852/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.395  
  g180851/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.406  
  cpuregs_reg[4][26]/D    -      D       F     DFF_X1          1  0.006   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 1190: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[3][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.023
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.119

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  g175968/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.395  
  FE_RC_363_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.406  
  cpuregs_reg[3][26]/D    -      D       F     DFF_X1          1  0.006   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 1191: VIOLATED (-0.119 ns) Setup Check with Pin mem_wdata_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.074
      Required Time:=    0.121
       Launch Clock:=    0.001
          Data Path:+    0.239
              Slack:=   -0.119

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN  -      CK->QN  F     DFF_X1          1  0.073   0.085    0.086  
  FE_OCPC1991_n_7871/Z    -      A->Z    F     BUF_X4          4  0.014   0.031    0.116  
  FE_RC_1769_0/ZN         -      A1->ZN  F     AND2_X4         4  0.007   0.030    0.146  
  FE_OFC193_n_34156/Z     -      A->Z    F     BUF_X2          8  0.007   0.039    0.185  
  g84180__1857/ZN         -      A1->ZN  R     NAND2_X1        2  0.014   0.026    0.211  
  g83889__7118/ZN         -      A3->ZN  F     NAND3_X2        2  0.018   0.030    0.241  
  mem_wdata_reg[30]/D     -      D       F     SDFFR_X2        2  0.016   0.000    0.241  
#---------------------------------------------------------------------------------------
Path 1192: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[1][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.223 (P)    0.109 (P)
            Arrival:=    0.315        0.001

              Setup:-    0.030
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.119

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.025    0.377  
  g163104/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.404  
  cpuregs_reg[1][23]/D    -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1193: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[22][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.026
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.119

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.037    0.384  
  g191127/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.401  
  cpuregs_reg[22][21]/D   -      D       F     DFF_X1          1  0.013   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1194: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[23][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.119

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.021    0.373  
  g183818/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.400  
  cpuregs_reg[23][23]/D   -      D       R     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1195: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[10][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.223 (P)    0.109 (P)
            Arrival:=    0.315        0.001

              Setup:-    0.030
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.119

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.025    0.377  
  g163758/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.404  
  cpuregs_reg[10][23]/D   -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1196: VIOLATED (-0.119 ns) Setup Check with Pin decoded_imm_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.199       -0.005

              Setup:-    0.028
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.295
              Slack:=   -0.119

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.024    0.240  
  g190990/ZN              -      A1->ZN  F     AND2_X4         8  0.015   0.036    0.276  
  g190992/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.290  
  decoded_imm_reg[30]/D   -      D       R     DFF_X1          1  0.009   0.000    0.290  
#---------------------------------------------------------------------------------------
Path 1197: VIOLATED (-0.119 ns) Setup Check with Pin count_instr_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.108 (P)
            Arrival:=    0.205       -0.000

              Setup:-    0.030
      Required Time:=    0.175
       Launch Clock:=   -0.000
          Data Path:+    0.294
              Slack:=   -0.119

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                       -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN            -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  FE_OCPC870_n_19094/Z             -      A->Z    R     BUF_X2          4  0.008   0.029    0.166  
  g186904/ZN                       -      A1->ZN  R     AND2_X4         2  0.014   0.040    0.205  
  FE_OCPC2240_n_26176/ZN           -      A->ZN   F     INV_X8          2  0.015   0.017    0.222  
  FE_OCPC2242_n_26176/ZN           -      A->ZN   R     INV_X16        32  0.009   0.030    0.252  
  FE_OCPC1600_FE_OFN30_n_26176/ZN  -      A->ZN   F     INV_X8          8  0.021   0.012    0.264  
  FE_RC_530_0/ZN                   -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.294  
  count_instr_reg[10]/D            -      D       R     DFF_X1          1  0.017   0.000    0.294  
#------------------------------------------------------------------------------------------------
Path 1198: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[25][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.025
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.119

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.037    0.383  
  g186091/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.401  
  cpuregs_reg[25][21]/D   -      D       F     DFF_X1          1  0.011   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1199: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[30][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.213 (P)    0.109 (P)
            Arrival:=    0.305        0.001

              Setup:-    0.024
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.119

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g183673/ZN                      -      A1->ZN  F     NAND2_X4        2  0.010   0.019    0.332  
  FE_OCPC923_n_22807/Z            -      A->Z    F     BUF_X8         13  0.011   0.032    0.364  
  g164310/ZN                      -      A1->ZN  R     NAND2_X1        1  0.008   0.019    0.382  
  g189780/ZN                      -      A->ZN   F     OAI21_X2        1  0.013   0.017    0.399  
  cpuregs_reg[30][25]/D           -      D       F     DFF_X1          1  0.008   0.000    0.399  
#-----------------------------------------------------------------------------------------------
Path 1200: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[7][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.108 (P)
            Arrival:=    0.286       -0.000

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=   -0.000
          Data Path:+    0.375
              Slack:=   -0.119

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g199266/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.034    0.306  
  FE_OFC638_n_39009/ZN   -      A->ZN   R     INV_X8         28  0.022   0.033    0.340  
  g162940/ZN             -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.356  
  g190488/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.375  
  cpuregs_reg[7][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.375  
#--------------------------------------------------------------------------------------
Path 1201: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[29][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.119

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.021    0.373  
  g163520/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.400  
  cpuregs_reg[29][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1202: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[13][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.191 (P)    0.109 (P)
            Arrival:=    0.283        0.001

              Setup:-    0.025
      Required Time:=    0.258
       Launch Clock:=    0.001
          Data Path:+    0.376
              Slack:=   -0.119

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184845/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC1036_n_23997/ZN       -      A->ZN   F     INV_X8         34  0.019   0.023    0.342  
  g164059/ZN                   -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.359  
  g199299/ZN                   -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.376  
  cpuregs_reg[13][4]/D         -      D       F     DFF_X1          1  0.010   0.000    0.376  
#--------------------------------------------------------------------------------------------
Path 1203: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[3][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.028
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.119

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g176079/ZN              -      A1->ZN  R     NAND2_X4       12  0.020   0.042    0.361  
  g176082/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.380  
  FE_RC_1568_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.394  
  cpuregs_reg[3][8]/D     -      D       R     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1204: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[4][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.308       -0.000

              Setup:-    0.030
      Required Time:=    0.278
       Launch Clock:=   -0.000
          Data Path:+    0.397
              Slack:=   -0.119

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g176598/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.033    0.306  
  FE_OCPC942_n_15103/ZN  -      A->ZN   R     INV_X2          5  0.020   0.032    0.338  
  FE_OCPC2335_n_19737/Z  -      A->Z    R     BUF_X4          4  0.019   0.028    0.366  
  g198021/ZN             -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.379  
  g162344/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.397  
  cpuregs_reg[4][7]/D    -      D       R     DFF_X1          1  0.017   0.000    0.397  
#--------------------------------------------------------------------------------------
Path 1205: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[4][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.308       -0.000

              Setup:-    0.023
      Required Time:=    0.284
       Launch Clock:=   -0.000
          Data Path:+    0.403
              Slack:=   -0.119

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g176598/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.033    0.306  
  FE_OCPC942_n_15103/ZN  -      A->ZN   R     INV_X2          5  0.020   0.032    0.338  
  FE_OCPC2335_n_19737/Z  -      A->Z    R     BUF_X4          4  0.019   0.028    0.366  
  FE_RC_489_0/ZN         -      A1->ZN  R     OR2_X1          1  0.010   0.024    0.390  
  FE_RC_488_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.008   0.013    0.403  
  cpuregs_reg[4][10]/D   -      D       F     DFF_X1          1  0.007   0.000    0.403  
#--------------------------------------------------------------------------------------
Path 1206: VIOLATED (-0.119 ns) Setup Check with Pin cpuregs_reg[7][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.108 (P)
            Arrival:=    0.286       -0.000

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=   -0.000
          Data Path:+    0.375
              Slack:=   -0.119

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g199266/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.034    0.306  
  FE_OFC638_n_39009/ZN   -      A->ZN   R     INV_X8         28  0.022   0.034    0.340  
  g162939/ZN             -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.356  
  g190487/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.375  
  cpuregs_reg[7][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.375  
#--------------------------------------------------------------------------------------
Path 1207: VIOLATED (-0.118 ns) Setup Check with Pin cpuregs_reg[12][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.158 (P)    0.106 (P)
            Arrival:=    0.250       -0.002

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=   -0.002
          Data Path:+    0.341
              Slack:=   -0.118

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_stalu_reg/CK       -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/QN       -      CK->QN  F     DFF_X1          1  0.072   0.085    0.082  
  FE_OCPC1306_n_7865/Z       -      A->Z    F     BUF_X4          2  0.014   0.034    0.116  
  FE_OCPC1307_n_7865/ZN      -      A->ZN   R     INV_X8          7  0.009   0.025    0.141  
  FE_OCPC1315_n_7865/ZN      -      A->ZN   F     INV_X8          5  0.017   0.014    0.155  
  FE_OCPC2025_FE_RN_275_0/Z  -      A->Z    F     BUF_X2          4  0.008   0.038    0.193  
  g196284/ZN                 -      A2->ZN  R     NAND2_X2        1  0.013   0.022    0.216  
  FE_OCPC1976_n_35920/ZN     -      A->ZN   F     INV_X4          6  0.013   0.013    0.229  
  FE_OCPC1977_n_35920/ZN     -      A->ZN   R     INV_X1          2  0.007   0.023    0.252  
  g200303_dup/ZN             -      A1->ZN  F     NAND2_X2        2  0.017   0.023    0.274  
  FE_RC_3127_0/ZN            -      A2->ZN  F     AND2_X4         8  0.013   0.039    0.314  
  g188027/ZN                 -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.339  
  cpuregs_reg[12][0]/D       -      D       R     DFF_X1          1  0.017   0.000    0.339  
#------------------------------------------------------------------------------------------
Path 1208: VIOLATED (-0.118 ns) Setup Check with Pin cpuregs_reg[25][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.118

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.021    0.372  
  g193161/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.400  
  cpuregs_reg[25][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1209: VIOLATED (-0.118 ns) Setup Check with Pin decoded_imm_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.200       -0.005

              Setup:-    0.028
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.295
              Slack:=   -0.118

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.024    0.240  
  g190990/ZN              -      A1->ZN  F     AND2_X4         8  0.015   0.036    0.276  
  g190991/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.290  
  decoded_imm_reg[22]/D   -      D       R     DFF_X2          1  0.009   0.000    0.290  
#---------------------------------------------------------------------------------------
Path 1210: VIOLATED (-0.118 ns) Setup Check with Pin cpuregs_reg[22][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.030
      Required Time:=    0.266
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.118

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g196210/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.024    0.303  
  FE_OCPC2187_n_35849/ZN       -      A->ZN   R     INV_X4          2  0.014   0.021    0.324  
  FE_OCPC2190_n_35849/Z        -      A->Z    R     BUF_X4          5  0.011   0.026    0.350  
  g181873/ZN                   -      A2->ZN  F     NAND2_X1        1  0.010   0.014    0.365  
  g163826/ZN                   -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.384  
  cpuregs_reg[22][0]/D         -      D       R     DFF_X1          1  0.017   0.000    0.384  
#--------------------------------------------------------------------------------------------
Path 1211: VIOLATED (-0.118 ns) Setup Check with Pin cpuregs_reg[30][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.118

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z           -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  FE_OCPC2329_FE_DBTN7_n_21048/Z  -      A->Z    R     BUF_X4          2  0.018   0.028    0.313  
  g41/ZN                          -      A1->ZN  F     NAND2_X4        3  0.010   0.020    0.333  
  FE_OCPC1424_n_34263/Z           -      A->Z    F     BUF_X8         12  0.012   0.033    0.366  
  g186155/ZN                      -      B2->ZN  R     OAI21_X1        1  0.009   0.029    0.396  
  cpuregs_reg[30][21]/D           -      D       R     DFF_X1          1  0.016   0.000    0.396  
#-----------------------------------------------------------------------------------------------
Path 1212: VIOLATED (-0.118 ns) Setup Check with Pin cpuregs_reg[3][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.108 (P)
            Arrival:=    0.286        0.000

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=    0.000
          Data Path:+    0.374
              Slack:=   -0.118

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.042    0.319  
  FE_OFC548_n_2087/ZN               -      A->ZN   R     INV_X4          7  0.015   0.021    0.340  
  g175958/ZN                        -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.354  
  g175957/ZN                        -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.374  
  cpuregs_reg[3][6]/D               -      D       R     DFF_X1          1  0.017   0.000    0.374  
#-------------------------------------------------------------------------------------------------
Path 1213: VIOLATED (-0.118 ns) Setup Check with Pin count_cycle_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[8]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.114 (P)
            Arrival:=    0.204        0.006

              Setup:-    0.023
      Required Time:=    0.180
       Launch Clock:=    0.006
          Data Path:+    0.292
              Slack:=   -0.118

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[8]/CK                 -      CK      R     (arrival)      64  0.070       -    0.006  
  count_cycle_reg[8]/Q                  -      CK->Q   R     DFF_X1          2  0.070   0.106    0.113  
  inc_add_1428_40_g2/ZN                 -      A1->ZN  R     AND2_X2         2  0.012   0.030    0.143  
  FE_OCPC1711_inc_add_1428_40_n_1205/Z  -      A->Z    R     BUF_X1          2  0.008   0.025    0.167  
  inc_add_1428_40_g1160/ZN              -      A2->ZN  F     NAND2_X1        4  0.010   0.024    0.192  
  inc_add_1428_40_g1119/ZN              -      A1->ZN  R     NOR2_X1         1  0.015   0.026    0.218  
  inc_add_1428_40_g184869/ZN            -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.235  
  inc_add_1428_40_g994/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.273  
  g172193/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.299  
  count_cycle_reg[15]/D                 -      D       F     DFF_X1          1  0.007   0.000    0.299  
#-----------------------------------------------------------------------------------------------------
Path 1214: VIOLATED (-0.118 ns) Setup Check with Pin count_cycle_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[8]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.114 (P)
            Arrival:=    0.203        0.006

              Setup:-    0.023
      Required Time:=    0.180
       Launch Clock:=    0.006
          Data Path:+    0.292
              Slack:=   -0.118

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[8]/CK                 -      CK      R     (arrival)      64  0.070       -    0.006  
  count_cycle_reg[8]/Q                  -      CK->Q   R     DFF_X1          2  0.070   0.106    0.113  
  inc_add_1428_40_g2/ZN                 -      A1->ZN  R     AND2_X2         2  0.012   0.030    0.143  
  FE_OCPC1711_inc_add_1428_40_n_1205/Z  -      A->Z    R     BUF_X1          2  0.008   0.025    0.167  
  inc_add_1428_40_g1160/ZN              -      A2->ZN  F     NAND2_X1        4  0.010   0.024    0.192  
  inc_add_1428_40_g1107/ZN              -      A1->ZN  R     NOR2_X1         1  0.015   0.027    0.218  
  inc_add_1428_40_g184870/ZN            -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.235  
  inc_add_1428_40_g991/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.272  
  g172176/ZN                            -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.298  
  count_cycle_reg[13]/D                 -      D       F     DFF_X1          1  0.007   0.000    0.298  
#-----------------------------------------------------------------------------------------------------
Path 1215: VIOLATED (-0.118 ns) Setup Check with Pin cpuregs_reg[6][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.028
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.392
              Slack:=   -0.118

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g176079/ZN              -      A1->ZN  R     NAND2_X4       12  0.020   0.042    0.361  
  g195989/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.379  
  FE_RC_1542_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.393  
  cpuregs_reg[6][8]/D     -      D       R     DFF_X1          1  0.009   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1216: VIOLATED (-0.118 ns) Setup Check with Pin cpuregs_reg[26][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.025
      Required Time:=    0.283
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.118

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.037    0.384  
  g194099/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.401  
  cpuregs_reg[26][21]/D   -      D       F     DFF_X1          1  0.010   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1217: VIOLATED (-0.118 ns) Setup Check with Pin cpuregs_reg[29][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.118

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106/ZN              -      A1->ZN  R     NAND2_X4        2  0.022   0.034    0.358  
  g168833/ZN              -      A->ZN   F     INV_X8         11  0.021   0.014    0.372  
  g163522/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.397  
  cpuregs_reg[29][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1218: VIOLATED (-0.118 ns) Setup Check with Pin cpuregs_reg[29][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.025
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.118

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.037    0.384  
  g183489/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.016    0.400  
  cpuregs_reg[29][21]/D   -      D       F     DFF_X1          1  0.010   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1219: VIOLATED (-0.118 ns) Setup Check with Pin latched_rd_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.108 (P)
            Arrival:=    0.191       -0.000

              Setup:-    0.033
      Required Time:=    0.158
       Launch Clock:=   -0.000
          Data Path:+    0.276
              Slack:=   -0.118

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   F     DFF_X1          1  0.073   0.100    0.100  
  g180335/ZN              -      A1->ZN  R     NAND2_X2        1  0.008   0.018    0.117  
  FE_OCPC869_n_19094/ZN   -      A->ZN   F     INV_X4          2  0.014   0.010    0.127  
  FE_OCPC870_n_19094/Z    -      A->Z    F     BUF_X2          4  0.005   0.029    0.156  
  FE_OCPC2200_n_19094/Z   -      A->Z    F     BUF_X2          2  0.008   0.031    0.186  
  FE_OCPC2202_n_19094/ZN  -      A->ZN   R     INV_X4         12  0.008   0.041    0.227  
  g169097/ZN              -      A1->ZN  F     NAND2_X4        5  0.032   0.019    0.246  
  g189357/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.029    0.276  
  latched_rd_reg[3]/D     -      D       R     DFF_X1          1  0.031   0.000    0.276  
#---------------------------------------------------------------------------------------
Path 1220: VIOLATED (-0.118 ns) Setup Check with Pin count_instr_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.108 (P)
            Arrival:=    0.204       -0.000

              Setup:-    0.033
      Required Time:=    0.172
       Launch Clock:=   -0.000
          Data Path:+    0.290
              Slack:=   -0.118

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                       -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN            -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  FE_OCPC870_n_19094/Z             -      A->Z    R     BUF_X2          4  0.008   0.029    0.166  
  g186904/ZN                       -      A1->ZN  R     AND2_X4         2  0.014   0.040    0.205  
  FE_OCPC2240_n_26176/ZN           -      A->ZN   F     INV_X8          2  0.015   0.017    0.222  
  FE_OCPC2242_n_26176/ZN           -      A->ZN   R     INV_X16        32  0.009   0.031    0.253  
  FE_OCPC1599_FE_OFN30_n_26176/ZN  -      A->ZN   F     INV_X8          7  0.021   0.012    0.265  
  g182311/ZN                       -      A1->ZN  R     OAI22_X1        1  0.007   0.025    0.290  
  count_instr_reg[4]/D             -      D       R     DFF_X1          1  0.028   0.000    0.290  
#------------------------------------------------------------------------------------------------
Path 1221: VIOLATED (-0.118 ns) Setup Check with Pin cpuregs_reg[30][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.215 (P)    0.109 (P)
            Arrival:=    0.307        0.001

              Setup:-    0.029
      Required Time:=    0.277
       Launch Clock:=    0.001
          Data Path:+    0.394
              Slack:=   -0.118

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.279  
  g48/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.299  
  g194456/ZN              -      A2->ZN  F     NAND3_X2        1  0.013   0.026    0.325  
  g169124/ZN              -      A1->ZN  R     NAND2_X4        2  0.014   0.027    0.352  
  FE_OCPC2238_n_2047/ZN   -      A->ZN   F     INV_X8         25  0.018   0.019    0.371  
  FE_RC_1368_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.014   0.024    0.395  
  cpuregs_reg[30][23]/D   -      D       R     DFF_X1          1  0.014   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 1222: VIOLATED (-0.118 ns) Setup Check with Pin cpuregs_reg[19][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.208 (P)    0.108 (P)
            Arrival:=    0.300        0.000

              Setup:-    0.023
      Required Time:=    0.276
       Launch Clock:=    0.000
          Data Path:+    0.394
              Slack:=   -0.118

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  add_1312_30_g7079/ZN              -      A2->ZN  F     NAND2_X1        2  0.020   0.024    0.203  
  FE_RC_1381_0/ZN                   -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.232  
  FE_RC_2985_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.015   0.021    0.253  
  add_1312_30_g7008/ZN              -      A->ZN   F     XNOR2_X2        1  0.012   0.038    0.291  
  g181459/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.034    0.325  
  g181458/ZN                        -      A1->ZN  F     NAND2_X4       12  0.025   0.035    0.360  
  g181465/ZN                        -      A1->ZN  R     NAND2_X1        1  0.022   0.021    0.381  
  FE_RC_387_0/ZN                    -      A2->ZN  F     NAND2_X1        1  0.011   0.013    0.394  
  cpuregs_reg[19][19]/D             -      D       F     DFF_X1          1  0.006   0.000    0.394  
#-------------------------------------------------------------------------------------------------
Path 1223: VIOLATED (-0.118 ns) Setup Check with Pin mem_wdata_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.075
      Required Time:=    0.120
       Launch Clock:=    0.001
          Data Path:+    0.237
              Slack:=   -0.118

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN  -      CK->QN  F     DFF_X1          1  0.073   0.085    0.086  
  FE_OCPC1991_n_7871/Z    -      A->Z    F     BUF_X4          4  0.014   0.031    0.116  
  FE_RC_1769_0/ZN         -      A1->ZN  F     AND2_X4         4  0.007   0.030    0.146  
  FE_OFC193_n_34156/Z     -      A->Z    F     BUF_X2          8  0.007   0.039    0.185  
  g84178__1840/ZN         -      A1->ZN  R     NAND2_X2        2  0.014   0.021    0.206  
  g83888__7675/ZN         -      A3->ZN  F     NAND3_X2        2  0.012   0.032    0.238  
  mem_wdata_reg[31]/D     -      D       F     SDFFR_X2        2  0.019   0.000    0.238  
#---------------------------------------------------------------------------------------
Path 1224: VIOLATED (-0.117 ns) Setup Check with Pin cpuregs_reg[31][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.117

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106/ZN              -      A1->ZN  R     NAND2_X4        2  0.022   0.034    0.358  
  g168833/ZN              -      A->ZN   F     INV_X8         11  0.021   0.015    0.373  
  g193172/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.398  
  cpuregs_reg[31][25]/D   -      D       R     DFF_X1          1  0.018   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1225: VIOLATED (-0.117 ns) Setup Check with Pin cpuregs_reg[23][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.117

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106/ZN              -      A1->ZN  R     NAND2_X4        2  0.022   0.034    0.358  
  g168833/ZN              -      A->ZN   F     INV_X8         11  0.021   0.014    0.372  
  g183822/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.396  
  cpuregs_reg[23][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1226: VIOLATED (-0.117 ns) Setup Check with Pin cpuregs_reg[5][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.099 (P)
            Arrival:=    0.314       -0.009

              Setup:-    0.028
      Required Time:=    0.286
       Launch Clock:=   -0.009
          Data Path:+    0.412
              Slack:=   -0.117

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK    -      CK      R     (arrival)      58  0.067       -   -0.009  
  latched_rd_reg[3]/QN    -      CK->QN  R     DFF_X1          3  0.067   0.093    0.084  
  FE_RC_1335_0/ZN         -      A->ZN   F     INV_X1          1  0.020   0.009    0.093  
  FE_RC_1334_0/ZN         -      A2->ZN  R     NOR3_X1         1  0.007   0.044    0.137  
  g188862/ZN              -      A2->ZN  F     NAND2_X1        2  0.027   0.026    0.162  
  FE_RC_249_0/ZN          -      A3->ZN  R     NAND3_X1        1  0.013   0.027    0.189  
  g193848/ZN              -      A->ZN   F     INV_X2          2  0.016   0.015    0.204  
  g184841/ZN              -      A1->ZN  R     NAND2_X4        1  0.008   0.026    0.230  
  FE_RC_2984_0/ZN         -      A->ZN   F     INV_X16        14  0.020   0.017    0.247  
  g197697/ZN              -      A1->ZN  R     NAND2_X4        3  0.010   0.021    0.269  
  FE_OCPC1919_n_37387/Z   -      A->Z    R     BUF_X8          8  0.014   0.034    0.303  
  FE_OCPC1926_n_37387/ZN  -      A->ZN   F     INV_X4          4  0.017   0.011    0.314  
  FE_OCPC2215_n_37387/Z   -      A->Z    F     BUF_X2          1  0.006   0.032    0.345  
  FE_RC_1482_0/ZN         -      A1->ZN  F     OR2_X1          1  0.009   0.044    0.389  
  FE_RC_1481_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.403  
  cpuregs_reg[5][20]/D    -      D       R     DFF_X1          1  0.009   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1227: VIOLATED (-0.117 ns) Setup Check with Pin cpuregs_reg[1][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.025
      Required Time:=    0.288
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.117

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  g178765/ZN              -      A->ZN   R     INV_X1          1  0.009   0.013    0.289  
  g178764/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.304  
  FE_RC_3106_0/ZN         -      A2->ZN  R     NAND3_X2        2  0.010   0.030    0.335  
  g169106_dup/ZN          -      A1->ZN  F     NAND2_X4        6  0.022   0.032    0.367  
  g168833_dup/ZN          -      A->ZN   R     INV_X8         14  0.020   0.025    0.393  
  g163112/ZN              -      B1->ZN  F     OAI21_X2        1  0.014   0.013    0.406  
  cpuregs_reg[1][25]/D    -      D       F     DFF_X1          1  0.011   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 1228: VIOLATED (-0.117 ns) Setup Check with Pin count_cycle_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.134 (P)    0.135 (P)
            Arrival:=    0.226        0.027

              Setup:-    0.024
      Required Time:=    0.202
       Launch Clock:=    0.027
          Data Path:+    0.292
              Slack:=   -0.117

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[21]/CK             -      CK      R     (arrival)      65  0.068       -    0.027  
  count_cycle_reg[21]/Q              -      CK->Q   R     DFF_X1          3  0.068   0.112    0.140  
  inc_add_1428_40_g197527/ZN         -      A2->ZN  F     NAND2_X2        3  0.018   0.020    0.159  
  FE_RC_3001_0/ZN                    -      A2->ZN  R     NOR2_X2         1  0.010   0.028    0.188  
  FE_RC_3000_0/ZN                    -      A1->ZN  F     NAND2_X2        2  0.015   0.021    0.208  
  FE_OFC158_inc_add_1428_40_n_909/Z  -      A->Z    F     BUF_X2          8  0.011   0.035    0.243  
  inc_add_1428_40_g1072/ZN           -      A1->ZN  R     NOR2_X1         1  0.010   0.024    0.268  
  inc_add_1428_40_g1032/ZN           -      A2->ZN  F     NAND2_X1        2  0.016   0.019    0.286  
  FE_RC_1705_0/ZN                    -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.301  
  FE_RC_1704_0/ZN                    -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.319  
  count_cycle_reg[25]/D              -      D       F     DFF_X1          1  0.009   0.000    0.319  
#--------------------------------------------------------------------------------------------------
Path 1229: VIOLATED (-0.117 ns) Setup Check with Pin cpuregs_reg[28][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.025
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.117

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.038    0.385  
  g186175/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.018    0.402  
  cpuregs_reg[28][21]/D   -      D       F     DFF_X1          1  0.012   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1230: VIOLATED (-0.117 ns) Setup Check with Pin cpuregs_reg[4][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.108 (P)
            Arrival:=    0.286        0.000

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=    0.000
          Data Path:+    0.373
              Slack:=   -0.117

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.042    0.319  
  FE_OFC548_n_2087/ZN               -      A->ZN   R     INV_X4          7  0.015   0.021    0.340  
  g162830/ZN                        -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.354  
  g162347/ZN                        -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.373  
  cpuregs_reg[4][6]/D               -      D       R     DFF_X1          1  0.017   0.000    0.373  
#-------------------------------------------------------------------------------------------------
Path 1231: VIOLATED (-0.117 ns) Setup Check with Pin cpuregs_reg[24][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.025
      Required Time:=    0.270
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.117

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g198245/ZN                   -      A1->ZN  F     NAND2_X4        4  0.014   0.021    0.310  
  FE_OCPC2196_n_37995/ZN       -      A->ZN   R     INV_X4          8  0.012   0.025    0.335  
  FE_OCPC2199_n_37995/Z        -      A->Z    R     BUF_X4         10  0.016   0.037    0.372  
  g163361/ZN                   -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.387  
  cpuregs_reg[24][14]/D        -      D       F     DFF_X1          1  0.009   0.000    0.387  
#--------------------------------------------------------------------------------------------
Path 1232: VIOLATED (-0.117 ns) Setup Check with Pin cpuregs_reg[2][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.108 (P)
            Arrival:=    0.286        0.000

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=    0.000
          Data Path:+    0.373
              Slack:=   -0.117

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.042    0.319  
  FE_OFC548_n_2087/ZN               -      A->ZN   R     INV_X4          7  0.015   0.021    0.340  
  g162799/ZN                        -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.354  
  g162377/ZN                        -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.373  
  cpuregs_reg[2][6]/D               -      D       R     DFF_X1          1  0.017   0.000    0.373  
#-------------------------------------------------------------------------------------------------
Path 1233: VIOLATED (-0.117 ns) Setup Check with Pin mem_wdata_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.055
      Required Time:=    0.141
       Launch Clock:=    0.001
          Data Path:+    0.257
              Slack:=   -0.117

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[1]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.119    0.120  
  FE_RC_1769_0/ZN         -      A2->ZN  R     AND2_X4         4  0.023   0.039    0.159  
  FE_OFC193_n_34156/Z     -      A->Z    R     BUF_X2          8  0.012   0.047    0.206  
  g84178__1840/ZN         -      A1->ZN  F     NAND2_X2        2  0.029   0.021    0.227  
  g84046__5019/ZN         -      A1->ZN  R     NAND2_X1        2  0.012   0.031    0.258  
  mem_wdata_reg[15]/D     -      D       R     SDFFS_X1        2  0.022   0.000    0.258  
#---------------------------------------------------------------------------------------
Path 1234: VIOLATED (-0.117 ns) Setup Check with Pin cpuregs_reg[24][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.025
      Required Time:=    0.270
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.117

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.022    0.288  
  g198245/ZN                   -      A1->ZN  F     NAND2_X4        4  0.014   0.021    0.310  
  FE_OCPC2196_n_37995/ZN       -      A->ZN   R     INV_X4          8  0.012   0.025    0.335  
  FE_OCPC2199_n_37995/Z        -      A->Z    R     BUF_X4         10  0.016   0.037    0.372  
  g163358/ZN                   -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.387  
  cpuregs_reg[24][11]/D        -      D       F     DFF_X1          1  0.009   0.000    0.387  
#--------------------------------------------------------------------------------------------
Path 1235: VIOLATED (-0.117 ns) Setup Check with Pin cpuregs_reg[2][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.110 (P)
            Arrival:=    0.286        0.002

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=    0.002
          Data Path:+    0.371
              Slack:=   -0.117

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK         -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q          -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z   -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN   -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  add_1312_30_g7051/ZN     -      A->ZN   F     INV_X2          3  0.012   0.012    0.182  
  add_1312_30_g7041/ZN     -      A1->ZN  R     NOR2_X2         1  0.006   0.020    0.202  
  add_1312_30_g7183/Z      -      B->Z    R     XOR2_X1         1  0.014   0.047    0.249  
  g183006/ZN               -      A1->ZN  F     NAND2_X1        2  0.023   0.030    0.279  
  g183005_dup/ZN           -      A1->ZN  F     AND2_X4         9  0.017   0.042    0.321  
  FE_OCPC2248_FE_RN_54/ZN  -      A->ZN   R     INV_X4          7  0.013   0.020    0.340  
  g162798/ZN               -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.354  
  g162378/ZN               -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.373  
  cpuregs_reg[2][5]/D      -      D       R     DFF_X1          1  0.017   0.000    0.373  
#----------------------------------------------------------------------------------------
Path 1236: VIOLATED (-0.117 ns) Setup Check with Pin cpuregs_reg[13][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.109 (P)
            Arrival:=    0.285        0.001

              Setup:-    0.025
      Required Time:=    0.260
       Launch Clock:=    0.001
          Data Path:+    0.376
              Slack:=   -0.117

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184845/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC1037_n_23997/ZN       -      A->ZN   F     INV_X8         30  0.019   0.025    0.344  
  g164060/ZN                   -      A1->ZN  R     NAND2_X2        1  0.014   0.015    0.360  
  g183009/ZN                   -      A->ZN   F     OAI21_X1        1  0.008   0.017    0.376  
  cpuregs_reg[13][5]/D         -      D       F     DFF_X1          1  0.011   0.000    0.376  
#--------------------------------------------------------------------------------------------
Path 1237: VIOLATED (-0.117 ns) Setup Check with Pin cpuregs_reg[4][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.108 (P)
            Arrival:=    0.286       -0.000

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=   -0.000
          Data Path:+    0.373
              Slack:=   -0.117

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g176598/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.033    0.306  
  FE_OCPC942_n_15103/ZN  -      A->ZN   R     INV_X2          5  0.020   0.032    0.338  
  g162828/ZN             -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.354  
  g162348/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.373  
  cpuregs_reg[4][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.373  
#--------------------------------------------------------------------------------------
Path 1238: VIOLATED (-0.116 ns) Setup Check with Pin count_cycle_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.105 (P)
            Arrival:=    0.203       -0.003

              Setup:-    0.028
      Required Time:=    0.175
       Launch Clock:=   -0.003
          Data Path:+    0.294
              Slack:=   -0.116

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[6]/CK       -      CK      R     (arrival)      58  0.068       -   -0.003  
  count_cycle_reg[6]/Q        -      CK->Q   R     DFF_X1          5  0.068   0.117    0.115  
  inc_add_1428_40_g184858/ZN  -      A1->ZN  R     AND2_X1         1  0.023   0.041    0.156  
  g184863/ZN                  -      A3->ZN  R     AND4_X4         8  0.013   0.060    0.216  
  inc_add_1428_40_g184866/ZN  -      A1->ZN  F     NAND2_X1        2  0.016   0.019    0.236  
  FE_RC_540_0/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.262  
  g169811/ZN                  -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.278  
  g169649/ZN                  -      A->ZN   R     INV_X1          1  0.013   0.014    0.291  
  count_cycle_reg[12]/D       -      D       R     DFF_X1          1  0.007   0.000    0.291  
#-------------------------------------------------------------------------------------------
Path 1239: VIOLATED (-0.116 ns) Setup Check with Pin cpuregs_reg[24][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.027
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.038    0.384  
  g186196/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.401  
  cpuregs_reg[24][21]/D   -      D       F     DFF_X1          1  0.014   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1240: VIOLATED (-0.116 ns) Setup Check with Pin decoded_imm_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.029
      Required Time:=    0.174
       Launch Clock:=   -0.005
          Data Path:+    0.295
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.023    0.240  
  FE_OCPC1698_n_30330/Z   -      A->Z    F     BUF_X2          5  0.015   0.034    0.273  
  g165840/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.017    0.290  
  decoded_imm_reg[18]/D   -      D       R     DFF_X1          1  0.010   0.000    0.290  
#---------------------------------------------------------------------------------------
Path 1241: VIOLATED (-0.116 ns) Setup Check with Pin decoded_imm_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.029
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.294
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.023    0.240  
  FE_OCPC1698_n_30330/Z   -      A->Z    F     BUF_X2          5  0.015   0.034    0.273  
  g165841/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.016    0.290  
  decoded_imm_reg[19]/D   -      D       R     DFF_X1          1  0.012   0.000    0.290  
#---------------------------------------------------------------------------------------
Path 1242: VIOLATED (-0.116 ns) Setup Check with Pin latched_rd_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.096 (P)    0.108 (P)
            Arrival:=    0.188       -0.000

              Setup:-    0.032
      Required Time:=    0.156
       Launch Clock:=   -0.000
          Data Path:+    0.273
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   F     DFF_X1          1  0.073   0.100    0.100  
  g180335/ZN              -      A1->ZN  R     NAND2_X2        1  0.008   0.018    0.117  
  FE_OCPC869_n_19094/ZN   -      A->ZN   F     INV_X4          2  0.014   0.010    0.127  
  FE_OCPC870_n_19094/Z    -      A->Z    F     BUF_X2          4  0.005   0.029    0.156  
  FE_OCPC2200_n_19094/Z   -      A->Z    F     BUF_X2          2  0.008   0.031    0.186  
  FE_OCPC2202_n_19094/ZN  -      A->ZN   R     INV_X4         12  0.008   0.041    0.227  
  g169097/ZN              -      A1->ZN  F     NAND2_X4        5  0.032   0.019    0.246  
  g185669/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.026    0.272  
  latched_rd_reg[2]/D     -      D       R     DFF_X1          1  0.028   0.000    0.272  
#---------------------------------------------------------------------------------------
Path 1243: VIOLATED (-0.116 ns) Setup Check with Pin cpuregs_reg[15][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.108 (P)
            Arrival:=    0.286        0.000

              Setup:-    0.029
      Required Time:=    0.256
       Launch Clock:=    0.000
          Data Path:+    0.373
              Slack:=   -0.116

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.042    0.319  
  FE_OFC547_n_2087/Z                -      A->Z    F     BUF_X4          8  0.015   0.033    0.352  
  g163653/ZN                        -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.373  
  cpuregs_reg[15][6]/D              -      D       R     DFF_X1          1  0.014   0.000    0.373  
#-------------------------------------------------------------------------------------------------
Path 1244: VIOLATED (-0.116 ns) Setup Check with Pin cpuregs_reg[21][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.026
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.038    0.385  
  g163278/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.402  
  cpuregs_reg[21][21]/D   -      D       F     DFF_X1          1  0.012   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1245: VIOLATED (-0.116 ns) Setup Check with Pin cpuregs_reg[19][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.025
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.038    0.385  
  g163218/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.402  
  cpuregs_reg[19][21]/D   -      D       F     DFF_X1          1  0.011   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1246: VIOLATED (-0.116 ns) Setup Check with Pin cpuregs_reg[20][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.030
      Required Time:=    0.283
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840_dup/ZN          -      A->ZN   F     INV_X8         12  0.023   0.021    0.374  
  FE_RC_274_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.399  
  cpuregs_reg[20][27]/D   -      D       R     DFF_X1          1  0.016   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1247: VIOLATED (-0.116 ns) Setup Check with Pin cpuregs_reg[3][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.028
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.315  
  g176143/ZN              -      A1->ZN  R     NAND2_X4        5  0.017   0.024    0.339  
  FE_OCPC1935_n_14503/Z   -      A->Z    R     BUF_X4          2  0.016   0.031    0.370  
  g176146/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.384  
  FE_RC_468_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.397  
  cpuregs_reg[3][13]/D    -      D       R     DFF_X1          1  0.009   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1248: VIOLATED (-0.116 ns) Setup Check with Pin cpuregs_reg[20][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106/ZN              -      A1->ZN  R     NAND2_X4        2  0.022   0.034    0.358  
  g168833/ZN              -      A->ZN   F     INV_X8         11  0.021   0.014    0.372  
  FE_RC_1282_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.397  
  cpuregs_reg[20][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1249: VIOLATED (-0.116 ns) Setup Check with Pin count_instr_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.108 (P)
            Arrival:=    0.205       -0.000

              Setup:-    0.033
      Required Time:=    0.172
       Launch Clock:=   -0.000
          Data Path:+    0.289
              Slack:=   -0.116

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                       -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN            -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  FE_OCPC870_n_19094/Z             -      A->Z    R     BUF_X2          4  0.008   0.029    0.166  
  g186904/ZN                       -      A1->ZN  R     AND2_X4         2  0.014   0.040    0.205  
  FE_OCPC2240_n_26176/ZN           -      A->ZN   F     INV_X8          2  0.015   0.017    0.222  
  FE_OCPC2242_n_26176/ZN           -      A->ZN   R     INV_X16        32  0.009   0.030    0.252  
  FE_OCPC1600_FE_OFN30_n_26176/ZN  -      A->ZN   F     INV_X8          8  0.021   0.012    0.264  
  g182314/ZN                       -      A1->ZN  R     OAI22_X1        1  0.007   0.024    0.288  
  count_instr_reg[1]/D             -      D       R     DFF_X1          1  0.028   0.000    0.288  
#------------------------------------------------------------------------------------------------
Path 1250: VIOLATED (-0.116 ns) Setup Check with Pin decoded_imm_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.029
      Required Time:=    0.174
       Launch Clock:=   -0.005
          Data Path:+    0.294
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.023    0.240  
  FE_OCPC1698_n_30330/Z   -      A->Z    F     BUF_X2          5  0.015   0.034    0.273  
  g165839/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.290  
  decoded_imm_reg[17]/D   -      D       R     DFF_X1          1  0.009   0.000    0.290  
#---------------------------------------------------------------------------------------
Path 1251: VIOLATED (-0.116 ns) Setup Check with Pin cpuregs_reg[24][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_3107_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.293  
  FE_RC_3106_0/ZN         -      A1->ZN  F     NAND3_X2        2  0.009   0.031    0.324  
  g169106/ZN              -      A1->ZN  R     NAND2_X4        2  0.022   0.034    0.358  
  g168833/ZN              -      A->ZN   F     INV_X8         11  0.021   0.014    0.372  
  g186195/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.397  
  cpuregs_reg[24][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1252: VIOLATED (-0.116 ns) Setup Check with Pin alu_out_q_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) is_lui_auipc_jal_jalr_addi_add_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.005
          Data Path:+    0.294
              Slack:=   -0.116

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  is_lui_auipc_jal_jalr_addi_add_sub_reg/CK         -      CK      R     (arrival)      72  0.073       -   -0.005  
  is_lui_auipc_jal_jalr_addi_add_sub_reg/Q          -      CK->Q   R     DFF_X1          2  0.073   0.117    0.112  
  FE_OCPC1612_is_lui_auipc_jal_jalr_addi_add_sub/Z  -      A->Z    R     BUF_X2          2  0.022   0.031    0.143  
  g83719__183148/ZN                                 -      A2->ZN  F     NAND2_X4        8  0.012   0.030    0.173  
  FE_OCPC1996_n_12095/ZN                            -      A->ZN   R     INV_X4          7  0.019   0.027    0.200  
  FE_OCPC2001_n_12095/Z                             -      A->Z    R     BUF_X2          4  0.015   0.030    0.230  
  g83660__6877/ZN                                   -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.244  
  g83610__2683/ZN                                   -      A1->ZN  R     NAND3_X1        1  0.007   0.015    0.259  
  g83533__1786/ZN                                   -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.273  
  g83473__1840/ZN                                   -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.288  
  alu_out_q_reg[1]/D                                -      D       R     DFF_X1          1  0.011   0.000    0.288  
#-----------------------------------------------------------------------------------------------------------------
Path 1253: VIOLATED (-0.116 ns) Setup Check with Pin cpuregs_reg[14][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.191 (P)    0.108 (P)
            Arrival:=    0.283       -0.000

              Setup:-    0.029
      Required Time:=    0.254
       Launch Clock:=   -0.000
          Data Path:+    0.370
              Slack:=   -0.116

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  FE_RC_1360_0/ZN        -      A2->ZN  F     NAND2_X4        4  0.015   0.028    0.301  
  FE_OCPC931_n_36937/ZN  -      A->ZN   R     INV_X4          2  0.015   0.022    0.323  
  FE_OCPC936_n_36937/ZN  -      A->ZN   F     INV_X8         22  0.012   0.023    0.346  
  g163835/ZN             -      B1->ZN  R     OAI21_X2        1  0.014   0.024    0.370  
  cpuregs_reg[14][0]/D   -      D       R     DFF_X1          1  0.014   0.000    0.370  
#--------------------------------------------------------------------------------------
Path 1254: VIOLATED (-0.116 ns) Setup Check with Pin cpuregs_reg[17][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.025
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.038    0.385  
  FE_RC_1317_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.402  
  cpuregs_reg[17][21]/D   -      D       F     DFF_X1          1  0.010   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1255: VIOLATED (-0.116 ns) Setup Check with Pin decoded_imm_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.031
      Required Time:=    0.170
       Launch Clock:=   -0.005
          Data Path:+    0.290
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1630_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.014   0.025    0.217  
  FE_OCPC1610_n_2097/ZN   -      A->ZN   F     INV_X4          3  0.016   0.015    0.232  
  g176578_dup/ZN          -      A1->ZN  R     NAND2_X4        2  0.008   0.013    0.245  
  g184645/ZN              -      A->ZN   F     INV_X1          2  0.009   0.012    0.257  
  g195493/ZN              -      B1->ZN  R     OAI21_X2        1  0.007   0.029    0.286  
  decoded_imm_reg[9]/D    -      D       R     DFF_X1          1  0.021   0.000    0.286  
#---------------------------------------------------------------------------------------
Path 1256: VIOLATED (-0.115 ns) Setup Check with Pin cpuregs_reg[7][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.223 (P)    0.109 (P)
            Arrival:=    0.315        0.001

              Setup:-    0.023
      Required Time:=    0.291
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.115

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.281  
  FE_RC_232_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.301  
  FE_RC_231_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.019    0.320  
  g190426/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.027    0.347  
  g169119_dup/ZN          -      A1->ZN  F     NAND2_X4        7  0.020   0.029    0.376  
  g162960/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.395  
  FE_RC_399_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.407  
  cpuregs_reg[7][26]/D    -      D       F     DFF_X1          1  0.006   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 1257: VIOLATED (-0.115 ns) Setup Check with Pin cpuregs_reg[1][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.395
              Slack:=   -0.115

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.260  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  FE_RC_253_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.302  
  g190425/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.020    0.322  
  g169113_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.011   0.031    0.353  
  g168840_dup/ZN          -      A->ZN   F     INV_X8         12  0.023   0.017    0.370  
  g163121/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.396  
  cpuregs_reg[1][27]/D    -      D       R     DFF_X1          1  0.017   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1258: VIOLATED (-0.115 ns) Setup Check with Pin cpuregs_reg[20][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.030
      Required Time:=    0.265
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.115

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g12/ZN                       -      A1->ZN  F     NAND2_X4        3  0.011   0.023    0.310  
  FE_OCPC1879_n_32748/ZN       -      A->ZN   R     INV_X2          6  0.014   0.035    0.345  
  g181531/ZN                   -      A2->ZN  F     NAND2_X1        1  0.024   0.016    0.361  
  g163238/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.380  
  cpuregs_reg[20][11]/D        -      D       R     DFF_X1          1  0.016   0.000    0.380  
#--------------------------------------------------------------------------------------------
Path 1259: VIOLATED (-0.115 ns) Setup Check with Pin instr_sw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.033
      Required Time:=    0.163
       Launch Clock:=   -0.005
          Data Path:+    0.283
              Slack:=   -0.115

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.025    0.167  
  FE_OCPC1989_n_33150/Z   -      A->Z    R     BUF_X4          4  0.014   0.031    0.197  
  g193709/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.017    0.215  
  FE_OCPC1249_n_33172/ZN  -      A->ZN   R     INV_X2          3  0.010   0.022    0.237  
  FE_OCPC1250_n_33172/ZN  -      A->ZN   F     INV_X1          3  0.014   0.017    0.253  
  g183402/ZN              -      A1->ZN  R     OAI22_X1        1  0.009   0.025    0.278  
  instr_sw_reg/D          -      D       R     DFF_X1          1  0.028   0.000    0.278  
#---------------------------------------------------------------------------------------
Path 1260: VIOLATED (-0.115 ns) Setup Check with Pin cpuregs_reg[10][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.209 (P)    0.109 (P)
            Arrival:=    0.301        0.001

              Setup:-    0.030
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.115

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.028    0.344  
  g199348/ZN              -      A->ZN   F     INV_X4          8  0.019   0.016    0.360  
  g163750/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.386  
  cpuregs_reg[10][15]/D   -      D       R     DFF_X1          1  0.018   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1261: VIOLATED (-0.115 ns) Setup Check with Pin reg_pc_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.109 (P)
            Arrival:=    0.200        0.001

              Setup:-    0.030
      Required Time:=    0.170
       Launch Clock:=    0.001
          Data Path:+    0.284
              Slack:=   -0.115

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q     -      CK->Q   F     DFF_X1          2  0.072   0.107    0.108  
  FE_RC_609_0/ZN          -      A1->ZN  R     NAND2_X4        4  0.012   0.038    0.146  
  FE_OFC31_n_13860/Z      -      A->Z    R     BUF_X16        15  0.029   0.039    0.185  
  g84149__174736/ZN       -      A1->ZN  F     NAND2_X4        3  0.016   0.018    0.202  
  FE_OCPC1555_n_12910/Z   -      A->Z    F     BUF_X1          1  0.010   0.027    0.229  
  FE_RC_3134_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.005   0.021    0.250  
  FE_OCPC1709_n_11270/ZN  -      A->ZN   F     INV_X2          1  0.014   0.014    0.264  
  FE_RC_1836_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.007   0.021    0.285  
  reg_pc_reg[14]/D        -      D       R     DFF_X1          1  0.014   0.000    0.285  
#---------------------------------------------------------------------------------------
Path 1262: VIOLATED (-0.115 ns) Setup Check with Pin instr_sb_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sb_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.033
      Required Time:=    0.163
       Launch Clock:=   -0.005
          Data Path:+    0.283
              Slack:=   -0.115

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.025    0.167  
  FE_OCPC1989_n_33150/Z   -      A->Z    R     BUF_X4          4  0.014   0.031    0.197  
  g193709/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.017    0.215  
  FE_OCPC1249_n_33172/ZN  -      A->ZN   R     INV_X2          3  0.010   0.022    0.237  
  FE_OCPC1250_n_33172/ZN  -      A->ZN   F     INV_X1          3  0.014   0.017    0.253  
  g183406/ZN              -      A1->ZN  R     OAI22_X1        1  0.009   0.025    0.278  
  instr_sb_reg/D          -      D       R     DFF_X1          1  0.028   0.000    0.278  
#---------------------------------------------------------------------------------------
Path 1263: VIOLATED (-0.115 ns) Setup Check with Pin cpuregs_reg[7][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.028
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.392
              Slack:=   -0.115

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179687/Z   -      B->Z    R     XOR2_X1         1  0.013   0.055    0.285  
  g176080/ZN              -      A1->ZN  F     NAND2_X2        2  0.031   0.035    0.320  
  g176079/ZN              -      A1->ZN  R     NAND2_X4       12  0.020   0.042    0.362  
  g176090/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.379  
  FE_RC_1465_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.393  
  cpuregs_reg[7][8]/D     -      D       R     DFF_X1          1  0.009   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1264: VIOLATED (-0.115 ns) Setup Check with Pin instr_sh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.030
      Required Time:=    0.163
       Launch Clock:=   -0.005
          Data Path:+    0.282
              Slack:=   -0.115

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.025    0.167  
  FE_OCPC1989_n_33150/Z   -      A->Z    R     BUF_X4          4  0.014   0.031    0.197  
  g193709/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.017    0.215  
  FE_OCPC1249_n_33172/ZN  -      A->ZN   R     INV_X2          3  0.010   0.022    0.237  
  FE_OCPC1250_n_33172/ZN  -      A->ZN   F     INV_X1          3  0.014   0.017    0.253  
  g168400/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.278  
  instr_sh_reg/D          -      D       R     DFF_X1          1  0.017   0.000    0.278  
#---------------------------------------------------------------------------------------
Path 1265: VIOLATED (-0.115 ns) Setup Check with Pin cpuregs_reg[20][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.025
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.115

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.038    0.385  
  FE_RC_1439_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.025   0.018    0.402  
  cpuregs_reg[20][21]/D   -      D       F     DFF_X1          1  0.011   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1266: VIOLATED (-0.115 ns) Setup Check with Pin latched_rd_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.108 (P)
            Arrival:=    0.191       -0.000

              Setup:-    0.032
      Required Time:=    0.158
       Launch Clock:=   -0.000
          Data Path:+    0.273
              Slack:=   -0.115

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   F     DFF_X1          1  0.073   0.100    0.100  
  g180335/ZN              -      A1->ZN  R     NAND2_X2        1  0.008   0.018    0.117  
  FE_OCPC869_n_19094/ZN   -      A->ZN   F     INV_X4          2  0.014   0.010    0.127  
  FE_OCPC870_n_19094/Z    -      A->Z    F     BUF_X2          4  0.005   0.029    0.156  
  FE_OCPC2200_n_19094/Z   -      A->Z    F     BUF_X2          2  0.008   0.031    0.186  
  FE_OCPC2202_n_19094/ZN  -      A->ZN   R     INV_X4         12  0.008   0.041    0.227  
  g169097/ZN              -      A1->ZN  F     NAND2_X4        5  0.032   0.019    0.246  
  g167100/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.027    0.273  
  latched_rd_reg[4]/D     -      D       R     DFF_X1          1  0.028   0.000    0.273  
#---------------------------------------------------------------------------------------
Path 1267: VIOLATED (-0.114 ns) Setup Check with Pin decoded_imm_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.199       -0.005

              Setup:-    0.031
      Required Time:=    0.169
       Launch Clock:=   -0.005
          Data Path:+    0.288
              Slack:=   -0.114

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1630_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.014   0.025    0.217  
  FE_OCPC1610_n_2097/ZN   -      A->ZN   F     INV_X4          3  0.016   0.015    0.232  
  g176578_dup/ZN          -      A1->ZN  R     NAND2_X4        2  0.008   0.013    0.245  
  g184645_dup/ZN          -      A->ZN   F     INV_X2          4  0.009   0.012    0.257  
  g197531/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.026    0.283  
  decoded_imm_reg[5]/D    -      D       R     DFF_X1          1  0.019   0.000    0.283  
#---------------------------------------------------------------------------------------
Path 1268: VIOLATED (-0.114 ns) Setup Check with Pin count_instr_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.108 (P)
            Arrival:=    0.204       -0.000

              Setup:-    0.032
      Required Time:=    0.172
       Launch Clock:=   -0.000
          Data Path:+    0.287
              Slack:=   -0.114

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                       -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN            -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  FE_OCPC870_n_19094/Z             -      A->Z    R     BUF_X2          4  0.008   0.029    0.166  
  g186904/ZN                       -      A1->ZN  R     AND2_X4         2  0.014   0.040    0.205  
  FE_OCPC2240_n_26176/ZN           -      A->ZN   F     INV_X8          2  0.015   0.017    0.222  
  FE_OCPC2242_n_26176/ZN           -      A->ZN   R     INV_X16        32  0.009   0.031    0.253  
  FE_OCPC1599_FE_OFN30_n_26176/ZN  -      A->ZN   F     INV_X8          7  0.021   0.012    0.265  
  g182315/ZN                       -      A1->ZN  R     OAI22_X2        1  0.007   0.022    0.287  
  count_instr_reg[3]/D             -      D       R     DFF_X1          1  0.025   0.000    0.287  
#------------------------------------------------------------------------------------------------
Path 1269: VIOLATED (-0.114 ns) Setup Check with Pin cpuregs_reg[6][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.114

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  g196020/ZN              -      A1->ZN  F     NAND2_X1        1  0.025   0.017    0.387  
  g180921/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.401  
  cpuregs_reg[6][24]/D    -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1270: VIOLATED (-0.114 ns) Setup Check with Pin cpuregs_reg[23][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.025
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.114

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.038    0.384  
  g194819/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.016    0.401  
  cpuregs_reg[23][21]/D   -      D       F     DFF_X1          1  0.010   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1271: VIOLATED (-0.114 ns) Setup Check with Pin cpuregs_reg[7][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.024
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.114

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  g178765/ZN              -      A->ZN   R     INV_X1          1  0.009   0.013    0.289  
  g178764/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.304  
  FE_RC_3106_0/ZN         -      A2->ZN  R     NAND3_X2        2  0.010   0.030    0.335  
  g169106_dup/ZN          -      A1->ZN  F     NAND2_X4        6  0.022   0.032    0.367  
  g162959/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.019    0.387  
  FE_RC_385_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.400  
  cpuregs_reg[7][25]/D    -      D       F     DFF_X1          1  0.007   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1272: VIOLATED (-0.114 ns) Setup Check with Pin count_instr_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.108 (P)
            Arrival:=    0.204       -0.000

              Setup:-    0.030
      Required Time:=    0.174
       Launch Clock:=   -0.000
          Data Path:+    0.289
              Slack:=   -0.114

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                       -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN            -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  FE_OCPC870_n_19094/Z             -      A->Z    R     BUF_X2          4  0.008   0.029    0.166  
  g186904/ZN                       -      A1->ZN  R     AND2_X4         2  0.014   0.040    0.205  
  FE_OCPC2240_n_26176/ZN           -      A->ZN   F     INV_X8          2  0.015   0.017    0.222  
  FE_OCPC2242_n_26176/ZN           -      A->ZN   R     INV_X16        32  0.009   0.031    0.253  
  FE_OCPC1599_FE_OFN30_n_26176/ZN  -      A->ZN   F     INV_X8          7  0.021   0.012    0.265  
  FE_RC_529_0/ZN                   -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.289  
  count_instr_reg[5]/D             -      D       R     DFF_X1          1  0.016   0.000    0.289  
#------------------------------------------------------------------------------------------------
Path 1273: VIOLATED (-0.114 ns) Setup Check with Pin mem_wdata_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.059
      Required Time:=    0.136
       Launch Clock:=    0.001
          Data Path:+    0.249
              Slack:=   -0.114

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK      -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN      -      CK->QN  R     DFF_X1          1  0.073   0.086    0.087  
  FE_OCPC1991_n_7871/Z        -      A->Z    R     BUF_X4          4  0.014   0.028    0.115  
  g84485__194634/ZN           -      A1->ZN  F     NAND2_X2        4  0.012   0.023    0.138  
  FE_OCPC1704_n_34155/ZN      -      A->ZN   R     INV_X2          1  0.015   0.020    0.158  
  FE_OCPC1711_FE_RN_844_0/ZN  -      A->ZN   F     INV_X4          2  0.011   0.012    0.170  
  FE_OCPC2247_n_34155/Z       -      A->Z    F     BUF_X4          7  0.006   0.028    0.198  
  g83926__6083/ZN             -      B1->ZN  R     OAI22_X2        2  0.008   0.052    0.250  
  mem_wdata_reg[23]/D         -      D       R     SDFFR_X2        2  0.043   0.000    0.250  
#-------------------------------------------------------------------------------------------
Path 1274: VIOLATED (-0.114 ns) Setup Check with Pin latched_rd_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.108 (P)
            Arrival:=    0.191       -0.000

              Setup:-    0.032
      Required Time:=    0.159
       Launch Clock:=   -0.000
          Data Path:+    0.273
              Slack:=   -0.114

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   F     DFF_X1          1  0.073   0.100    0.100  
  g180335/ZN              -      A1->ZN  R     NAND2_X2        1  0.008   0.018    0.117  
  FE_OCPC869_n_19094/ZN   -      A->ZN   F     INV_X4          2  0.014   0.010    0.127  
  FE_OCPC870_n_19094/Z    -      A->Z    F     BUF_X2          4  0.005   0.029    0.156  
  FE_OCPC2200_n_19094/Z   -      A->Z    F     BUF_X2          2  0.008   0.031    0.186  
  FE_OCPC2202_n_19094/ZN  -      A->ZN   R     INV_X4         12  0.008   0.041    0.227  
  g169097/ZN              -      A1->ZN  F     NAND2_X4        5  0.032   0.019    0.246  
  g167096/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.027    0.273  
  latched_rd_reg[0]/D     -      D       R     DFF_X1          1  0.028   0.000    0.273  
#---------------------------------------------------------------------------------------
Path 1275: VIOLATED (-0.114 ns) Setup Check with Pin count_cycle_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.105 (P)
            Arrival:=    0.203       -0.003

              Setup:-    0.028
      Required Time:=    0.175
       Launch Clock:=   -0.003
          Data Path:+    0.292
              Slack:=   -0.114

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[6]/CK       -      CK      R     (arrival)      58  0.068       -   -0.003  
  count_cycle_reg[6]/Q        -      CK->Q   R     DFF_X1          5  0.068   0.117    0.115  
  inc_add_1428_40_g184858/ZN  -      A1->ZN  R     AND2_X1         1  0.023   0.041    0.156  
  g184863/ZN                  -      A3->ZN  R     AND4_X4         8  0.013   0.060    0.216  
  FE_RC_3115_0/ZN             -      A2->ZN  F     NAND3_X1        1  0.016   0.022    0.238  
  inc_add_1428_40_g990/ZN     -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.259  
  g172222/ZN                  -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.290  
  count_cycle_reg[14]/D       -      D       R     DFF_X1          1  0.008   0.000    0.290  
#-------------------------------------------------------------------------------------------
Path 1276: VIOLATED (-0.114 ns) Setup Check with Pin mem_wdata_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.055
      Required Time:=    0.141
       Launch Clock:=    0.001
          Data Path:+    0.254
              Slack:=   -0.114

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[1]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.119    0.120  
  FE_RC_1769_0/ZN         -      A2->ZN  R     AND2_X4         4  0.023   0.039    0.159  
  FE_OFC193_n_34156/Z     -      A->Z    R     BUF_X2          8  0.012   0.047    0.206  
  g84171__7114/ZN         -      A1->ZN  F     NAND2_X2        2  0.029   0.020    0.226  
  g84051__3772/ZN         -      A1->ZN  R     NAND2_X1        2  0.012   0.029    0.255  
  mem_wdata_reg[9]/D      -      D       R     SDFFS_X1        2  0.021   0.000    0.255  
#---------------------------------------------------------------------------------------
Path 1277: VIOLATED (-0.114 ns) Setup Check with Pin count_cycle_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.105 (P)
            Arrival:=    0.204       -0.003

              Setup:-    0.028
      Required Time:=    0.176
       Launch Clock:=   -0.003
          Data Path:+    0.292
              Slack:=   -0.114

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[6]/CK       -      CK      R     (arrival)      58  0.068       -   -0.003  
  count_cycle_reg[6]/Q        -      CK->Q   R     DFF_X1          5  0.068   0.117    0.115  
  inc_add_1428_40_g184858/ZN  -      A1->ZN  R     AND2_X1         1  0.023   0.041    0.156  
  g184863/ZN                  -      A3->ZN  R     AND4_X4         8  0.013   0.061    0.216  
  inc_add_1428_40_g184867/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.233  
  inc_add_1428_40_g996/ZN     -      A->ZN   R     XNOR2_X1        1  0.009   0.028    0.261  
  g169825/ZN                  -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.276  
  g169659/ZN                  -      A->ZN   R     INV_X1          1  0.013   0.013    0.290  
  count_cycle_reg[10]/D       -      D       R     DFF_X1          1  0.007   0.000    0.290  
#-------------------------------------------------------------------------------------------
Path 1278: VIOLATED (-0.114 ns) Setup Check with Pin mem_wdata_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.074
      Required Time:=    0.121
       Launch Clock:=    0.001
          Data Path:+    0.234
              Slack:=   -0.114

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK      -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN      -      CK->QN  F     DFF_X1          1  0.073   0.085    0.086  
  FE_OCPC1991_n_7871/Z        -      A->Z    F     BUF_X4          4  0.014   0.031    0.117  
  g84485__194634/ZN           -      A1->ZN  R     NAND2_X2        4  0.007   0.026    0.143  
  FE_OCPC1704_n_34155/ZN      -      A->ZN   F     INV_X2          1  0.021   0.013    0.155  
  FE_OCPC1711_FE_RN_844_0/ZN  -      A->ZN   R     INV_X4          2  0.008   0.018    0.173  
  FE_OCPC2246_n_34155/ZN      -      A->ZN   F     INV_X8         11  0.011   0.015    0.189  
  g84169__5953/ZN             -      A1->ZN  R     NAND2_X1        1  0.008   0.019    0.207  
  g83873__1840/ZN             -      A1->ZN  F     NAND3_X2        2  0.014   0.027    0.235  
  mem_wdata_reg[25]/D         -      D       F     SDFFR_X2        2  0.017   0.000    0.235  
#-------------------------------------------------------------------------------------------
Path 1279: VIOLATED (-0.114 ns) Setup Check with Pin cpuregs_reg[3][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.223 (P)    0.109 (P)
            Arrival:=    0.315        0.001

              Setup:-    0.028
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.114

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  g178772/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.297  
  g178769/ZN              -      A2->ZN  F     NAND3_X2        2  0.013   0.035    0.332  
  FE_RC_1308_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.021   0.038    0.370  
  g175939/ZN              -      A1->ZN  F     NAND2_X1        1  0.025   0.016    0.386  
  FE_RC_297_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.401  
  cpuregs_reg[3][24]/D    -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1280: VIOLATED (-0.114 ns) Setup Check with Pin cpuregs_reg[10][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.108 (P)
            Arrival:=    0.285       -0.000

              Setup:-    0.025
      Required Time:=    0.260
       Launch Clock:=   -0.000
          Data Path:+    0.374
              Slack:=   -0.114

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.024    0.271  
  FE_RC_3091_0/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.025    0.296  
  FE_RC_3050_0/ZN        -      A->ZN   R     INV_X8          4  0.015   0.028    0.324  
  FE_OFC616_n_36938/ZN   -      A->ZN   F     INV_X8         20  0.016   0.017    0.342  
  g163960/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.357  
  g183014/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.374  
  cpuregs_reg[10][5]/D   -      D       F     DFF_X1          1  0.011   0.000    0.374  
#--------------------------------------------------------------------------------------
Path 1281: VIOLATED (-0.114 ns) Setup Check with Pin count_instr_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.108 (P)
            Arrival:=    0.204       -0.000

              Setup:-    0.032
      Required Time:=    0.173
       Launch Clock:=   -0.000
          Data Path:+    0.287
              Slack:=   -0.114

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                       -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN            -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  FE_OCPC870_n_19094/Z             -      A->Z    R     BUF_X2          4  0.008   0.029    0.166  
  g186904/ZN                       -      A1->ZN  R     AND2_X4         2  0.014   0.040    0.205  
  FE_OCPC2240_n_26176/ZN           -      A->ZN   F     INV_X8          2  0.015   0.017    0.222  
  FE_OCPC2242_n_26176/ZN           -      A->ZN   R     INV_X16        32  0.009   0.031    0.253  
  FE_OCPC1599_FE_OFN30_n_26176/ZN  -      A->ZN   F     INV_X8          7  0.021   0.012    0.265  
  g188245/ZN                       -      A1->ZN  R     OAI22_X2        1  0.007   0.021    0.286  
  count_instr_reg[2]/D             -      D       R     DFF_X1          1  0.025   0.000    0.286  
#------------------------------------------------------------------------------------------------
Path 1282: VIOLATED (-0.114 ns) Setup Check with Pin cpuregs_reg[10][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.190 (P)    0.108 (P)
            Arrival:=    0.282       -0.000

              Setup:-    0.030
      Required Time:=    0.252
       Launch Clock:=   -0.000
          Data Path:+    0.366
              Slack:=   -0.114

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.024    0.271  
  FE_RC_3091_0/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.025    0.296  
  FE_RC_3050_0/ZN        -      A->ZN   R     INV_X8          4  0.015   0.026    0.322  
  FE_OFC615_n_36938/ZN   -      A->ZN   F     INV_X4          8  0.016   0.015    0.336  
  g163830/ZN             -      B2->ZN  R     OAI21_X1        1  0.008   0.030    0.366  
  cpuregs_reg[10][0]/D   -      D       R     DFF_X1          1  0.017   0.000    0.366  
#--------------------------------------------------------------------------------------
Path 1283: VIOLATED (-0.114 ns) Setup Check with Pin cpuregs_reg[11][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.208 (P)    0.109 (P)
            Arrival:=    0.300        0.001

              Setup:-    0.030
      Required Time:=    0.270
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.114

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.028    0.344  
  g199348/ZN              -      A->ZN   F     INV_X4          8  0.019   0.015    0.360  
  g163632/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.384  
  cpuregs_reg[11][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1284: VIOLATED (-0.114 ns) Setup Check with Pin cpuregs_reg[4][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.108 (P)
            Arrival:=    0.313       -0.000

              Setup:-    0.030
      Required Time:=    0.283
       Launch Clock:=   -0.000
          Data Path:+    0.397
              Slack:=   -0.114

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g176598/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.033    0.306  
  FE_OCPC942_n_15103/ZN  -      A->ZN   R     INV_X2          5  0.020   0.032    0.338  
  FE_OCPC2335_n_19737/Z  -      A->Z    R     BUF_X4          4  0.019   0.028    0.366  
  g162975/ZN             -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.379  
  g162200/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.397  
  cpuregs_reg[4][2]/D    -      D       R     DFF_X1          1  0.016   0.000    0.397  
#--------------------------------------------------------------------------------------
Path 1285: VIOLATED (-0.114 ns) Setup Check with Pin cpuregs_reg[31][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.219 (P)    0.109 (P)
            Arrival:=    0.311        0.001

              Setup:-    0.025
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.114

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7035/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.277  
  g177013/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.290  
  g177012/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.306  
  g190414/ZN              -      A1->ZN  R     NAND3_X2        1  0.009   0.020    0.326  
  g169108/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.020    0.346  
  g168835/ZN              -      A->ZN   R     INV_X8         25  0.011   0.037    0.383  
  g186111/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.400  
  cpuregs_reg[31][21]/D   -      D       F     DFF_X1          1  0.010   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1286: VIOLATED (-0.114 ns) Setup Check with Pin cpuregs_reg[12][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.209 (P)    0.109 (P)
            Arrival:=    0.301        0.001

              Setup:-    0.030
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.384
              Slack:=   -0.114

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179685/ZN  -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.249  
  g192537/ZN              -      A->ZN   R     XNOR2_X2        1  0.011   0.039    0.288  
  g199342/ZN              -      A1->ZN  F     NAND2_X4        3  0.028   0.028    0.316  
  g169117_dup199345/ZN    -      A1->ZN  R     NAND2_X4        6  0.016   0.028    0.344  
  g199348/ZN              -      A->ZN   F     INV_X4          8  0.019   0.016    0.360  
  g188035/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.385  
  cpuregs_reg[12][15]/D   -      D       R     DFF_X1          1  0.017   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 1287: VIOLATED (-0.113 ns) Setup Check with Pin instr_xor_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_xor_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.030
      Required Time:=    0.162
       Launch Clock:=   -0.005
          Data Path:+    0.280
              Slack:=   -0.113

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.024    0.192  
  g193702/ZN              -      A1->ZN  R     AND3_X4         3  0.007   0.040    0.232  
  g198345/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.019    0.251  
  g166265/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.276  
  instr_xor_reg/D         -      D       R     DFF_X1          1  0.016   0.000    0.276  
#---------------------------------------------------------------------------------------
Path 1288: VIOLATED (-0.113 ns) Setup Check with Pin decoded_imm_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.029
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.291
              Slack:=   -0.113

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.023    0.240  
  FE_OCPC1698_n_30330/Z   -      A->Z    F     BUF_X2          5  0.015   0.034    0.273  
  g165838/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.286  
  decoded_imm_reg[16]/D   -      D       R     DFF_X1          1  0.009   0.000    0.286  
#---------------------------------------------------------------------------------------
Path 1289: VIOLATED (-0.113 ns) Setup Check with Pin instr_sll_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sll_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.194       -0.005

              Setup:-    0.030
      Required Time:=    0.163
       Launch Clock:=   -0.005
          Data Path:+    0.281
              Slack:=   -0.113

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.024    0.192  
  g193702/ZN              -      A1->ZN  R     AND3_X4         3  0.007   0.040    0.232  
  g198345/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.018    0.250  
  g166414/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.276  
  instr_sll_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.276  
#---------------------------------------------------------------------------------------
Path 1290: VIOLATED (-0.113 ns) Setup Check with Pin decoded_imm_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.029
      Required Time:=    0.174
       Launch Clock:=   -0.005
          Data Path:+    0.292
              Slack:=   -0.113

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.023    0.240  
  FE_OCPC1698_n_30330/Z   -      A->Z    F     BUF_X2          5  0.015   0.034    0.273  
  g165837/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.287  
  decoded_imm_reg[15]/D   -      D       R     DFF_X1          1  0.009   0.000    0.287  
#---------------------------------------------------------------------------------------
Path 1291: VIOLATED (-0.113 ns) Setup Check with Pin cpuregs_reg[7][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.028
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.392
              Slack:=   -0.113

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g162954/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.018    0.379  
  FE_RC_341_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.393  
  cpuregs_reg[7][20]/D    -      D       R     DFF_X1          1  0.009   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1292: VIOLATED (-0.113 ns) Setup Check with Pin mem_wdata_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.053
      Required Time:=    0.148
       Launch Clock:=    0.001
          Data Path:+    0.259
              Slack:=   -0.113

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[1]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.119    0.120  
  FE_RC_1769_0/ZN         -      A2->ZN  R     AND2_X4         4  0.023   0.039    0.159  
  FE_OFC193_n_34156/Z     -      A->Z    R     BUF_X2          8  0.012   0.047    0.206  
  g84181__9906/ZN         -      A1->ZN  F     NAND2_X1        2  0.029   0.027    0.233  
  g83890__8757/ZN         -      A3->ZN  R     NAND3_X1        2  0.015   0.028    0.261  
  mem_wdata_reg[29]/D     -      D       R     SDFFR_X1        2  0.016   0.000    0.261  
#---------------------------------------------------------------------------------------
Path 1293: VIOLATED (-0.113 ns) Setup Check with Pin decoded_imm_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.199       -0.005

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=   -0.005
          Data Path:+    0.287
              Slack:=   -0.113

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1630_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.014   0.025    0.217  
  FE_OCPC1610_n_2097/ZN   -      A->ZN   F     INV_X4          3  0.016   0.015    0.232  
  g176578_dup/ZN          -      A1->ZN  R     NAND2_X4        2  0.008   0.013    0.245  
  g184645_dup/ZN          -      A->ZN   F     INV_X2          4  0.009   0.012    0.257  
  g166393/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.282  
  decoded_imm_reg[6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.282  
#---------------------------------------------------------------------------------------
Path 1294: VIOLATED (-0.113 ns) Setup Check with Pin count_instr_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.114 (P)    0.108 (P)
            Arrival:=    0.206       -0.000

              Setup:-    0.030
      Required Time:=    0.176
       Launch Clock:=   -0.000
          Data Path:+    0.289
              Slack:=   -0.113

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                       -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN            -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  FE_OCPC870_n_19094/Z             -      A->Z    R     BUF_X2          4  0.008   0.029    0.166  
  g186904/ZN                       -      A1->ZN  R     AND2_X4         2  0.014   0.040    0.205  
  FE_OCPC2240_n_26176/ZN           -      A->ZN   F     INV_X8          2  0.015   0.017    0.222  
  FE_OCPC2242_n_26176/ZN           -      A->ZN   R     INV_X16        32  0.009   0.031    0.253  
  FE_OCPC1599_FE_OFN30_n_26176/ZN  -      A->ZN   F     INV_X8          7  0.021   0.012    0.265  
  FE_RC_521_0/ZN                   -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.289  
  count_instr_reg[7]/D             -      D       R     DFF_X1          1  0.017   0.000    0.289  
#------------------------------------------------------------------------------------------------
Path 1295: VIOLATED (-0.113 ns) Setup Check with Pin mem_wdata_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.053
      Required Time:=    0.143
       Launch Clock:=    0.001
          Data Path:+    0.255
              Slack:=   -0.113

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[1]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.119    0.120  
  FE_RC_1769_0/ZN         -      A2->ZN  R     AND2_X4         4  0.023   0.039    0.159  
  FE_OFC193_n_34156/Z     -      A->Z    R     BUF_X2          8  0.012   0.047    0.206  
  g84181__9906/ZN         -      A1->ZN  F     NAND2_X1        2  0.029   0.027    0.233  
  g84048__9906/ZN         -      A1->ZN  R     NAND2_X2        2  0.015   0.023    0.256  
  mem_wdata_reg[13]/D     -      D       R     SDFFS_X1        2  0.013   0.000    0.256  
#---------------------------------------------------------------------------------------
Path 1296: VIOLATED (-0.113 ns) Setup Check with Pin count_instr_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.114 (P)    0.108 (P)
            Arrival:=    0.206       -0.000

              Setup:-    0.030
      Required Time:=    0.176
       Launch Clock:=   -0.000
          Data Path:+    0.289
              Slack:=   -0.113

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                       -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN            -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  FE_OCPC870_n_19094/Z             -      A->Z    R     BUF_X2          4  0.008   0.029    0.166  
  g186904/ZN                       -      A1->ZN  R     AND2_X4         2  0.014   0.040    0.205  
  FE_OCPC2240_n_26176/ZN           -      A->ZN   F     INV_X8          2  0.015   0.017    0.222  
  FE_OCPC2242_n_26176/ZN           -      A->ZN   R     INV_X16        32  0.009   0.031    0.253  
  FE_OCPC1599_FE_OFN30_n_26176/ZN  -      A->ZN   F     INV_X8          7  0.021   0.012    0.265  
  FE_RC_1806_0/ZN                  -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.289  
  count_instr_reg[6]/D             -      D       R     DFF_X1          1  0.016   0.000    0.289  
#------------------------------------------------------------------------------------------------
Path 1297: VIOLATED (-0.113 ns) Setup Check with Pin decoded_imm_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.199       -0.005

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=   -0.005
          Data Path:+    0.286
              Slack:=   -0.113

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.025    0.167  
  FE_OCPC1989_n_33150/Z   -      A->Z    R     BUF_X4          4  0.014   0.031    0.197  
  g193709/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.017    0.215  
  FE_OCPC1249_n_33172/ZN  -      A->ZN   R     INV_X2          3  0.010   0.022    0.237  
  g178884/ZN              -      B1->ZN  F     AOI22_X1        1  0.014   0.023    0.260  
  g166449/ZN              -      A->ZN   R     OAI21_X1        1  0.014   0.022    0.282  
  decoded_imm_reg[0]/D    -      D       R     DFF_X1          1  0.017   0.000    0.282  
#---------------------------------------------------------------------------------------
Path 1298: VIOLATED (-0.112 ns) Setup Check with Pin cpuregs_reg[27][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.025
      Required Time:=    0.270
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.112

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199251/ZN                   -      A1->ZN  F     NAND3_X2        4  0.018   0.035    0.320  
  FE_OCPC2168_n_38993/ZN       -      A->ZN   R     INV_X4         17  0.023   0.045    0.365  
  g163451/ZN                   -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.382  
  cpuregs_reg[27][14]/D        -      D       F     DFF_X1          1  0.011   0.000    0.382  
#--------------------------------------------------------------------------------------------
Path 1299: VIOLATED (-0.112 ns) Setup Check with Pin instr_sltu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sltu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.194       -0.005

              Setup:-    0.030
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.280
              Slack:=   -0.112

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.024    0.192  
  g193702/ZN              -      A1->ZN  R     AND3_X4         3  0.007   0.040    0.232  
  g198345/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.018    0.251  
  g166416/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.276  
  instr_sltu_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.276  
#---------------------------------------------------------------------------------------
Path 1300: VIOLATED (-0.112 ns) Setup Check with Pin cpuregs_reg[14][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.193 (P)    0.108 (P)
            Arrival:=    0.285       -0.000

              Setup:-    0.025
      Required Time:=    0.260
       Launch Clock:=   -0.000
          Data Path:+    0.372
              Slack:=   -0.112

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  FE_RC_1360_0/ZN        -      A2->ZN  F     NAND2_X4        4  0.015   0.027    0.300  
  FE_OCPC929_n_36937/ZN  -      A->ZN   R     INV_X4          3  0.015   0.024    0.324  
  FE_OCPC932_n_36937/ZN  -      A->ZN   F     INV_X4          9  0.013   0.015    0.339  
  g163900/ZN             -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.354  
  g183015/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.372  
  cpuregs_reg[14][5]/D   -      D       F     DFF_X1          1  0.011   0.000    0.372  
#--------------------------------------------------------------------------------------
Path 1301: VIOLATED (-0.112 ns) Setup Check with Pin cpuregs_reg[26][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.025
      Required Time:=    0.269
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.112

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z              -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199511/ZN                         -      A1->ZN  F     NAND3_X4        1  0.018   0.024    0.309  
  FE_OCPC1474_n_39283/ZN             -      A->ZN   R     INV_X8          7  0.014   0.024    0.333  
  FE_OCPC2281_FE_OFN39601_n_39283/Z  -      A->Z    R     BUF_X8         15  0.013   0.033    0.366  
  g163420/ZN                         -      B1->ZN  F     OAI21_X1        1  0.014   0.015    0.381  
  cpuregs_reg[26][13]/D              -      D       F     DFF_X1          1  0.010   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1302: VIOLATED (-0.112 ns) Setup Check with Pin instr_or_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_or_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.194       -0.005

              Setup:-    0.030
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.280
              Slack:=   -0.112

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.024    0.192  
  g193702/ZN              -      A1->ZN  R     AND3_X4         3  0.007   0.040    0.232  
  g198345/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.018    0.251  
  g166400/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.276  
  instr_or_reg/D          -      D       R     DFF_X1          1  0.016   0.000    0.276  
#---------------------------------------------------------------------------------------
Path 1303: VIOLATED (-0.112 ns) Setup Check with Pin cpuregs_reg[1][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.023
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.112

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1524_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.263  
  FE_RC_1523_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.011   0.018    0.281  
  FE_RC_1522_0/ZN         -      A1->ZN  R     NAND3_X4        1  0.011   0.017    0.298  
  g176170_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.314  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    F     BUF_X16        22  0.009   0.031    0.345  
  FE_OCPC1936_n_14531/Z   -      A->Z    F     BUF_X4          3  0.010   0.028    0.374  
  g198288/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.387  
  FE_RC_403_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.399  
  cpuregs_reg[1][14]/D    -      D       F     DFF_X1          1  0.006   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1304: VIOLATED (-0.112 ns) Setup Check with Pin instr_bge_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bge_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.029
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.281
              Slack:=   -0.112

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.025    0.167  
  FE_OCPC1989_n_33150/Z   -      A->Z    R     BUF_X4          4  0.014   0.031    0.197  
  g193699/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.022    0.219  
  FE_RC_1723_0/ZN         -      A1->ZN  R     NOR2_X4         4  0.011   0.025    0.244  
  FE_RC_583_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.260  
  FE_RC_582_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.276  
  instr_bge_reg/D         -      D       R     DFF_X1          1  0.009   0.000    0.276  
#---------------------------------------------------------------------------------------
Path 1305: VIOLATED (-0.112 ns) Setup Check with Pin count_cycle_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.114 (P)    0.105 (P)
            Arrival:=    0.206       -0.003

              Setup:-    0.028
      Required Time:=    0.178
       Launch Clock:=   -0.003
          Data Path:+    0.292
              Slack:=   -0.112

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[6]/CK       -      CK      R     (arrival)      58  0.068       -   -0.003  
  count_cycle_reg[6]/Q        -      CK->Q   R     DFF_X1          5  0.068   0.117    0.115  
  inc_add_1428_40_g184858/ZN  -      A1->ZN  R     AND2_X1         1  0.023   0.041    0.156  
  g184863/ZN                  -      A3->ZN  R     AND4_X4         8  0.013   0.061    0.217  
  inc_add_1428_40_g184862/ZN  -      A->ZN   F     INV_X1          2  0.016   0.014    0.231  
  inc_add_1428_40_g184864/ZN  -      A1->ZN  R     OAI22_X1        1  0.008   0.023    0.254  
  g169758/ZN                  -      A1->ZN  R     AND2_X1         1  0.026   0.036    0.290  
  count_cycle_reg[8]/D        -      D       R     DFF_X1          1  0.008   0.000    0.290  
#-------------------------------------------------------------------------------------------
Path 1306: VIOLATED (-0.112 ns) Setup Check with Pin decoded_imm_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.031
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.287
              Slack:=   -0.112

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1630_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.014   0.025    0.217  
  FE_OCPC1610_n_2097/ZN   -      A->ZN   F     INV_X4          3  0.016   0.015    0.232  
  g176578_dup/ZN          -      A1->ZN  R     NAND2_X4        2  0.008   0.013    0.245  
  g184645_dup/ZN          -      A->ZN   F     INV_X2          4  0.009   0.012    0.257  
  g197517/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.282  
  decoded_imm_reg[7]/D    -      D       R     DFF_X1          1  0.018   0.000    0.282  
#---------------------------------------------------------------------------------------
Path 1307: VIOLATED (-0.112 ns) Setup Check with Pin instr_blt_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_blt_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.100 (P)    0.103 (P)
            Arrival:=    0.192       -0.005

              Setup:-    0.029
      Required Time:=    0.163
       Launch Clock:=   -0.005
          Data Path:+    0.280
              Slack:=   -0.112

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.025    0.167  
  FE_OCPC1989_n_33150/Z   -      A->Z    R     BUF_X4          4  0.014   0.031    0.197  
  g193699/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.022    0.219  
  FE_RC_1723_0/ZN         -      A1->ZN  R     NOR2_X4         4  0.011   0.025    0.244  
  FE_RC_587_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.259  
  FE_RC_586_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.275  
  instr_blt_reg/D         -      D       R     DFF_X1          1  0.009   0.000    0.275  
#---------------------------------------------------------------------------------------
Path 1308: VIOLATED (-0.112 ns) Setup Check with Pin cpuregs_reg[5][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.023
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.112

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1524_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.263  
  FE_RC_1523_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.011   0.018    0.281  
  FE_RC_1522_0/ZN         -      A1->ZN  R     NAND3_X4        1  0.011   0.017    0.298  
  g176170_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.314  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    F     BUF_X16        22  0.009   0.031    0.345  
  FE_OCPC1936_n_14531/Z   -      A->Z    F     BUF_X4          3  0.010   0.028    0.374  
  g176169/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.387  
  FE_RC_1376_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.399  
  cpuregs_reg[5][14]/D    -      D       F     DFF_X1          1  0.006   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1309: VIOLATED (-0.111 ns) Setup Check with Pin mem_wdata_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.060
      Required Time:=    0.141
       Launch Clock:=    0.001
          Data Path:+    0.252
              Slack:=   -0.111

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK      -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN      -      CK->QN  R     DFF_X1          1  0.073   0.086    0.087  
  FE_OCPC1991_n_7871/Z        -      A->Z    R     BUF_X4          4  0.014   0.028    0.115  
  g84485__194634/ZN           -      A1->ZN  F     NAND2_X2        4  0.012   0.023    0.138  
  FE_OCPC1704_n_34155/ZN      -      A->ZN   R     INV_X2          1  0.015   0.020    0.158  
  FE_OCPC1711_FE_RN_844_0/ZN  -      A->ZN   F     INV_X4          2  0.011   0.012    0.170  
  FE_OCPC2247_n_34155/Z       -      A->Z    F     BUF_X4          7  0.006   0.028    0.198  
  g83929__183372/ZN           -      B1->ZN  R     OAI22_X1        2  0.008   0.055    0.253  
  mem_wdata_reg[20]/D         -      D       R     SDFFR_X1        2  0.046   0.000    0.253  
#-------------------------------------------------------------------------------------------
Path 1310: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[12][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.108 (P)
            Arrival:=    0.286       -0.000

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=   -0.000
          Data Path:+    0.368
              Slack:=   -0.111

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g198266/ZN             -      A1->ZN  F     NAND2_X4        6  0.015   0.029    0.302  
  FE_OCPC976_n_38013/ZN  -      A->ZN   R     INV_X8          2  0.017   0.023    0.325  
  FE_OCPC977_n_38013/ZN  -      A->ZN   F     INV_X8         13  0.012   0.013    0.339  
  g188010/ZN             -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.368  
  cpuregs_reg[12][5]/D   -      D       R     DFF_X1          1  0.017   0.000    0.368  
#--------------------------------------------------------------------------------------
Path 1311: VIOLATED (-0.111 ns) Setup Check with Pin decoded_imm_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.029
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.289
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.024    0.240  
  FE_OCPC1703_n_30330/Z   -      A->Z    F     BUF_X2          3  0.015   0.031    0.270  
  g177733/ZN              -      A1->ZN  R     NAND3_X1        1  0.006   0.014    0.285  
  decoded_imm_reg[29]/D   -      D       R     DFF_X1          1  0.012   0.000    0.285  
#---------------------------------------------------------------------------------------
Path 1312: VIOLATED (-0.111 ns) Setup Check with Pin instr_srl_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_srl_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=   -0.005
          Data Path:+    0.281
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.024    0.192  
  g193702/ZN              -      A1->ZN  R     AND3_X4         3  0.007   0.040    0.232  
  g198345/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.018    0.250  
  g166269/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.276  
  instr_srl_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.276  
#---------------------------------------------------------------------------------------
Path 1313: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[27][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.025
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.381
              Slack:=   -0.111

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199251/ZN                   -      A1->ZN  F     NAND3_X2        4  0.018   0.035    0.320  
  FE_OCPC2168_n_38993/ZN       -      A->ZN   R     INV_X4         17  0.023   0.045    0.365  
  g163448/ZN                   -      B1->ZN  F     OAI21_X1        1  0.028   0.018    0.382  
  cpuregs_reg[27][11]/D        -      D       F     DFF_X1          1  0.011   0.000    0.382  
#--------------------------------------------------------------------------------------------
Path 1314: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[26][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.025
      Required Time:=    0.269
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.111

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z              -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199511/ZN                         -      A1->ZN  F     NAND3_X4        1  0.018   0.024    0.309  
  FE_OCPC1474_n_39283/ZN             -      A->ZN   R     INV_X8          7  0.014   0.024    0.333  
  FE_OCPC2281_FE_OFN39601_n_39283/Z  -      A->Z    R     BUF_X8         15  0.013   0.033    0.366  
  g163421/ZN                         -      B1->ZN  F     OAI21_X1        1  0.014   0.015    0.381  
  cpuregs_reg[26][14]/D              -      D       F     DFF_X1          1  0.010   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1315: VIOLATED (-0.111 ns) Setup Check with Pin instr_and_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_and_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=   -0.005
          Data Path:+    0.282
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.024    0.192  
  g193702/ZN              -      A1->ZN  R     AND3_X4         3  0.007   0.040    0.232  
  g198345/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.019    0.251  
  g166401/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.277  
  instr_and_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.277  
#---------------------------------------------------------------------------------------
Path 1316: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[27][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.025
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.381
              Slack:=   -0.111

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199251/ZN                   -      A1->ZN  F     NAND3_X2        4  0.018   0.035    0.320  
  FE_OCPC2168_n_38993/ZN       -      A->ZN   R     INV_X4         17  0.023   0.045    0.365  
  g163440/ZN                   -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.382  
  cpuregs_reg[27][3]/D         -      D       F     DFF_X1          1  0.010   0.000    0.382  
#--------------------------------------------------------------------------------------------
Path 1317: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[4][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.108 (P)
            Arrival:=    0.314       -0.000

              Setup:-    0.023
      Required Time:=    0.290
       Launch Clock:=   -0.000
          Data Path:+    0.402
              Slack:=   -0.111

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g176598/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.033    0.306  
  FE_OCPC942_n_15103/ZN  -      A->ZN   R     INV_X2          5  0.020   0.032    0.338  
  FE_OCPC2335_n_19737/Z  -      A->Z    R     BUF_X4          4  0.019   0.028    0.366  
  FE_RC_437_0/ZN         -      A1->ZN  R     OR2_X1          1  0.010   0.023    0.389  
  FE_RC_436_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.402  
  cpuregs_reg[4][11]/D   -      D       F     DFF_X1          1  0.007   0.000    0.402  
#--------------------------------------------------------------------------------------
Path 1318: VIOLATED (-0.111 ns) Setup Check with Pin decoded_imm_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.029
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.289
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.024    0.240  
  FE_OCPC1703_n_30330/Z   -      A->Z    F     BUF_X2          3  0.015   0.031    0.270  
  g183428/ZN              -      A1->ZN  R     NAND3_X1        1  0.006   0.014    0.284  
  decoded_imm_reg[31]/D   -      D       R     DFF_X1          1  0.012   0.000    0.284  
#---------------------------------------------------------------------------------------
Path 1319: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[4][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.110 (P)
            Arrival:=    0.303        0.002

              Setup:-    0.030
      Required Time:=    0.273
       Launch Clock:=    0.002
          Data Path:+    0.382
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g199000/ZN              -      A1->ZN  R     NAND2_X4       12  0.021   0.043    0.346  
  g199011/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.018    0.364  
  g162345/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.384  
  cpuregs_reg[4][9]/D     -      D       R     DFF_X1          1  0.017   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1320: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[2][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.023
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1524_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.263  
  FE_RC_1523_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.011   0.018    0.281  
  FE_RC_1522_0/ZN         -      A1->ZN  R     NAND3_X4        1  0.011   0.017    0.298  
  g176170_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.314  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    F     BUF_X16        22  0.009   0.031    0.345  
  FE_OCPC1936_n_14531/Z   -      A->Z    F     BUF_X4          3  0.010   0.028    0.374  
  g180760/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.387  
  g180759/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.398  
  cpuregs_reg[2][14]/D    -      D       F     DFF_X1          1  0.006   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1321: VIOLATED (-0.111 ns) Setup Check with Pin instr_slt_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_slt_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.031
      Required Time:=    0.166
       Launch Clock:=   -0.005
          Data Path:+    0.282
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.024    0.192  
  g193702/ZN              -      A1->ZN  R     AND3_X4         3  0.007   0.040    0.232  
  g198345/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.019    0.251  
  g166415/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.277  
  instr_slt_reg/D         -      D       R     DFF_X1          1  0.018   0.000    0.277  
#---------------------------------------------------------------------------------------
Path 1322: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[27][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.025
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.381
              Slack:=   -0.111

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199251/ZN                   -      A1->ZN  F     NAND3_X2        4  0.018   0.035    0.320  
  FE_OCPC2168_n_38993/ZN       -      A->ZN   R     INV_X4         17  0.023   0.045    0.365  
  g163846/ZN                   -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.382  
  cpuregs_reg[27][0]/D         -      D       F     DFF_X1          1  0.011   0.000    0.382  
#--------------------------------------------------------------------------------------------
Path 1323: VIOLATED (-0.111 ns) Setup Check with Pin mem_wdata_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.074
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.232
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN  -      CK->QN  F     DFF_X1          1  0.073   0.085    0.086  
  FE_OCPC1991_n_7871/Z    -      A->Z    F     BUF_X4          4  0.014   0.031    0.116  
  FE_RC_1769_0/ZN         -      A1->ZN  F     AND2_X4         4  0.007   0.030    0.146  
  FE_OFC193_n_34156/Z     -      A->Z    F     BUF_X2          8  0.007   0.038    0.184  
  g84176__5795/ZN         -      A1->ZN  R     NAND2_X2        2  0.014   0.022    0.206  
  g83891__1786/ZN         -      A2->ZN  F     NAND3_X2        2  0.013   0.027    0.233  
  mem_wdata_reg[28]/D     -      D       F     SDFFR_X2        2  0.015   0.000    0.233  
#---------------------------------------------------------------------------------------
Path 1324: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[27][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.025
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.381
              Slack:=   -0.111

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199251/ZN                   -      A1->ZN  F     NAND3_X2        4  0.018   0.035    0.320  
  FE_OCPC2168_n_38993/ZN       -      A->ZN   R     INV_X4         17  0.023   0.045    0.365  
  g163441/ZN                   -      B1->ZN  F     OAI21_X1        1  0.028   0.017    0.382  
  cpuregs_reg[27][4]/D         -      D       F     DFF_X1          1  0.010   0.000    0.382  
#--------------------------------------------------------------------------------------------
Path 1325: VIOLATED (-0.111 ns) Setup Check with Pin decoded_imm_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.029
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.289
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.024    0.240  
  FE_OCPC1703_n_30330/Z   -      A->Z    F     BUF_X2          3  0.015   0.031    0.270  
  g190998/ZN              -      A1->ZN  R     NAND3_X1        1  0.006   0.014    0.284  
  decoded_imm_reg[28]/D   -      D       R     DFF_X1          1  0.011   0.000    0.284  
#---------------------------------------------------------------------------------------
Path 1326: VIOLATED (-0.111 ns) Setup Check with Pin instr_add_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_add_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=   -0.005
          Data Path:+    0.281
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.024    0.192  
  g193702/ZN              -      A1->ZN  R     AND3_X4         3  0.007   0.040    0.232  
  g198345/ZN              -      A1->ZN  F     NAND2_X4        8  0.012   0.019    0.251  
  g166419/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.276  
  instr_add_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.276  
#---------------------------------------------------------------------------------------
Path 1327: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[25][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.030
      Required Time:=    0.265
       Launch Clock:=    0.001
          Data Path:+    0.374
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.028    0.311  
  g176115_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.029    0.340  
  g181530/ZN              -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.356  
  g163388/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.375  
  cpuregs_reg[25][11]/D   -      D       R     DFF_X1          1  0.018   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1328: VIOLATED (-0.111 ns) Setup Check with Pin mem_wdata_reg[12]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) trap_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[12]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.085
      Required Time:=    0.111
       Launch Clock:=   -0.005
          Data Path:+    0.227
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  trap_reg/CK             -      CK      R     (arrival)      72  0.073       -   -0.005  
  trap_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.086    0.080  
  g169863/ZN              -      A1->ZN  F     AND2_X4         4  0.014   0.030    0.111  
  g200387/ZN              -      A2->ZN  F     AND2_X4         1  0.006   0.026    0.137  
  g178245/ZN              -      A2->ZN  R     NAND2_X2        3  0.005   0.031    0.167  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   F     INV_X2          2  0.024   0.027    0.195  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   R     INV_X8         18  0.015   0.027    0.222  
  mem_wdata_reg[12]/SE    -      SE      R     SDFFS_X1       18  0.016   0.000    0.222  
#---------------------------------------------------------------------------------------
Path 1329: VIOLATED (-0.111 ns) Setup Check with Pin mem_wdata_reg[9]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) trap_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[9]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.085
      Required Time:=    0.111
       Launch Clock:=   -0.005
          Data Path:+    0.227
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  trap_reg/CK             -      CK      R     (arrival)      72  0.073       -   -0.005  
  trap_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.086    0.080  
  g169863/ZN              -      A1->ZN  F     AND2_X4         4  0.014   0.030    0.111  
  g200387/ZN              -      A2->ZN  F     AND2_X4         1  0.006   0.026    0.137  
  g178245/ZN              -      A2->ZN  R     NAND2_X2        3  0.005   0.031    0.167  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   F     INV_X2          2  0.024   0.027    0.195  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   R     INV_X8         18  0.015   0.027    0.222  
  mem_wdata_reg[9]/SE     -      SE      R     SDFFS_X1       18  0.016   0.000    0.222  
#---------------------------------------------------------------------------------------
Path 1330: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[15][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.194 (P)    0.109 (P)
            Arrival:=    0.286        0.001

              Setup:-    0.030
      Required Time:=    0.256
       Launch Clock:=    0.001
          Data Path:+    0.366
              Slack:=   -0.111

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g185453/ZN                   -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.293  
  FE_OCPC1937_n_24606/ZN       -      A->ZN   R     INV_X4          2  0.010   0.020    0.313  
  FE_OCPC1940_n_24606/ZN       -      A->ZN   F     INV_X8         30  0.012   0.023    0.336  
  g183011/ZN                   -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.367  
  cpuregs_reg[15][5]/D         -      D       R     DFF_X1          1  0.017   0.000    0.367  
#--------------------------------------------------------------------------------------------
Path 1331: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[21][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.030
      Required Time:=    0.265
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.034    0.342  
  g181573/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.357  
  g200255/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.376  
  cpuregs_reg[21][14]/D   -      D       R     DFF_X1          1  0.017   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1332: VIOLATED (-0.110 ns) Setup Check with Pin decoded_imm_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.030
      Required Time:=    0.170
       Launch Clock:=   -0.005
          Data Path:+    0.286
              Slack:=   -0.110

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1630_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.014   0.025    0.217  
  FE_OCPC1610_n_2097/ZN   -      A->ZN   F     INV_X4          3  0.016   0.015    0.232  
  g176578_dup/ZN          -      A1->ZN  R     NAND2_X4        2  0.008   0.013    0.245  
  g184645/ZN              -      A->ZN   F     INV_X1          2  0.009   0.012    0.257  
  g196753/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.281  
  decoded_imm_reg[10]/D   -      D       R     DFF_X1          1  0.017   0.000    0.281  
#---------------------------------------------------------------------------------------
Path 1333: VIOLATED (-0.110 ns) Setup Check with Pin mem_wdata_reg[13]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) trap_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[13]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.085
      Required Time:=    0.111
       Launch Clock:=   -0.005
          Data Path:+    0.227
              Slack:=   -0.110

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  trap_reg/CK             -      CK      R     (arrival)      72  0.073       -   -0.005  
  trap_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.086    0.080  
  g169863/ZN              -      A1->ZN  F     AND2_X4         4  0.014   0.030    0.111  
  g200387/ZN              -      A2->ZN  F     AND2_X4         1  0.006   0.026    0.137  
  g178245/ZN              -      A2->ZN  R     NAND2_X2        3  0.005   0.031    0.167  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   F     INV_X2          2  0.024   0.027    0.195  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   R     INV_X8         18  0.015   0.027    0.221  
  mem_wdata_reg[13]/SE    -      SE      R     SDFFS_X1       18  0.016   0.000    0.221  
#---------------------------------------------------------------------------------------
Path 1334: VIOLATED (-0.110 ns) Setup Check with Pin mem_wdata_reg[15]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) trap_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[15]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.085
      Required Time:=    0.111
       Launch Clock:=   -0.005
          Data Path:+    0.227
              Slack:=   -0.110

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  trap_reg/CK             -      CK      R     (arrival)      72  0.073       -   -0.005  
  trap_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.086    0.080  
  g169863/ZN              -      A1->ZN  F     AND2_X4         4  0.014   0.030    0.111  
  g200387/ZN              -      A2->ZN  F     AND2_X4         1  0.006   0.026    0.137  
  g178245/ZN              -      A2->ZN  R     NAND2_X2        3  0.005   0.031    0.167  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   F     INV_X2          2  0.024   0.027    0.195  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   R     INV_X8         18  0.015   0.027    0.221  
  mem_wdata_reg[15]/SE    -      SE      R     SDFFS_X1       18  0.016   0.000    0.221  
#---------------------------------------------------------------------------------------
Path 1335: VIOLATED (-0.110 ns) Setup Check with Pin reg_pc_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.108 (P)
            Arrival:=    0.199       -0.000

              Setup:-    0.030
      Required Time:=    0.169
       Launch Clock:=   -0.000
          Data Path:+    0.280
              Slack:=   -0.110

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                       -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN            -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  FE_OCPC870_n_19094/Z             -      A->Z    R     BUF_X2          4  0.008   0.029    0.166  
  FE_OCPC2200_n_19094/Z            -      A->Z    R     BUF_X2          2  0.014   0.032    0.198  
  FE_OCPC2202_n_19094/ZN           -      A->ZN   F     INV_X4         12  0.015   0.024    0.222  
  FE_OCPC2249_FE_OFN10_n_19094/ZN  -      A->ZN   R     INV_X4          9  0.014   0.024    0.246  
  g169345/ZN                       -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.261  
  g169058/ZN                       -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.279  
  reg_pc_reg[1]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.279  
#------------------------------------------------------------------------------------------------
Path 1336: VIOLATED (-0.110 ns) Setup Check with Pin cpuregs_reg[10][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.110

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.025    0.314  
  g176143_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.038    0.352  
  g176154/ZN              -      A->ZN   F     INV_X8          8  0.027   0.012    0.364  
  g163748/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.389  
  cpuregs_reg[10][13]/D   -      D       R     DFF_X1          1  0.017   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 1337: VIOLATED (-0.110 ns) Setup Check with Pin mem_wdata_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.053
      Required Time:=    0.148
       Launch Clock:=    0.001
          Data Path:+    0.257
              Slack:=   -0.110

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[1]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.119    0.120  
  FE_RC_1769_0/ZN         -      A2->ZN  R     AND2_X4         4  0.023   0.039    0.159  
  FE_OFC193_n_34156/Z     -      A->Z    R     BUF_X2          8  0.012   0.046    0.205  
  g84175__185695/ZN       -      A1->ZN  F     NAND2_X1        2  0.029   0.027    0.233  
  g84050__4296/ZN         -      A1->ZN  R     NAND2_X1        2  0.016   0.025    0.258  
  mem_wdata_reg[11]/D     -      D       R     SDFFS_X1        2  0.016   0.000    0.258  
#---------------------------------------------------------------------------------------
Path 1338: VIOLATED (-0.110 ns) Setup Check with Pin cpuregs_reg[29][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.030
      Required Time:=    0.264
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.110

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.033    0.341  
  g181569/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.355  
  g197395/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.374  
  cpuregs_reg[29][14]/D   -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1339: VIOLATED (-0.110 ns) Setup Check with Pin cpuregs_reg[5][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.023
      Required Time:=    0.290
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.110

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  g178765/ZN              -      A->ZN   R     INV_X1          1  0.009   0.013    0.289  
  g178764/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.304  
  FE_RC_3106_0/ZN         -      A2->ZN  R     NAND3_X2        2  0.010   0.030    0.335  
  g169106_dup/ZN          -      A1->ZN  F     NAND2_X4        6  0.022   0.032    0.367  
  g176034/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.021    0.388  
  FE_RC_1440_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.400  
  cpuregs_reg[5][25]/D    -      D       F     DFF_X1          1  0.006   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1340: VIOLATED (-0.110 ns) Setup Check with Pin instr_bltu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bltu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.028
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.279
              Slack:=   -0.110

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.025    0.167  
  FE_OCPC1989_n_33150/Z   -      A->Z    R     BUF_X4          4  0.014   0.031    0.197  
  g193699/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.022    0.219  
  FE_RC_1723_0/ZN         -      A1->ZN  R     NOR2_X4         4  0.011   0.025    0.244  
  FE_RC_557_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.259  
  FE_RC_556_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.274  
  instr_bltu_reg/D        -      D       R     DFF_X1          1  0.008   0.000    0.274  
#---------------------------------------------------------------------------------------
Path 1341: VIOLATED (-0.110 ns) Setup Check with Pin cpuregs_reg[26][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.025
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.110

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z              -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199511/ZN                         -      A1->ZN  F     NAND3_X4        1  0.018   0.024    0.309  
  FE_OCPC1474_n_39283/ZN             -      A->ZN   R     INV_X8          7  0.014   0.024    0.333  
  FE_OCPC2281_FE_OFN39601_n_39283/Z  -      A->Z    R     BUF_X8         15  0.013   0.033    0.366  
  g163411/ZN                         -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.381  
  cpuregs_reg[26][4]/D               -      D       F     DFF_X1          1  0.010   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1342: VIOLATED (-0.110 ns) Setup Check with Pin cpuregs_reg[6][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.110 (P)
            Arrival:=    0.303        0.002

              Setup:-    0.030
      Required Time:=    0.273
       Launch Clock:=    0.002
          Data Path:+    0.381
              Slack:=   -0.110

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g199000/ZN              -      A1->ZN  R     NAND2_X4       12  0.021   0.043    0.346  
  g199004/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.017    0.363  
  g195984/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.383  
  cpuregs_reg[6][9]/D     -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1343: VIOLATED (-0.109 ns) Setup Check with Pin cpuregs_reg[12][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.109

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.041    0.352  
  fopt187014/ZN           -      A->ZN   F     INV_X8          8  0.029   0.013    0.365  
  g188028/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.390  
  cpuregs_reg[12][11]/D   -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1344: VIOLATED (-0.109 ns) Setup Check with Pin cpuregs_reg[21][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.030
      Required Time:=    0.265
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.109

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.028    0.311  
  g181515/ZN              -      A1->ZN  R     NAND2_X4        8  0.016   0.028    0.339  
  g181518/ZN              -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.355  
  g200259/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.374  
  cpuregs_reg[21][11]/D   -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1345: VIOLATED (-0.109 ns) Setup Check with Pin cpuregs_reg[26][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.025
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.109

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z              -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199511/ZN                         -      A1->ZN  F     NAND3_X4        1  0.018   0.024    0.309  
  FE_OCPC1474_n_39283/ZN             -      A->ZN   R     INV_X8          7  0.014   0.024    0.333  
  FE_OCPC2281_FE_OFN39601_n_39283/Z  -      A->Z    R     BUF_X8         15  0.013   0.033    0.366  
  g163845/ZN                         -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.381  
  cpuregs_reg[26][0]/D               -      D       F     DFF_X1          1  0.010   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1346: VIOLATED (-0.109 ns) Setup Check with Pin cpuregs_reg[26][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.025
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.109

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z              -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199511/ZN                         -      A1->ZN  F     NAND3_X4        1  0.018   0.024    0.309  
  FE_OCPC1474_n_39283/ZN             -      A->ZN   R     INV_X8          7  0.014   0.024    0.333  
  FE_OCPC2281_FE_OFN39601_n_39283/Z  -      A->Z    R     BUF_X8         15  0.013   0.033    0.366  
  g163410/ZN                         -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.380  
  cpuregs_reg[26][3]/D               -      D       F     DFF_X1          1  0.009   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1347: VIOLATED (-0.109 ns) Setup Check with Pin decoded_imm_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.030
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.285
              Slack:=   -0.109

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1630_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.014   0.025    0.217  
  FE_OCPC1610_n_2097/ZN   -      A->ZN   F     INV_X4          3  0.016   0.015    0.232  
  g176578_dup/ZN          -      A1->ZN  R     NAND2_X4        2  0.008   0.013    0.245  
  g184645_dup/ZN          -      A->ZN   F     INV_X2          4  0.009   0.012    0.257  
  g166395/ZN              -      B1->ZN  R     OAI21_X2        1  0.007   0.023    0.281  
  decoded_imm_reg[8]/D    -      D       R     DFF_X1          1  0.016   0.000    0.281  
#---------------------------------------------------------------------------------------
Path 1348: VIOLATED (-0.109 ns) Setup Check with Pin mem_wdata_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.053
      Required Time:=    0.149
       Launch Clock:=    0.001
          Data Path:+    0.257
              Slack:=   -0.109

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[1]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.119    0.120  
  FE_RC_1769_0/ZN         -      A2->ZN  R     AND2_X4         4  0.023   0.039    0.159  
  FE_OFC193_n_34156/Z     -      A->Z    R     BUF_X2          8  0.012   0.047    0.206  
  g84172__5266/ZN         -      A1->ZN  F     NAND2_X1        2  0.029   0.027    0.233  
  g84045__1840/ZN         -      A2->ZN  R     NAND2_X1        2  0.016   0.025    0.258  
  mem_wdata_reg[10]/D     -      D       R     SDFFS_X1        2  0.014   0.000    0.258  
#---------------------------------------------------------------------------------------
Path 1349: VIOLATED (-0.109 ns) Setup Check with Pin cpuregs_reg[25][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.030
      Required Time:=    0.265
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.109

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.034    0.342  
  g181561/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.356  
  g163391/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.374  
  cpuregs_reg[25][14]/D   -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1350: VIOLATED (-0.109 ns) Setup Check with Pin cpuregs_reg[14][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.387
              Slack:=   -0.109

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.025    0.314  
  g176143_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.038    0.352  
  g176154/ZN              -      A->ZN   F     INV_X8          8  0.027   0.012    0.364  
  FE_RC_2002_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.388  
  cpuregs_reg[14][13]/D   -      D       R     DFF_X1          1  0.016   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1351: VIOLATED (-0.109 ns) Setup Check with Pin cpuregs_reg[31][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.030
      Required Time:=    0.265
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.109

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.033    0.341  
  g176174/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.355  
  g163571/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.374  
  cpuregs_reg[31][14]/D   -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1352: VIOLATED (-0.109 ns) Setup Check with Pin cpuregs_reg[11][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.387
              Slack:=   -0.109

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.025    0.314  
  g176143_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.038    0.352  
  g176154/ZN              -      A->ZN   F     INV_X8          8  0.027   0.012    0.364  
  g163630/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.388  
  cpuregs_reg[11][13]/D   -      D       R     DFF_X1          1  0.016   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1353: VIOLATED (-0.109 ns) Setup Check with Pin decoded_imm_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.199       -0.005

              Setup:-    0.030
      Required Time:=    0.170
       Launch Clock:=   -0.005
          Data Path:+    0.283
              Slack:=   -0.109

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1630_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.014   0.025    0.217  
  FE_OCPC1610_n_2097/ZN   -      A->ZN   F     INV_X4          3  0.016   0.015    0.232  
  FE_OCPC1611_n_2097/ZN   -      A->ZN   R     INV_X4          5  0.008   0.015    0.247  
  g168244/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.259  
  FE_RC_551_0/ZN          -      A1->ZN  R     NAND3_X1        1  0.012   0.019    0.279  
  decoded_imm_reg[4]/D    -      D       R     DFF_X1          1  0.014   0.000    0.279  
#---------------------------------------------------------------------------------------
Path 1354: VIOLATED (-0.109 ns) Setup Check with Pin cpuregs_reg[26][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.025
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.109

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z        -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                         -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                         -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN             -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z              -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g199511/ZN                         -      A1->ZN  F     NAND3_X4        1  0.018   0.024    0.309  
  FE_OCPC1474_n_39283/ZN             -      A->ZN   R     INV_X8          7  0.014   0.024    0.333  
  FE_OCPC2281_FE_OFN39601_n_39283/Z  -      A->Z    R     BUF_X8         15  0.013   0.032    0.366  
  g163418/ZN                         -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.380  
  cpuregs_reg[26][11]/D              -      D       F     DFF_X1          1  0.009   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1355: VIOLATED (-0.109 ns) Setup Check with Pin cpuregs_reg[3][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.023
      Required Time:=    0.290
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.109

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  g178765/ZN              -      A->ZN   R     INV_X1          1  0.009   0.013    0.289  
  g178764/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.304  
  FE_RC_3106_0/ZN         -      A2->ZN  R     NAND3_X2        2  0.010   0.030    0.335  
  g169106_dup/ZN          -      A1->ZN  F     NAND2_X4        6  0.022   0.032    0.367  
  g175927/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.387  
  FE_RC_410_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.398  
  cpuregs_reg[3][25]/D    -      D       F     DFF_X1          1  0.006   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1356: VIOLATED (-0.108 ns) Setup Check with Pin cpuregs_reg[6][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.023
      Required Time:=    0.290
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  g178765/ZN              -      A->ZN   R     INV_X1          1  0.009   0.013    0.289  
  g178764/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.304  
  FE_RC_3106_0/ZN         -      A2->ZN  R     NAND3_X2        2  0.010   0.030    0.335  
  g169106_dup/ZN          -      A1->ZN  F     NAND2_X4        6  0.022   0.032    0.367  
  g196015/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.386  
  g180724/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.398  
  cpuregs_reg[6][25]/D    -      D       F     DFF_X1          1  0.006   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1357: VIOLATED (-0.108 ns) Setup Check with Pin mem_wdata_reg[19]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[19]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.068
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.242
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   F     INV_X8         18  0.031   0.020    0.236  
  mem_wdata_reg[19]/SE    -      SE      F     SDFFR_X1       18  0.012   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1358: VIOLATED (-0.108 ns) Setup Check with Pin mem_wdata_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.053
      Required Time:=    0.148
       Launch Clock:=    0.001
          Data Path:+    0.256
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[1]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.119    0.120  
  FE_RC_1769_0/ZN         -      A2->ZN  R     AND2_X4         4  0.023   0.039    0.159  
  FE_OFC193_n_34156/Z     -      A->Z    R     BUF_X2          8  0.012   0.047    0.206  
  g84173__2250/ZN         -      A1->ZN  F     NAND2_X2        2  0.029   0.026    0.232  
  g84052__1474/ZN         -      A2->ZN  R     NAND2_X1        2  0.015   0.025    0.257  
  mem_wdata_reg[8]/D      -      D       R     SDFFS_X1        2  0.014   0.000    0.257  
#---------------------------------------------------------------------------------------
Path 1359: VIOLATED (-0.108 ns) Setup Check with Pin mem_wdata_reg[17]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[17]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.068
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.241
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   F     INV_X8         18  0.031   0.020    0.236  
  mem_wdata_reg[17]/SE    -      SE      F     SDFFR_X1       18  0.012   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1360: VIOLATED (-0.108 ns) Setup Check with Pin cpuregs_reg[9][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.110 (P)
            Arrival:=    0.306        0.002

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.002
          Data Path:+    0.382
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.037    0.340  
  FE_OCPC2255_n_38748/ZN  -      A->ZN   F     INV_X8         10  0.026   0.018    0.358  
  g163593/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.384  
  cpuregs_reg[9][9]/D     -      D       R     DFF_X1          1  0.017   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1361: VIOLATED (-0.108 ns) Setup Check with Pin cpuregs_reg[3][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.110 (P)
            Arrival:=    0.306        0.002

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.002
          Data Path:+    0.382
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g199000/ZN              -      A1->ZN  R     NAND2_X4       12  0.021   0.043    0.346  
  g199009/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.364  
  g175953/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.384  
  cpuregs_reg[3][9]/D     -      D       R     DFF_X1          1  0.018   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1362: VIOLATED (-0.108 ns) Setup Check with Pin mem_wdata_reg[30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.067
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.242
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   F     INV_X8         18  0.031   0.021    0.236  
  mem_wdata_reg[30]/SE    -      SE      F     SDFFR_X2       18  0.012   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1363: VIOLATED (-0.108 ns) Setup Check with Pin mem_wdata_reg[27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.067
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.242
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   F     INV_X8         18  0.031   0.021    0.236  
  mem_wdata_reg[27]/SE    -      SE      F     SDFFR_X2       18  0.012   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1364: VIOLATED (-0.108 ns) Setup Check with Pin mem_wdata_reg[25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.067
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.242
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   F     INV_X8         18  0.031   0.021    0.236  
  mem_wdata_reg[25]/SE    -      SE      F     SDFFR_X2       18  0.012   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1365: VIOLATED (-0.108 ns) Setup Check with Pin cpuregs_reg[4][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.023
      Required Time:=    0.290
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  g178765/ZN              -      A->ZN   R     INV_X1          1  0.009   0.013    0.289  
  g178764/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.304  
  FE_RC_3106_0/ZN         -      A2->ZN  R     NAND3_X2        2  0.010   0.030    0.335  
  g169106_dup/ZN          -      A1->ZN  F     NAND2_X4        6  0.022   0.032    0.367  
  g180601/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.019    0.386  
  g180600/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.398  
  cpuregs_reg[4][25]/D    -      D       F     DFF_X1          1  0.006   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1366: VIOLATED (-0.108 ns) Setup Check with Pin mem_wdata_reg[18]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[18]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.068
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.241
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   F     INV_X8         18  0.031   0.020    0.236  
  mem_wdata_reg[18]/SE    -      SE      F     SDFFR_X1       18  0.012   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1367: VIOLATED (-0.108 ns) Setup Check with Pin instr_bne_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bne_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.033
      Required Time:=    0.160
       Launch Clock:=   -0.005
          Data Path:+    0.273
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.025    0.167  
  FE_OCPC1989_n_33150/Z   -      A->Z    R     BUF_X4          4  0.014   0.031    0.197  
  g193699/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.021    0.219  
  FE_RC_1726_0/ZN         -      A->ZN   R     INV_X1          1  0.011   0.014    0.232  
  FE_RC_1725_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.244  
  g191031/ZN              -      A1->ZN  R     OAI22_X1        1  0.007   0.024    0.268  
  instr_bne_reg/D         -      D       R     DFF_X1          1  0.027   0.000    0.268  
#---------------------------------------------------------------------------------------
Path 1368: VIOLATED (-0.108 ns) Setup Check with Pin cpuregs_reg[25][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.030
      Required Time:=    0.265
       Launch Clock:=    0.001
          Data Path:+    0.372
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.315  
  g169100_dup181844/ZN    -      A1->ZN  R     NAND2_X4        6  0.017   0.025    0.340  
  g181849/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.355  
  g163390/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.373  
  cpuregs_reg[25][13]/D   -      D       R     DFF_X1          1  0.016   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 1369: VIOLATED (-0.108 ns) Setup Check with Pin mem_wdata_reg[31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.067
      Required Time:=    0.129
       Launch Clock:=   -0.005
          Data Path:+    0.242
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   F     INV_X8         18  0.031   0.021    0.236  
  mem_wdata_reg[31]/SE    -      SE      F     SDFFR_X2       18  0.012   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1370: VIOLATED (-0.108 ns) Setup Check with Pin cpuregs_reg[12][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.110 (P)
            Arrival:=    0.306        0.002

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.002
          Data Path:+    0.382
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.037    0.340  
  FE_OCPC2255_n_38748/ZN  -      A->ZN   F     INV_X8         10  0.026   0.018    0.358  
  g188042/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.384  
  cpuregs_reg[12][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1371: VIOLATED (-0.108 ns) Setup Check with Pin cpuregs_reg[31][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.030
      Required Time:=    0.265
       Launch Clock:=    0.001
          Data Path:+    0.372
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.026    0.315  
  g176143/ZN              -      A1->ZN  R     NAND2_X4        5  0.017   0.025    0.340  
  g176150/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.354  
  g163570/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.373  
  cpuregs_reg[31][13]/D   -      D       R     DFF_X1          1  0.017   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 1372: VIOLATED (-0.108 ns) Setup Check with Pin mem_wdata_reg[28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.067
      Required Time:=    0.129
       Launch Clock:=   -0.005
          Data Path:+    0.242
              Slack:=   -0.108

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   F     INV_X8         18  0.031   0.021    0.236  
  mem_wdata_reg[28]/SE    -      SE      F     SDFFR_X2       18  0.012   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1373: VIOLATED (-0.107 ns) Setup Check with Pin instr_ori_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_ori_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.028
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.277
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193700/ZN              -      A1->ZN  F     NAND2_X4        5  0.015   0.021    0.189  
  g169686/ZN              -      A->ZN   R     INV_X2          4  0.012   0.024    0.213  
  g169625/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.019    0.232  
  FE_OCPC1731_n_1727/ZN   -      A->ZN   R     INV_X4          3  0.010   0.012    0.244  
  FE_RC_579_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.006   0.013    0.257  
  FE_RC_578_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.007   0.015    0.272  
  instr_ori_reg/D         -      D       R     DFF_X1          1  0.008   0.000    0.272  
#---------------------------------------------------------------------------------------
Path 1374: VIOLATED (-0.107 ns) Setup Check with Pin mem_wdata_reg[23]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[23]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.067
      Required Time:=    0.129
       Launch Clock:=   -0.005
          Data Path:+    0.242
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   F     INV_X8         18  0.031   0.020    0.236  
  mem_wdata_reg[23]/SE    -      SE      F     SDFFR_X2       18  0.012   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1375: VIOLATED (-0.107 ns) Setup Check with Pin mem_wdata_reg[26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.067
      Required Time:=    0.129
       Launch Clock:=   -0.005
          Data Path:+    0.242
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   F     INV_X8         18  0.031   0.021    0.236  
  mem_wdata_reg[26]/SE    -      SE      F     SDFFR_X2       18  0.012   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1376: VIOLATED (-0.107 ns) Setup Check with Pin mem_wdata_reg[24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.067
      Required Time:=    0.129
       Launch Clock:=   -0.005
          Data Path:+    0.242
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   F     INV_X8         18  0.031   0.021    0.236  
  mem_wdata_reg[24]/SE    -      SE      F     SDFFR_X2       18  0.012   0.000    0.236  
#---------------------------------------------------------------------------------------
Path 1377: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[2][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.108 (P)
            Arrival:=    0.310       -0.000

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=   -0.000
          Data Path:+    0.388
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g111_dup/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.298  
  FE_RC_3052_0/Z          -      A->Z    F     BUF_X8          3  0.016   0.032    0.330  
  FE_OCPC1142_n_11375/ZN  -      A->ZN   R     INV_X4         10  0.007   0.024    0.354  
  g162974/ZN              -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.369  
  g162201/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.388  
  cpuregs_reg[2][2]/D     -      D       R     DFF_X1          1  0.017   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1378: VIOLATED (-0.107 ns) Setup Check with Pin instr_xori_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_xori_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.100 (P)    0.103 (P)
            Arrival:=    0.192       -0.005

              Setup:-    0.029
      Required Time:=    0.163
       Launch Clock:=   -0.005
          Data Path:+    0.275
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193700/ZN              -      A1->ZN  F     NAND2_X4        5  0.015   0.021    0.189  
  g169686/ZN              -      A->ZN   R     INV_X2          4  0.012   0.024    0.213  
  g169625/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.019    0.232  
  FE_OCPC1731_n_1727/ZN   -      A->ZN   R     INV_X4          3  0.010   0.012    0.244  
  FE_RC_591_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.006   0.011    0.256  
  FE_RC_590_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.006   0.015    0.270  
  instr_xori_reg/D        -      D       R     DFF_X1          1  0.009   0.000    0.270  
#---------------------------------------------------------------------------------------
Path 1379: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[5][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.108 (P)
            Arrival:=    0.309       -0.000

              Setup:-    0.024
      Required Time:=    0.285
       Launch Clock:=   -0.000
          Data Path:+    0.393
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.292  
  FE_OCPC1919_n_37387/Z   -      A->Z    F     BUF_X8          8  0.010   0.034    0.326  
  FE_OCPC1927_n_37387/ZN  -      A->ZN   R     INV_X8         23  0.009   0.027    0.353  
  FE_OCPC1928_n_37387/ZN  -      A->ZN   F     INV_X2          2  0.019   0.012    0.366  
  FE_RC_1445_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.379  
  FE_RC_1444_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.009   0.013    0.393  
  cpuregs_reg[5][13]/D    -      D       F     DFF_X1          1  0.007   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1380: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[10][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.110 (P)
            Arrival:=    0.306        0.002

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.002
          Data Path:+    0.382
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.037    0.340  
  FE_OCPC2255_n_38748/ZN  -      A->ZN   F     INV_X8         10  0.026   0.018    0.358  
  g163744/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.384  
  cpuregs_reg[10][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1381: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[2][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.028
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g180636/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.018    0.378  
  g180635/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.392  
  cpuregs_reg[2][20]/D    -      D       R     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1382: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[11][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.110 (P)
            Arrival:=    0.306        0.002

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.002
          Data Path:+    0.382
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.037    0.340  
  FE_OCPC2255_n_38748/ZN  -      A->ZN   F     INV_X8         10  0.026   0.018    0.358  
  g163626/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.384  
  cpuregs_reg[11][9]/D    -      D       R     DFF_X1          1  0.016   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1383: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[14][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.110 (P)
            Arrival:=    0.306        0.002

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.002
          Data Path:+    0.382
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.037    0.340  
  FE_OCPC2255_n_38748/ZN  -      A->ZN   F     INV_X8         10  0.026   0.018    0.358  
  g163776/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.384  
  cpuregs_reg[14][9]/D    -      D       R     DFF_X1          1  0.016   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1384: VIOLATED (-0.107 ns) Setup Check with Pin instr_sub_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sub_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.030
      Required Time:=    0.162
       Launch Clock:=   -0.005
          Data Path:+    0.274
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.024    0.192  
  g193702/ZN              -      A1->ZN  R     AND3_X4         3  0.007   0.040    0.232  
  g168961/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.246  
  g166604/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.269  
  instr_sub_reg/D         -      D       R     DFF_X1          1  0.016   0.000    0.269  
#---------------------------------------------------------------------------------------
Path 1385: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[13][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.110 (P)
            Arrival:=    0.306        0.002

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.002
          Data Path:+    0.382
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.037    0.340  
  FE_OCPC2255_n_38748/ZN  -      A->ZN   F     INV_X8         10  0.026   0.018    0.358  
  g163056/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.384  
  cpuregs_reg[13][9]/D    -      D       R     DFF_X1          1  0.016   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1386: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[15][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.030
      Required Time:=    0.284
       Launch Clock:=    0.001
          Data Path:+    0.390
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.041    0.352  
  fopt187014/ZN           -      A->ZN   F     INV_X8          8  0.029   0.013    0.364  
  g163658/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.391  
  cpuregs_reg[15][11]/D   -      D       R     DFF_X1          1  0.018   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 1387: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[15][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.110 (P)
            Arrival:=    0.306        0.002

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.002
          Data Path:+    0.382
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.037    0.340  
  FE_OCPC2255_n_38748/ZN  -      A->ZN   F     INV_X8         10  0.026   0.018    0.358  
  g163656/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.383  
  cpuregs_reg[15][9]/D    -      D       R     DFF_X1          1  0.016   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1388: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[5][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.108 (P)
            Arrival:=    0.313       -0.000

              Setup:-    0.030
      Required Time:=    0.283
       Launch Clock:=   -0.000
          Data Path:+    0.390
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.292  
  FE_OCPC1919_n_37387/Z   -      A->Z    F     BUF_X8          8  0.010   0.034    0.326  
  FE_OCPC1927_n_37387/ZN  -      A->ZN   R     INV_X8         23  0.009   0.029    0.355  
  g176018/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.371  
  g176017/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.390  
  cpuregs_reg[5][2]/D     -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1389: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[6][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.028
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  g198633/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.018    0.367  
  FE_RC_1456_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.381  
  cpuregs_reg[6][12]/D    -      D       R     DFF_X1          1  0.008   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 1390: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[8][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.110 (P)
            Arrival:=    0.306        0.002

              Setup:-    0.030
      Required Time:=    0.277
       Launch Clock:=    0.002
          Data Path:+    0.382
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g169103_dup/ZN          -      A1->ZN  R     NAND2_X4       10  0.021   0.037    0.340  
  FE_OCPC2255_n_38748/ZN  -      A->ZN   F     INV_X8         10  0.026   0.018    0.358  
  g199937/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.383  
  cpuregs_reg[8][9]/D     -      D       R     DFF_X1          1  0.016   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1391: VIOLATED (-0.107 ns) Setup Check with Pin instr_bgeu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bgeu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.029
      Required Time:=    0.168
       Launch Clock:=   -0.005
          Data Path:+    0.279
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.025    0.167  
  FE_OCPC1989_n_33150/Z   -      A->Z    R     BUF_X4          4  0.014   0.031    0.197  
  g193699/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.022    0.219  
  FE_RC_1723_0/ZN         -      A1->ZN  R     NOR2_X4         4  0.011   0.025    0.244  
  FE_RC_571_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.259  
  FE_RC_570_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.274  
  instr_bgeu_reg/D        -      D       R     DFF_X1          1  0.009   0.000    0.274  
#---------------------------------------------------------------------------------------
Path 1392: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[4][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.107

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g180622/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.378  
  g180621/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.392  
  cpuregs_reg[4][20]/D    -      D       R     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1393: VIOLATED (-0.106 ns) Setup Check with Pin mem_state_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_state_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.194       -0.006

              Setup:-    0.031
      Required Time:=    0.164
       Launch Clock:=   -0.006
          Data Path:+    0.276
              Slack:=   -0.106

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g178599/ZN                       -      A1->ZN  R     AND2_X1         2  0.021   0.040    0.219  
  g167747/ZN                       -      A1->ZN  F     NAND3_X1        2  0.012   0.025    0.244  
  g199703/ZN                       -      B->ZN   R     OAI211_X1       1  0.016   0.026    0.270  
  mem_state_reg[1]/D               -      D       R     DFF_X1          1  0.019   0.000    0.270  
#------------------------------------------------------------------------------------------------
Path 1394: VIOLATED (-0.106 ns) Setup Check with Pin cpuregs_reg[2][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.028
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.106

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  g185826/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.366  
  FE_RC_343_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.381  
  cpuregs_reg[2][12]/D    -      D       R     DFF_X1          1  0.009   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 1395: VIOLATED (-0.106 ns) Setup Check with Pin cpuregs_reg[7][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.110 (P)
            Arrival:=    0.306        0.002

              Setup:-    0.030
      Required Time:=    0.276
       Launch Clock:=    0.002
          Data Path:+    0.380
              Slack:=   -0.106

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  g179680/ZN              -      A1->ZN  F     NAND4_X1        1  0.012   0.026    0.225  
  add_1312_30_g179679/ZN  -      A->ZN   R     XNOR2_X1        1  0.018   0.043    0.267  
  g199001/ZN              -      A1->ZN  F     NAND2_X2        2  0.030   0.035    0.303  
  g199000/ZN              -      A1->ZN  R     NAND2_X4       12  0.021   0.043    0.346  
  g199005/ZN              -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.363  
  g195380/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.382  
  cpuregs_reg[7][9]/D     -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1396: VIOLATED (-0.106 ns) Setup Check with Pin cpuregs_reg[4][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.028
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.106

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g181430_dup198631/ZN    -      A1->ZN  R     NAND2_X4       12  0.014   0.039    0.349  
  g185825/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.366  
  FE_RC_337_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.380  
  cpuregs_reg[4][12]/D    -      D       R     DFF_X1          1  0.009   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1397: VIOLATED (-0.106 ns) Setup Check with Pin mem_wdata_reg[7]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[7]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.073
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.240
              Slack:=   -0.106

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.234  
  mem_wdata_reg[7]/SE     -      SE      F     SDFF_X1        15  0.012   0.000    0.234  
#---------------------------------------------------------------------------------------
Path 1398: VIOLATED (-0.106 ns) Setup Check with Pin mem_wdata_reg[2]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[2]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.073
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.240
              Slack:=   -0.106

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.234  
  mem_wdata_reg[2]/SE     -      SE      F     SDFF_X1        15  0.012   0.000    0.234  
#---------------------------------------------------------------------------------------
Path 1399: VIOLATED (-0.106 ns) Setup Check with Pin mem_wdata_reg[1]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[1]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.073
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.240
              Slack:=   -0.106

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.234  
  mem_wdata_reg[1]/SE     -      SE      F     SDFF_X1        15  0.012   0.000    0.234  
#---------------------------------------------------------------------------------------
Path 1400: VIOLATED (-0.106 ns) Setup Check with Pin cpuregs_reg[6][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.106

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g196014/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.378  
  g180642/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.392  
  cpuregs_reg[6][20]/D    -      D       R     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1401: VIOLATED (-0.106 ns) Setup Check with Pin mem_wdata_reg[14]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) trap_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[14]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.085
      Required Time:=    0.117
       Launch Clock:=   -0.005
          Data Path:+    0.228
              Slack:=   -0.106

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  trap_reg/CK             -      CK      R     (arrival)      72  0.073       -   -0.005  
  trap_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.086    0.080  
  g169863/ZN              -      A1->ZN  F     AND2_X4         4  0.014   0.030    0.111  
  g200387/ZN              -      A2->ZN  F     AND2_X4         1  0.006   0.026    0.137  
  g178245/ZN              -      A2->ZN  R     NAND2_X2        3  0.005   0.031    0.167  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   F     INV_X2          2  0.024   0.027    0.195  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   R     INV_X8         18  0.015   0.028    0.222  
  mem_wdata_reg[14]/SE    -      SE      R     SDFFS_X1       18  0.016   0.000    0.222  
#---------------------------------------------------------------------------------------
Path 1402: VIOLATED (-0.106 ns) Setup Check with Pin decoded_imm_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.200       -0.005

              Setup:-    0.029
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.282
              Slack:=   -0.106

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1630_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.014   0.025    0.217  
  FE_OCPC1610_n_2097/ZN   -      A->ZN   F     INV_X4          3  0.016   0.015    0.232  
  FE_OCPC1611_n_2097/ZN   -      A->ZN   R     INV_X4          5  0.008   0.015    0.247  
  g200292/ZN              -      B1->ZN  F     OAI21_X1        1  0.009   0.013    0.260  
  g165833/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.017    0.277  
  decoded_imm_reg[11]/D   -      D       R     DFF_X1          1  0.009   0.000    0.277  
#---------------------------------------------------------------------------------------
Path 1403: VIOLATED (-0.105 ns) Setup Check with Pin decoded_imm_j_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.077
      Required Time:=    0.118
       Launch Clock:=   -0.006
          Data Path:+    0.230
              Slack:=   -0.105

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  FE_RC_532_0/ZN                   -      A1->ZN  R     OR2_X2          1  0.021   0.027    0.206  
  FE_RC_531_0/ZN                   -      A2->ZN  F     NAND2_X2        3  0.008   0.018    0.224  
  decoded_imm_j_reg[13]/D          -      D       F     SDFF_X1         3  0.011   0.000    0.224  
#------------------------------------------------------------------------------------------------
Path 1404: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[8][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.315        0.001

              Setup:-    0.030
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.041    0.352  
  fopt187014/ZN           -      A->ZN   F     INV_X8          8  0.029   0.013    0.365  
  g199872/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.390  
  cpuregs_reg[8][11]/D    -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1405: VIOLATED (-0.105 ns) Setup Check with Pin decoded_imm_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.030
      Required Time:=    0.172
       Launch Clock:=   -0.005
          Data Path:+    0.282
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1630_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.014   0.025    0.217  
  FE_OCPC1610_n_2097/ZN   -      A->ZN   F     INV_X4          3  0.016   0.015    0.232  
  FE_OCPC1611_n_2097/ZN   -      A->ZN   R     INV_X4          5  0.008   0.015    0.247  
  g168240/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.259  
  FE_RC_549_0/ZN          -      A1->ZN  R     NAND3_X1        1  0.009   0.018    0.277  
  decoded_imm_reg[1]/D    -      D       R     DFF_X1          1  0.013   0.000    0.277  
#---------------------------------------------------------------------------------------
Path 1406: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[3][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.210 (P)    0.109 (P)
            Arrival:=    0.302        0.001

              Setup:-    0.028
      Required Time:=    0.274
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g194979/ZN              -      A1->ZN  R     NAND2_X4       12  0.014   0.038    0.348  
  g185817/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.365  
  FE_RC_1501_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.380  
  cpuregs_reg[3][12]/D    -      D       R     DFF_X1          1  0.009   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1407: VIOLATED (-0.105 ns) Setup Check with Pin mem_wdata_reg[6]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[6]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.073
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.239
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.234  
  mem_wdata_reg[6]/SE     -      SE      F     SDFF_X1        15  0.012   0.000    0.234  
#---------------------------------------------------------------------------------------
Path 1408: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[29][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.030
      Required Time:=    0.264
       Launch Clock:=    0.001
          Data Path:+    0.369
              Slack:=   -0.105

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  FE_RC_3103_0/ZN                 -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.308  
  FE_RC_3104_0/ZN                 -      A->ZN   R     INV_X16        37  0.014   0.027    0.335  
  g164616/ZN                      -      A2->ZN  F     NAND2_X1        1  0.016   0.016    0.351  
  g197412/ZN                      -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.370  
  cpuregs_reg[29][3]/D            -      D       R     DFF_X1          1  0.017   0.000    0.370  
#-----------------------------------------------------------------------------------------------
Path 1409: VIOLATED (-0.105 ns) Setup Check with Pin instr_sltiu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sltiu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.028
      Required Time:=    0.165
       Launch Clock:=   -0.005
          Data Path:+    0.275
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193700/ZN              -      A1->ZN  F     NAND2_X4        5  0.015   0.021    0.189  
  g169686/ZN              -      A->ZN   R     INV_X2          4  0.012   0.024    0.213  
  g169625/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.019    0.232  
  FE_OCPC1731_n_1727/ZN   -      A->ZN   R     INV_X4          3  0.010   0.012    0.244  
  FE_RC_575_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.006   0.011    0.256  
  FE_RC_574_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.006   0.014    0.270  
  instr_sltiu_reg/D       -      D       R     DFF_X1          1  0.009   0.000    0.270  
#---------------------------------------------------------------------------------------
Path 1410: VIOLATED (-0.105 ns) Setup Check with Pin mem_wdata_reg[5]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[5]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.073
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.239
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.234  
  mem_wdata_reg[5]/SE     -      SE      F     SDFF_X1        15  0.012   0.000    0.234  
#---------------------------------------------------------------------------------------
Path 1411: VIOLATED (-0.105 ns) Setup Check with Pin mem_wdata_reg[3]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[3]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.073
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.239
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.234  
  mem_wdata_reg[3]/SE     -      SE      F     SDFF_X1        15  0.012   0.000    0.234  
#---------------------------------------------------------------------------------------
Path 1412: VIOLATED (-0.105 ns) Setup Check with Pin mem_wdata_reg[0]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[0]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.073
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.239
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.234  
  mem_wdata_reg[0]/SE     -      SE      F     SDFF_X1        15  0.012   0.000    0.234  
#---------------------------------------------------------------------------------------
Path 1413: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[1][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.109 (P)
            Arrival:=    0.303        0.001

              Setup:-    0.028
      Required Time:=    0.275
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g194979/ZN              -      A1->ZN  R     NAND2_X4       12  0.014   0.038    0.348  
  g185813/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.365  
  FE_RC_480_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.380  
  cpuregs_reg[1][12]/D    -      D       R     DFF_X1          1  0.009   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1414: VIOLATED (-0.105 ns) Setup Check with Pin mem_wdata_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.053
      Required Time:=    0.143
       Launch Clock:=    0.001
          Data Path:+    0.247
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[1]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.119    0.120  
  FE_RC_1769_0/ZN         -      A2->ZN  R     AND2_X4         4  0.023   0.039    0.159  
  FE_OFC193_n_34156/Z     -      A->Z    R     BUF_X2          8  0.012   0.047    0.205  
  g84176__5795/ZN         -      A1->ZN  F     NAND2_X2        2  0.029   0.022    0.228  
  g84049__8780/ZN         -      A1->ZN  R     NAND2_X2        2  0.013   0.021    0.248  
  mem_wdata_reg[12]/D     -      D       R     SDFFS_X1        2  0.013   0.000    0.248  
#---------------------------------------------------------------------------------------
Path 1415: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[7][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.028
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.027    0.300  
  g190421/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.020    0.320  
  g169115/ZN              -      A1->ZN  R     NAND2_X4        7  0.011   0.035    0.355  
  g162952/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.372  
  FE_RC_444_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.386  
  cpuregs_reg[7][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1416: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[31][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.030
      Required Time:=    0.266
       Launch Clock:=    0.001
          Data Path:+    0.370
              Slack:=   -0.105

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g183682/ZN                   -      A1->ZN  F     NAND2_X4        2  0.018   0.022    0.307  
  g183684/ZN                   -      A->ZN   R     INV_X8         19  0.012   0.030    0.337  
  g164684/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.352  
  g163561/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.371  
  cpuregs_reg[31][4]/D         -      D       R     DFF_X1          1  0.017   0.000    0.371  
#--------------------------------------------------------------------------------------------
Path 1417: VIOLATED (-0.105 ns) Setup Check with Pin mem_rdata_q_reg[16]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[16]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.102 (P)
            Arrival:=    0.200       -0.006

              Setup:-    0.084
      Required Time:=    0.115
       Launch Clock:=   -0.006
          Data Path:+    0.227
              Slack:=   -0.105

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.035    0.220  
  mem_rdata_q_reg[16]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.220  
#------------------------------------------------------------------------------------------------
Path 1418: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[3][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.223 (P)    0.109 (P)
            Arrival:=    0.315        0.001

              Setup:-    0.028
      Required Time:=    0.287
       Launch Clock:=    0.001
          Data Path:+    0.391
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.023    0.261  
  add_1312_30_g7017/ZN    -      A1->ZN  F     NAND2_X1        2  0.013   0.018    0.278  
  FE_RC_1269_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.010   0.021    0.299  
  FE_RC_1943_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.012   0.024    0.323  
  g169109/ZN              -      A1->ZN  R     NAND2_X4        7  0.015   0.038    0.361  
  g175931/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.378  
  FE_RC_1463_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.392  
  cpuregs_reg[3][20]/D    -      D       R     DFF_X1          1  0.008   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1419: VIOLATED (-0.105 ns) Setup Check with Pin mem_wdata_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.058
      Required Time:=    0.138
       Launch Clock:=    0.001
          Data Path:+    0.241
              Slack:=   -0.105

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK      -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN      -      CK->QN  R     DFF_X1          1  0.073   0.086    0.087  
  FE_OCPC1991_n_7871/Z        -      A->Z    R     BUF_X4          4  0.014   0.028    0.115  
  g84485__194634/ZN           -      A1->ZN  F     NAND2_X2        4  0.012   0.023    0.138  
  FE_OCPC1704_n_34155/ZN      -      A->ZN   R     INV_X2          1  0.015   0.020    0.158  
  FE_OCPC1711_FE_RN_844_0/ZN  -      A->ZN   F     INV_X4          2  0.011   0.012    0.170  
  FE_OCPC2247_n_34155/Z       -      A->Z    F     BUF_X4          7  0.006   0.028    0.198  
  g83928__178164/ZN           -      B1->ZN  R     OAI22_X2        2  0.008   0.045    0.243  
  mem_wdata_reg[21]/D         -      D       R     SDFFR_X1        2  0.037   0.000    0.243  
#-------------------------------------------------------------------------------------------
Path 1420: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[11][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.223 (P)    0.109 (P)
            Arrival:=    0.315        0.001

              Setup:-    0.030
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.041    0.352  
  fopt187014/ZN           -      A->ZN   F     INV_X8          8  0.029   0.013    0.365  
  g163628/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.390  
  cpuregs_reg[11][11]/D   -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1421: VIOLATED (-0.105 ns) Setup Check with Pin mem_wdata_reg[4]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[4]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.073
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.239
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.233  
  mem_wdata_reg[4]/SE     -      SE      F     SDFF_X1        15  0.012   0.000    0.233  
#---------------------------------------------------------------------------------------
Path 1422: VIOLATED (-0.105 ns) Setup Check with Pin mem_wdata_reg[21]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[21]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.068
      Required Time:=    0.128
       Launch Clock:=   -0.005
          Data Path:+    0.239
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.233  
  mem_wdata_reg[21]/SE    -      SE      F     SDFFR_X1       15  0.012   0.000    0.233  
#---------------------------------------------------------------------------------------
Path 1423: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[29][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.030
      Required Time:=    0.264
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.105

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z     -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                      -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                      -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN                  -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN          -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN          -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_OCPC806_FE_DBTN7_n_21048/ZN  -      A->ZN   R     INV_X8          5  0.009   0.019    0.286  
  FE_RC_3103_0/ZN                 -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.308  
  FE_RC_3104_0/ZN                 -      A->ZN   R     INV_X16        37  0.014   0.027    0.335  
  g164617/ZN                      -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.350  
  g197404/ZN                      -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.369  
  cpuregs_reg[29][4]/D            -      D       R     DFF_X1          1  0.017   0.000    0.369  
#-----------------------------------------------------------------------------------------------
Path 1424: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[31][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.030
      Required Time:=    0.266
       Launch Clock:=    0.001
          Data Path:+    0.370
              Slack:=   -0.105

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g183682/ZN                   -      A1->ZN  F     NAND2_X4        2  0.018   0.022    0.307  
  g183684/ZN                   -      A->ZN   R     INV_X8         19  0.012   0.030    0.337  
  g181883/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.352  
  g163829/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.371  
  cpuregs_reg[31][0]/D         -      D       R     DFF_X1          1  0.017   0.000    0.371  
#--------------------------------------------------------------------------------------------
Path 1425: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[31][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.023
      Required Time:=    0.272
       Launch Clock:=    0.001
          Data Path:+    0.376
              Slack:=   -0.105

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g193168/ZN                   -      A1->ZN  F     NAND3_X4        3  0.012   0.028    0.307  
  fopt195851/ZN                -      A->ZN   R     INV_X8         19  0.019   0.036    0.343  
  FE_RC_1591_0/ZN              -      A1->ZN  R     OR2_X4          1  0.020   0.022    0.365  
  FE_RC_1590_0/ZN              -      A2->ZN  F     NAND2_X1        1  0.005   0.011    0.377  
  cpuregs_reg[31][11]/D        -      D       F     DFF_X1          1  0.006   0.000    0.377  
#--------------------------------------------------------------------------------------------
Path 1426: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[31][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.030
      Required Time:=    0.266
       Launch Clock:=    0.001
          Data Path:+    0.370
              Slack:=   -0.105

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1812_n_21048/Z        -      A->Z    R     BUF_X4          5  0.017   0.036    0.285  
  g183682/ZN                   -      A1->ZN  F     NAND2_X4        2  0.018   0.022    0.307  
  g183684/ZN                   -      A->ZN   R     INV_X8         19  0.012   0.030    0.337  
  g164683/ZN                   -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.352  
  g163560/ZN                   -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.371  
  cpuregs_reg[31][3]/D         -      D       R     DFF_X1          1  0.016   0.000    0.371  
#--------------------------------------------------------------------------------------------
Path 1427: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[18][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.023
      Required Time:=    0.272
       Launch Clock:=    0.001
          Data Path:+    0.375
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1524_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.018    0.263  
  FE_RC_1523_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.011   0.018    0.281  
  FE_RC_1522_0/ZN         -      A1->ZN  R     NAND3_X4        1  0.011   0.017    0.298  
  g176170_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.314  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    F     BUF_X16        22  0.009   0.033    0.347  
  g181563/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.364  
  FE_RC_1452_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.376  
  cpuregs_reg[18][14]/D   -      D       F     DFF_X1          1  0.006   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1428: VIOLATED (-0.105 ns) Setup Check with Pin mem_wdata_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.059
      Required Time:=    0.142
       Launch Clock:=    0.001
          Data Path:+    0.246
              Slack:=   -0.105

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK      -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN      -      CK->QN  R     DFF_X1          1  0.073   0.086    0.087  
  FE_OCPC1991_n_7871/Z        -      A->Z    R     BUF_X4          4  0.014   0.028    0.115  
  g84485__194634/ZN           -      A1->ZN  F     NAND2_X2        4  0.012   0.023    0.138  
  FE_OCPC1704_n_34155/ZN      -      A->ZN   R     INV_X2          1  0.015   0.020    0.158  
  FE_OCPC1711_FE_RN_844_0/ZN  -      A->ZN   F     INV_X4          2  0.011   0.012    0.170  
  FE_OCPC2247_n_34155/Z       -      A->Z    F     BUF_X4          7  0.006   0.028    0.198  
  g83919__8757/ZN             -      B1->ZN  R     OAI22_X1        2  0.008   0.049    0.247  
  mem_wdata_reg[16]/D         -      D       R     SDFFR_X1        2  0.041   0.000    0.247  
#-------------------------------------------------------------------------------------------
Path 1429: VIOLATED (-0.104 ns) Setup Check with Pin cpuregs_reg[5][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.108 (P)
            Arrival:=    0.313       -0.000

              Setup:-    0.023
      Required Time:=    0.290
       Launch Clock:=   -0.000
          Data Path:+    0.394
              Slack:=   -0.104

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g197697/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.020    0.292  
  FE_OCPC1919_n_37387/Z   -      A->Z    F     BUF_X8          8  0.010   0.034    0.326  
  FE_OCPC1927_n_37387/ZN  -      A->ZN   R     INV_X8         23  0.009   0.029    0.355  
  FE_RC_413_0/ZN          -      A1->ZN  R     OR2_X1          1  0.019   0.027    0.382  
  FE_RC_412_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.394  
  cpuregs_reg[5][18]/D    -      D       F     DFF_X1          1  0.006   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1430: VIOLATED (-0.104 ns) Setup Check with Pin cpuregs_reg[13][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.315        0.001

              Setup:-    0.030
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.104

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.041    0.352  
  fopt187014/ZN           -      A->ZN   F     INV_X8          8  0.029   0.013    0.365  
  g163058/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.389  
  cpuregs_reg[13][11]/D   -      D       R     DFF_X1          1  0.016   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 1431: VIOLATED (-0.104 ns) Setup Check with Pin cpuregs_reg[14][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.223 (P)    0.109 (P)
            Arrival:=    0.315        0.001

              Setup:-    0.030
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.104

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.041    0.352  
  fopt187014/ZN           -      A->ZN   F     INV_X8          8  0.029   0.013    0.365  
  g163778/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.389  
  cpuregs_reg[14][11]/D   -      D       R     DFF_X1          1  0.016   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 1432: VIOLATED (-0.104 ns) Setup Check with Pin mem_wdata_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.074
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.225
              Slack:=   -0.104

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK      -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN      -      CK->QN  F     DFF_X1          1  0.073   0.085    0.086  
  FE_OCPC1991_n_7871/Z        -      A->Z    F     BUF_X4          4  0.014   0.031    0.117  
  g84485__194634/ZN           -      A1->ZN  R     NAND2_X2        4  0.007   0.026    0.143  
  FE_OCPC1704_n_34155/ZN      -      A->ZN   F     INV_X2          1  0.021   0.013    0.155  
  FE_OCPC1711_FE_RN_844_0/ZN  -      A->ZN   R     INV_X4          2  0.008   0.018    0.173  
  FE_OCPC2246_n_34155/ZN      -      A->ZN   F     INV_X8         11  0.011   0.015    0.188  
  FE_RC_1816_0/ZN             -      A1->ZN  R     NAND2_X2        1  0.008   0.014    0.203  
  FE_RC_1815_0/ZN             -      A->ZN   F     OAI21_X2        2  0.010   0.023    0.226  
  mem_wdata_reg[17]/D         -      D       F     SDFFR_X1        2  0.013   0.000    0.226  
#-------------------------------------------------------------------------------------------
Path 1433: VIOLATED (-0.104 ns) Setup Check with Pin mem_rdata_q_reg[20]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[20]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.117
       Launch Clock:=   -0.006
          Data Path:+    0.227
              Slack:=   -0.104

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.035    0.221  
  mem_rdata_q_reg[20]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.221  
#------------------------------------------------------------------------------------------------
Path 1434: VIOLATED (-0.104 ns) Setup Check with Pin mem_wdata_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.059
      Required Time:=    0.142
       Launch Clock:=    0.001
          Data Path:+    0.245
              Slack:=   -0.104

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK      -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN      -      CK->QN  R     DFF_X1          1  0.073   0.086    0.087  
  FE_OCPC1991_n_7871/Z        -      A->Z    R     BUF_X4          4  0.014   0.028    0.115  
  g84485__194634/ZN           -      A1->ZN  F     NAND2_X2        4  0.012   0.023    0.138  
  FE_OCPC1704_n_34155/ZN      -      A->ZN   R     INV_X2          1  0.015   0.020    0.158  
  FE_OCPC1711_FE_RN_844_0/ZN  -      A->ZN   F     INV_X4          2  0.011   0.012    0.170  
  FE_OCPC2247_n_34155/Z       -      A->Z    F     BUF_X4          7  0.006   0.028    0.198  
  g83927__2703/ZN             -      B1->ZN  R     OAI22_X1        2  0.008   0.049    0.246  
  mem_wdata_reg[22]/D         -      D       R     SDFFR_X1        2  0.041   0.000    0.246  
#-------------------------------------------------------------------------------------------
Path 1435: VIOLATED (-0.104 ns) Setup Check with Pin mem_rdata_q_reg[27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.117
       Launch Clock:=   -0.006
          Data Path:+    0.227
              Slack:=   -0.104

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.035    0.221  
  mem_rdata_q_reg[27]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.221  
#------------------------------------------------------------------------------------------------
Path 1436: VIOLATED (-0.104 ns) Setup Check with Pin mem_rdata_q_reg[26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.117
       Launch Clock:=   -0.006
          Data Path:+    0.227
              Slack:=   -0.104

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.035    0.221  
  mem_rdata_q_reg[26]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.221  
#------------------------------------------------------------------------------------------------
Path 1437: VIOLATED (-0.104 ns) Setup Check with Pin instr_rdinstr_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdinstr_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.200       -0.005

              Setup:-    0.028
      Required Time:=    0.172
       Launch Clock:=   -0.005
          Data Path:+    0.281
              Slack:=   -0.104

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[3]/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  mem_rdata_q_reg[3]/QN  -      CK->QN  R     DFF_X1          2  0.073   0.090    0.085  
  FE_RC_1834_0/ZN        -      A2->ZN  R     AND2_X2         1  0.017   0.034    0.119  
  FE_RC_1833_0/ZN        -      A1->ZN  F     NAND3_X2        1  0.009   0.023    0.142  
  FE_RC_1830_0/ZN        -      A2->ZN  R     NOR3_X4         1  0.017   0.055    0.197  
  FE_RC_1823_0/ZN        -      A3->ZN  F     NAND3_X4        3  0.032   0.034    0.232  
  g179801/ZN             -      A->ZN   R     INV_X2          2  0.019   0.017    0.249  
  g179798/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.014    0.263  
  g179797/ZN             -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.276  
  instr_rdinstr_reg/D    -      D       R     DFF_X1          1  0.009   0.000    0.276  
#--------------------------------------------------------------------------------------
Path 1438: VIOLATED (-0.104 ns) Setup Check with Pin cpuregs_reg[4][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.028
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.104

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.025    0.314  
  g176143_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.038    0.352  
  g180439/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.018    0.370  
  g180438/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.384  
  cpuregs_reg[4][13]/D    -      D       R     DFF_X1          1  0.009   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1439: VIOLATED (-0.104 ns) Setup Check with Pin instr_andi_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_andi_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.028
      Required Time:=    0.168
       Launch Clock:=   -0.005
          Data Path:+    0.276
              Slack:=   -0.104

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193700/ZN              -      A1->ZN  F     NAND2_X4        5  0.015   0.021    0.189  
  g169686/ZN              -      A->ZN   R     INV_X2          4  0.012   0.024    0.213  
  g169625/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.019    0.232  
  FE_OCPC1732_n_1727/ZN   -      A->ZN   R     INV_X1          1  0.010   0.013    0.245  
  FE_RC_565_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.257  
  FE_RC_564_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.007   0.014    0.272  
  instr_andi_reg/D        -      D       R     DFF_X1          1  0.008   0.000    0.272  
#---------------------------------------------------------------------------------------
Path 1440: VIOLATED (-0.104 ns) Setup Check with Pin latched_rd_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.108 (P)
            Arrival:=    0.201       -0.000

              Setup:-    0.033
      Required Time:=    0.169
       Launch Clock:=   -0.000
          Data Path:+    0.273
              Slack:=   -0.104

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   F     DFF_X1          1  0.073   0.100    0.100  
  g180335/ZN              -      A1->ZN  R     NAND2_X2        1  0.008   0.018    0.117  
  FE_OCPC869_n_19094/ZN   -      A->ZN   F     INV_X4          2  0.014   0.010    0.127  
  FE_OCPC870_n_19094/Z    -      A->Z    F     BUF_X2          4  0.005   0.029    0.156  
  FE_OCPC2200_n_19094/Z   -      A->Z    F     BUF_X2          2  0.008   0.031    0.186  
  FE_OCPC2202_n_19094/ZN  -      A->ZN   R     INV_X4         12  0.008   0.041    0.227  
  g169097/ZN              -      A1->ZN  F     NAND2_X4        5  0.032   0.019    0.246  
  g167097/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.026    0.273  
  latched_rd_reg[1]/D     -      D       R     DFF_X1          1  0.028   0.000    0.273  
#---------------------------------------------------------------------------------------
Path 1441: VIOLATED (-0.104 ns) Setup Check with Pin mem_rdata_q_reg[25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.117
       Launch Clock:=   -0.006
          Data Path:+    0.227
              Slack:=   -0.104

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.035    0.221  
  mem_rdata_q_reg[25]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.221  
#------------------------------------------------------------------------------------------------
Path 1442: VIOLATED (-0.104 ns) Setup Check with Pin mem_rdata_q_reg[22]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[22]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.117
       Launch Clock:=   -0.006
          Data Path:+    0.226
              Slack:=   -0.104

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.035    0.220  
  mem_rdata_q_reg[22]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.220  
#------------------------------------------------------------------------------------------------
Path 1443: VIOLATED (-0.104 ns) Setup Check with Pin cpuregs_reg[18][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.028
      Required Time:=    0.266
       Launch Clock:=    0.001
          Data Path:+    0.369
              Slack:=   -0.104

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.028    0.311  
  g176115_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.029    0.340  
  g181529/ZN              -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.356  
  FE_RC_1471_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.370  
  cpuregs_reg[18][11]/D   -      D       R     DFF_X1          1  0.009   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1444: VIOLATED (-0.104 ns) Setup Check with Pin mem_rdata_q_reg[17]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[17]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.117
       Launch Clock:=   -0.006
          Data Path:+    0.227
              Slack:=   -0.104

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.035    0.220  
  mem_rdata_q_reg[17]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.220  
#------------------------------------------------------------------------------------------------
Path 1445: VIOLATED (-0.104 ns) Setup Check with Pin mem_rdata_q_reg[15]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[15]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.117
       Launch Clock:=   -0.006
          Data Path:+    0.226
              Slack:=   -0.104

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.035    0.220  
  mem_rdata_q_reg[15]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.220  
#------------------------------------------------------------------------------------------------
Path 1446: VIOLATED (-0.104 ns) Setup Check with Pin mem_rdata_q_reg[19]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[19]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.116
       Launch Clock:=   -0.006
          Data Path:+    0.226
              Slack:=   -0.104

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.034    0.220  
  mem_rdata_q_reg[19]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.220  
#------------------------------------------------------------------------------------------------
Path 1447: VIOLATED (-0.103 ns) Setup Check with Pin mem_rdata_q_reg[21]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[21]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.084
      Required Time:=    0.117
       Launch Clock:=   -0.006
          Data Path:+    0.227
              Slack:=   -0.103

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.035    0.221  
  mem_rdata_q_reg[21]/SE           -      SE      R     SDFF_X2        17  0.017   0.000    0.221  
#------------------------------------------------------------------------------------------------
Path 1448: VIOLATED (-0.103 ns) Setup Check with Pin decoded_imm_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.005
          Data Path:+    0.280
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1630_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.014   0.025    0.217  
  FE_OCPC1610_n_2097/ZN   -      A->ZN   F     INV_X4          3  0.016   0.015    0.232  
  FE_OCPC1611_n_2097/ZN   -      A->ZN   R     INV_X4          5  0.008   0.015    0.247  
  g168243/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.259  
  FE_RC_550_0/ZN          -      A1->ZN  R     NAND3_X1        1  0.007   0.016    0.275  
  decoded_imm_reg[3]/D    -      D       R     DFF_X1          1  0.013   0.000    0.275  
#---------------------------------------------------------------------------------------
Path 1449: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[2][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.308       -0.000

              Setup:-    0.028
      Required Time:=    0.280
       Launch Clock:=   -0.000
          Data Path:+    0.383
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g111_dup/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.298  
  FE_RC_3052_0/Z          -      A->Z    F     BUF_X8          3  0.016   0.032    0.330  
  FE_OCPC1142_n_11375/ZN  -      A->ZN   R     INV_X4         10  0.007   0.024    0.354  
  g180521/ZN              -      A2->ZN  F     NAND2_X1        1  0.017   0.015    0.369  
  g180520/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.383  
  cpuregs_reg[2][13]/D    -      D       R     DFF_X1          1  0.009   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1450: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[2][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.023
      Required Time:=    0.290
       Launch Clock:=    0.001
          Data Path:+    0.392
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.022    0.260  
  add_1312_30_g7029/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.276  
  g178765/ZN              -      A->ZN   R     INV_X1          1  0.009   0.013    0.289  
  g178764/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.304  
  FE_RC_3106_0/ZN         -      A2->ZN  R     NAND3_X2        2  0.010   0.030    0.335  
  g169106/ZN              -      A1->ZN  F     NAND2_X4        2  0.022   0.028    0.363  
  g180866/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.381  
  g180865/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.393  
  cpuregs_reg[2][25]/D    -      D       F     DFF_X1          1  0.006   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 1451: VIOLATED (-0.103 ns) Setup Check with Pin mem_wdata_reg[29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.068
      Required Time:=    0.134
       Launch Clock:=   -0.005
          Data Path:+    0.242
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1245_n_16970/ZN  -      A->ZN   F     INV_X8         18  0.031   0.021    0.237  
  mem_wdata_reg[29]/SE    -      SE      F     SDFFR_X1       18  0.012   0.000    0.237  
#---------------------------------------------------------------------------------------
Path 1452: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[6][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.028
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179684/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.016    0.246  
  FE_RC_1498_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.259  
  FE_RC_1496_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.013    0.272  
  FE_RC_1495_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.289  
  FE_RC_1494_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.013   0.025    0.314  
  g176143_dup/ZN          -      A1->ZN  R     NAND2_X4        6  0.017   0.038    0.352  
  g198831/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.018    0.370  
  g198830/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.384  
  cpuregs_reg[6][13]/D    -      D       R     DFF_X1          1  0.008   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1453: VIOLATED (-0.103 ns) Setup Check with Pin mem_rdata_q_reg[10]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[10]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.116
       Launch Clock:=   -0.006
          Data Path:+    0.225
              Slack:=   -0.103

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.034    0.219  
  mem_rdata_q_reg[10]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.219  
#------------------------------------------------------------------------------------------------
Path 1454: VIOLATED (-0.103 ns) Setup Check with Pin mem_rdata_q_reg[8]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[8]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.117
       Launch Clock:=   -0.006
          Data Path:+    0.226
              Slack:=   -0.103

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.034    0.219  
  mem_rdata_q_reg[8]/SE            -      SE      R     SDFF_X1        17  0.017   0.000    0.219  
#------------------------------------------------------------------------------------------------
Path 1455: VIOLATED (-0.103 ns) Setup Check with Pin mem_wdata_reg[8]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) trap_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[8]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.085
      Required Time:=    0.117
       Launch Clock:=   -0.005
          Data Path:+    0.225
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  trap_reg/CK             -      CK      R     (arrival)      72  0.073       -   -0.005  
  trap_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.086    0.080  
  g169863/ZN              -      A1->ZN  F     AND2_X4         4  0.014   0.030    0.111  
  g200387/ZN              -      A2->ZN  F     AND2_X4         1  0.006   0.026    0.137  
  g178245/ZN              -      A2->ZN  R     NAND2_X2        3  0.005   0.031    0.167  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   F     INV_X2          2  0.024   0.027    0.195  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   R     INV_X8         15  0.015   0.025    0.219  
  mem_wdata_reg[8]/SE     -      SE      R     SDFFS_X1       15  0.014   0.000    0.219  
#---------------------------------------------------------------------------------------
Path 1456: VIOLATED (-0.103 ns) Setup Check with Pin decoded_imm_j_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.077
      Required Time:=    0.119
       Launch Clock:=   -0.006
          Data Path:+    0.228
              Slack:=   -0.103

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.180  
  FE_RC_539_0/ZN                   -      A1->ZN  R     OR2_X2          1  0.021   0.026    0.206  
  FE_RC_538_0/ZN                   -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.221  
  decoded_imm_j_reg[12]/D          -      D       F     SDFF_X1         3  0.010   0.000    0.221  
#------------------------------------------------------------------------------------------------
Path 1457: VIOLATED (-0.102 ns) Setup Check with Pin mem_wdata_reg[11]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[11]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.070
      Required Time:=    0.132
       Launch Clock:=   -0.005
          Data Path:+    0.239
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.234  
  mem_wdata_reg[11]/SE    -      SE      F     SDFFS_X1       15  0.012   0.000    0.234  
#---------------------------------------------------------------------------------------
Path 1458: VIOLATED (-0.102 ns) Setup Check with Pin mem_rdata_q_reg[18]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[18]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.116
       Launch Clock:=   -0.006
          Data Path:+    0.225
              Slack:=   -0.102

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.033    0.219  
  mem_rdata_q_reg[18]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.219  
#------------------------------------------------------------------------------------------------
Path 1459: VIOLATED (-0.102 ns) Setup Check with Pin mem_wdata_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.074
      Required Time:=    0.122
       Launch Clock:=    0.001
          Data Path:+    0.223
              Slack:=   -0.102

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK      -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN      -      CK->QN  F     DFF_X1          1  0.073   0.085    0.086  
  FE_OCPC1991_n_7871/Z        -      A->Z    F     BUF_X4          4  0.014   0.031    0.117  
  g84485__194634/ZN           -      A1->ZN  R     NAND2_X2        4  0.007   0.026    0.143  
  FE_OCPC1704_n_34155/ZN      -      A->ZN   F     INV_X2          1  0.021   0.013    0.155  
  FE_OCPC1711_FE_RN_844_0/ZN  -      A->ZN   R     INV_X4          2  0.008   0.018    0.173  
  FE_OCPC2246_n_34155/ZN      -      A->ZN   F     INV_X8         11  0.011   0.015    0.188  
  FE_RC_1820_0/ZN             -      A1->ZN  R     NAND2_X4        1  0.008   0.012    0.200  
  FE_RC_1819_0/ZN             -      A->ZN   F     OAI21_X2        2  0.008   0.024    0.224  
  mem_wdata_reg[18]/D         -      D       F     SDFFR_X1        2  0.013   0.000    0.224  
#-------------------------------------------------------------------------------------------
Path 1460: VIOLATED (-0.102 ns) Setup Check with Pin mem_wdata_reg[10]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) trap_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[10]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.085
      Required Time:=    0.117
       Launch Clock:=   -0.005
          Data Path:+    0.225
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  trap_reg/CK             -      CK      R     (arrival)      72  0.073       -   -0.005  
  trap_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.086    0.080  
  g169863/ZN              -      A1->ZN  F     AND2_X4         4  0.014   0.030    0.111  
  g200387/ZN              -      A2->ZN  F     AND2_X4         1  0.006   0.026    0.137  
  g178245/ZN              -      A2->ZN  R     NAND2_X2        3  0.005   0.031    0.167  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   F     INV_X2          2  0.024   0.027    0.195  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   R     INV_X8         15  0.015   0.025    0.219  
  mem_wdata_reg[10]/SE    -      SE      R     SDFFS_X1       15  0.014   0.000    0.219  
#---------------------------------------------------------------------------------------
Path 1461: VIOLATED (-0.102 ns) Setup Check with Pin mem_wdata_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.052
      Required Time:=    0.149
       Launch Clock:=    0.001
          Data Path:+    0.250
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[1]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.119    0.120  
  FE_RC_1769_0/ZN         -      A2->ZN  R     AND2_X4         4  0.023   0.039    0.159  
  FE_OFC193_n_34156/Z     -      A->Z    R     BUF_X2          8  0.012   0.047    0.206  
  g84180__1857/ZN         -      A1->ZN  F     NAND2_X1        2  0.029   0.027    0.232  
  g84047__1857/ZN         -      A1->ZN  R     NAND2_X1        2  0.015   0.019    0.251  
  mem_wdata_reg[14]/D     -      D       R     SDFFS_X1        2  0.010   0.000    0.251  
#---------------------------------------------------------------------------------------
Path 1462: VIOLATED (-0.102 ns) Setup Check with Pin mem_wdata_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.109 (P)
            Arrival:=    0.196        0.001

              Setup:-    0.072
      Required Time:=    0.124
       Launch Clock:=    0.001
          Data Path:+    0.225
              Slack:=   -0.102

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK      -      CK      R     (arrival)      66  0.073       -    0.001  
  mem_wordsize_reg[0]/QN      -      CK->QN  F     DFF_X1          1  0.073   0.085    0.086  
  FE_OCPC1991_n_7871/Z        -      A->Z    F     BUF_X4          4  0.014   0.031    0.117  
  g84485__194634/ZN           -      A1->ZN  R     NAND2_X2        4  0.007   0.026    0.143  
  FE_OCPC1704_n_34155/ZN      -      A->ZN   F     INV_X2          1  0.021   0.013    0.155  
  FE_OCPC1711_FE_RN_844_0/ZN  -      A->ZN   R     INV_X4          2  0.008   0.018    0.173  
  FE_OCPC2246_n_34155/ZN      -      A->ZN   F     INV_X8         11  0.011   0.015    0.188  
  FE_RC_3123_0/ZN             -      A2->ZN  R     NAND2_X2        1  0.008   0.021    0.209  
  FE_RC_3118_0/ZN             -      A2->ZN  F     NAND2_X4        2  0.014   0.016    0.226  
  mem_wdata_reg[19]/D         -      D       F     SDFFR_X1        2  0.008   0.000    0.226  
#-------------------------------------------------------------------------------------------
Path 1463: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[16][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.203 (P)    0.109 (P)
            Arrival:=    0.295        0.001

              Setup:-    0.023
      Required Time:=    0.271
       Launch Clock:=    0.001
          Data Path:+    0.373
              Slack:=   -0.102

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  g188232/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.267  
  g15/ZN                       -      A->ZN   R     INV_X8          5  0.011   0.020    0.287  
  g165109_dup188230_dup1/ZN    -      A1->ZN  F     NAND2_X4        2  0.011   0.023    0.310  
  FE_OFC608_n_29133_dup/ZN     -      A->ZN   R     INV_X8         17  0.019   0.029    0.339  
  FE_RC_459_0/ZN               -      A1->ZN  R     OR2_X2          1  0.016   0.023    0.362  
  FE_RC_458_0/ZN               -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.374  
  cpuregs_reg[16][11]/D        -      D       F     DFF_X1          1  0.006   0.000    0.374  
#--------------------------------------------------------------------------------------------
Path 1464: VIOLATED (-0.102 ns) Setup Check with Pin mem_rdata_q_reg[24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.116
       Launch Clock:=   -0.006
          Data Path:+    0.224
              Slack:=   -0.102

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.032    0.218  
  mem_rdata_q_reg[24]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.218  
#------------------------------------------------------------------------------------------------
Path 1465: VIOLATED (-0.102 ns) Setup Check with Pin mem_rdata_q_reg[11]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[11]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.116
       Launch Clock:=   -0.006
          Data Path:+    0.224
              Slack:=   -0.102

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.032    0.218  
  mem_rdata_q_reg[11]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.218  
#------------------------------------------------------------------------------------------------
Path 1466: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[7][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.214 (P)    0.109 (P)
            Arrival:=    0.306        0.001

              Setup:-    0.028
      Required Time:=    0.278
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179681/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.020    0.249  
  FE_RC_315_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.012   0.037    0.286  
  g185808/ZN              -      A1->ZN  F     NAND2_X4        2  0.026   0.024    0.310  
  g194979/ZN              -      A1->ZN  R     NAND2_X4       12  0.014   0.038    0.348  
  g185815/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.365  
  FE_RC_426_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.380  
  cpuregs_reg[7][12]/D    -      D       R     DFF_X1          1  0.008   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1467: VIOLATED (-0.102 ns) Setup Check with Pin mem_rdata_q_reg[9]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[9]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.116
       Launch Clock:=   -0.006
          Data Path:+    0.224
              Slack:=   -0.102

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.033    0.218  
  mem_rdata_q_reg[9]/SE            -      SE      R     SDFF_X1        17  0.017   0.000    0.218  
#------------------------------------------------------------------------------------------------
Path 1468: VIOLATED (-0.102 ns) Setup Check with Pin decoded_imm_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.201       -0.005

              Setup:-    0.029
      Required Time:=    0.172
       Launch Clock:=   -0.005
          Data Path:+    0.279
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1630_0/ZN         -      A2->ZN  R     NAND3_X2        1  0.014   0.025    0.217  
  FE_OCPC1610_n_2097/ZN   -      A->ZN   F     INV_X4          3  0.016   0.015    0.232  
  FE_OCPC1611_n_2097/ZN   -      A->ZN   R     INV_X4          5  0.008   0.015    0.247  
  g168241/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.259  
  FE_RC_1812_0/ZN         -      A1->ZN  R     NAND3_X1        1  0.008   0.015    0.274  
  decoded_imm_reg[2]/D    -      D       R     DFF_X1          1  0.011   0.000    0.274  
#---------------------------------------------------------------------------------------
Path 1469: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[10][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.029
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.041    0.352  
  fopt187014/ZN           -      A->ZN   F     INV_X8          8  0.029   0.013    0.365  
  g163746/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.022    0.387  
  cpuregs_reg[10][11]/D   -      D       R     DFF_X1          1  0.014   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1470: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[3][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.028
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.027    0.300  
  g190421/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.020    0.320  
  g169115/ZN              -      A1->ZN  R     NAND2_X4        7  0.011   0.035    0.355  
  g175960/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.372  
  FE_RC_2007_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.386  
  cpuregs_reg[3][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1471: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[6][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.108 (P)
            Arrival:=    0.303       -0.000

              Setup:-    0.030
      Required Time:=    0.273
       Launch Clock:=   -0.000
          Data Path:+    0.375
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g198810/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.029    0.302  
  FE_OCPC1027_n_38541/ZN  -      A->ZN   R     INV_X16        53  0.018   0.037    0.339  
  g196011/ZN              -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.355  
  g196010/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.375  
  cpuregs_reg[6][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1472: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[4][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.028
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.027    0.300  
  g190421/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.020    0.320  
  g169115/ZN              -      A1->ZN  R     NAND2_X4        7  0.011   0.035    0.355  
  g180908/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.372  
  g180907/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.386  
  cpuregs_reg[4][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1473: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[6][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.108 (P)
            Arrival:=    0.303       -0.000

              Setup:-    0.030
      Required Time:=    0.273
       Launch Clock:=   -0.000
          Data Path:+    0.375
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g198810/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.029    0.302  
  FE_OCPC1027_n_38541/ZN  -      A->ZN   R     INV_X16        53  0.018   0.037    0.339  
  g195999/ZN              -      A2->ZN  F     NAND2_X1        1  0.023   0.017    0.356  
  g195998/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.374  
  cpuregs_reg[6][5]/D     -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1474: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[2][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.108 (P)
            Arrival:=    0.310       -0.000

              Setup:-    0.028
      Required Time:=    0.281
       Launch Clock:=   -0.000
          Data Path:+    0.383
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g111/ZN                 -      A1->ZN  F     NAND2_X4        1  0.015   0.017    0.291  
  FE_OCPC1531_n_11375/ZN  -      A->ZN   R     INV_X8          4  0.011   0.020    0.311  
  FE_OCPC1534_n_11375/ZN  -      A->ZN   F     INV_X8          3  0.012   0.013    0.324  
  FE_OCPC1952_n_11375/ZN  -      A->ZN   R     INV_X4          9  0.007   0.029    0.354  
  g185858/ZN              -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.370  
  FE_RC_1396_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.383  
  cpuregs_reg[2][10]/D    -      D       R     DFF_X1          1  0.009   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1475: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[6][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.028
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.027    0.300  
  g190421/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.020    0.320  
  g169115/ZN              -      A1->ZN  R     NAND2_X4        7  0.011   0.035    0.355  
  g196017/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.372  
  g180985/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.386  
  cpuregs_reg[6][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1476: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[9][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.029
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.041    0.352  
  fopt187014/ZN           -      A->ZN   F     INV_X8          8  0.029   0.013    0.365  
  FE_RC_2051_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.386  
  cpuregs_reg[9][11]/D    -      D       R     DFF_X1          1  0.014   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1477: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[2][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.109 (P)
            Arrival:=    0.313        0.001

              Setup:-    0.028
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192176/ZN  -      A2->ZN  R     AND2_X2         1  0.019   0.034    0.175  
  add_1312_30_g7089/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.192  
  add_1312_30_g7063/ZN    -      A2->ZN  R     NOR2_X4         1  0.009   0.027    0.219  
  add_1312_30_g7050/ZN    -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.238  
  add_1312_30_g7043/ZN    -      A->ZN   R     INV_X8         13  0.010   0.021    0.259  
  add_1312_30_g7019/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.027    0.300  
  g190421/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.020    0.320  
  g169115/ZN              -      A1->ZN  R     NAND2_X4        7  0.011   0.035    0.355  
  g180845/ZN              -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.372  
  g180844/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.386  
  cpuregs_reg[2][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1478: VIOLATED (-0.101 ns) Setup Check with Pin mem_rdata_q_reg[29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.085
      Required Time:=    0.116
       Launch Clock:=   -0.006
          Data Path:+    0.223
              Slack:=   -0.101

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.021    0.167  
  FE_OCPC1692_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X2          1  0.010   0.018    0.185  
  FE_OCPC1718_n_19858/Z            -      A->Z    R     BUF_X8         17  0.011   0.031    0.217  
  mem_rdata_q_reg[29]/SE           -      SE      R     SDFF_X1        17  0.017   0.000    0.217  
#------------------------------------------------------------------------------------------------
Path 1479: VIOLATED (-0.101 ns) Setup Check with Pin instr_sra_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sra_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.031
      Required Time:=    0.165
       Launch Clock:=   -0.005
          Data Path:+    0.270
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  FE_OCPC1988_n_33150/Z   -      A->Z    R     BUF_X8          6  0.015   0.024    0.192  
  g193702/ZN              -      A1->ZN  R     AND3_X4         3  0.007   0.040    0.232  
  g169398/ZN              -      A->ZN   F     INV_X1          1  0.012   0.009    0.241  
  FE_RC_1837_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.005   0.024    0.265  
  instr_sra_reg/D         -      D       R     DFF_X1          1  0.018   0.000    0.265  
#---------------------------------------------------------------------------------------
Path 1480: VIOLATED (-0.100 ns) Setup Check with Pin cpuregs_reg[8][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.378
              Slack:=   -0.100

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.033    0.342  
  g176180/ZN              -      A->ZN   F     INV_X4          8  0.015   0.013    0.355  
  g199885/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.379  
  cpuregs_reg[8][14]/D    -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1481: VIOLATED (-0.100 ns) Setup Check with Pin instr_rdinstrh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdinstrh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.113 (P)    0.103 (P)
            Arrival:=    0.205       -0.005

              Setup:-    0.028
      Required Time:=    0.176
       Launch Clock:=   -0.005
          Data Path:+    0.281
              Slack:=   -0.100

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[3]/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  mem_rdata_q_reg[3]/QN  -      CK->QN  R     DFF_X1          2  0.073   0.090    0.085  
  FE_RC_1834_0/ZN        -      A2->ZN  R     AND2_X2         1  0.017   0.034    0.119  
  FE_RC_1833_0/ZN        -      A1->ZN  F     NAND3_X2        1  0.009   0.023    0.142  
  FE_RC_1830_0/ZN        -      A2->ZN  R     NOR3_X4         1  0.017   0.055    0.197  
  FE_RC_1823_0/ZN        -      A3->ZN  F     NAND3_X4        3  0.032   0.034    0.232  
  g179801/ZN             -      A->ZN   R     INV_X2          2  0.019   0.017    0.249  
  g179805/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.264  
  g179804/ZN             -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.277  
  instr_rdinstrh_reg/D   -      D       R     DFF_X1          1  0.009   0.000    0.277  
#--------------------------------------------------------------------------------------
Path 1482: VIOLATED (-0.100 ns) Setup Check with Pin cpuregs_reg[12][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.379
              Slack:=   -0.100

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.033    0.342  
  g176180/ZN              -      A->ZN   F     INV_X4          8  0.015   0.013    0.355  
  g188034/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.380  
  cpuregs_reg[12][14]/D   -      D       R     DFF_X1          1  0.018   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1483: VIOLATED (-0.100 ns) Setup Check with Pin mem_wdata_reg[22]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[22]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.068
      Required Time:=    0.134
       Launch Clock:=   -0.005
          Data Path:+    0.239
              Slack:=   -0.100

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.234  
  mem_wdata_reg[22]/SE    -      SE      F     SDFFR_X1       15  0.012   0.000    0.234  
#---------------------------------------------------------------------------------------
Path 1484: VIOLATED (-0.100 ns) Setup Check with Pin mem_wdata_reg[16]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[16]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.068
      Required Time:=    0.134
       Launch Clock:=   -0.005
          Data Path:+    0.239
              Slack:=   -0.100

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.234  
  mem_wdata_reg[16]/SE    -      SE      F     SDFFR_X1       15  0.012   0.000    0.234  
#---------------------------------------------------------------------------------------
Path 1485: VIOLATED (-0.100 ns) Setup Check with Pin cpuregs_reg[14][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.378
              Slack:=   -0.100

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.033    0.342  
  g176180/ZN              -      A->ZN   F     INV_X4          8  0.015   0.013    0.355  
  FE_RC_2038_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.379  
  cpuregs_reg[14][14]/D   -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1486: VIOLATED (-0.100 ns) Setup Check with Pin mem_wdata_reg[20]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[20]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.068
      Required Time:=    0.134
       Launch Clock:=   -0.005
          Data Path:+    0.239
              Slack:=   -0.100

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_state_reg[0]/CK     -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_state_reg[0]/QN     -      CK->QN  R     DFF_X1          4  0.073   0.099    0.094  
  g84676__184873/ZN       -      A1->ZN  F     NAND2_X2        2  0.025   0.024    0.118  
  g184876/ZN              -      A->ZN   R     INV_X1          3  0.014   0.026    0.144  
  g178245/ZN              -      A1->ZN  F     NAND2_X2        3  0.016   0.029    0.173  
  FE_OCPC1243_n_16970/ZN  -      A->ZN   R     INV_X2          2  0.017   0.043    0.216  
  FE_OCPC1244_n_16970/ZN  -      A->ZN   F     INV_X8         15  0.031   0.018    0.234  
  mem_wdata_reg[20]/SE    -      SE      F     SDFFR_X1       15  0.012   0.000    0.234  
#---------------------------------------------------------------------------------------
Path 1487: VIOLATED (-0.099 ns) Setup Check with Pin cpuregs_reg[13][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.099

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.033    0.342  
  g176180/ZN              -      A->ZN   F     INV_X4          8  0.015   0.013    0.355  
  g163061/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.378  
  cpuregs_reg[13][14]/D   -      D       R     DFF_X1          1  0.016   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1488: VIOLATED (-0.099 ns) Setup Check with Pin cpuregs_reg[3][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.110 (P)
            Arrival:=    0.303        0.002

              Setup:-    0.030
      Required Time:=    0.273
       Launch Clock:=    0.002
          Data Path:+    0.371
              Slack:=   -0.099

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK         -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q          -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z   -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN   -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  add_1312_30_g7051/ZN     -      A->ZN   F     INV_X2          3  0.012   0.012    0.182  
  add_1312_30_g7041/ZN     -      A1->ZN  R     NOR2_X2         1  0.006   0.020    0.202  
  add_1312_30_g7183/Z      -      B->Z    R     XOR2_X1         1  0.014   0.047    0.249  
  g183006/ZN               -      A1->ZN  F     NAND2_X1        2  0.023   0.030    0.279  
  g183005_dup/ZN           -      A1->ZN  F     AND2_X4         9  0.017   0.042    0.321  
  FE_OCPC2248_FE_RN_54/ZN  -      A->ZN   R     INV_X4          7  0.013   0.020    0.341  
  g175952/ZN               -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.354  
  g175951/ZN               -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.373  
  cpuregs_reg[3][5]/D      -      D       R     DFF_X1          1  0.017   0.000    0.373  
#----------------------------------------------------------------------------------------
Path 1489: VIOLATED (-0.099 ns) Setup Check with Pin cpuregs_reg[2][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.384
              Slack:=   -0.099

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.040    0.351  
  g181519/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.368  
  g180745/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.017    0.385  
  cpuregs_reg[2][11]/D    -      D       R     DFF_X1          1  0.009   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 1490: VIOLATED (-0.099 ns) Setup Check with Pin cpuregs_reg[11][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.099

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.033    0.342  
  g176180/ZN              -      A->ZN   F     INV_X4          8  0.015   0.013    0.355  
  g163631/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.378  
  cpuregs_reg[11][14]/D   -      D       R     DFF_X1          1  0.016   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1491: VIOLATED (-0.099 ns) Setup Check with Pin cpuregs_reg[10][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.099

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.033    0.342  
  g176180/ZN              -      A->ZN   F     INV_X4          8  0.015   0.013    0.355  
  g163749/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.378  
  cpuregs_reg[10][14]/D   -      D       R     DFF_X1          1  0.016   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1492: VIOLATED (-0.099 ns) Setup Check with Pin instr_beq_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_beq_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.029
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.268
              Slack:=   -0.099

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.025    0.167  
  FE_OCPC1989_n_33150/Z   -      A->Z    R     BUF_X4          4  0.014   0.031    0.197  
  g193699/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.022    0.219  
  FE_RC_1722_0/ZN         -      A->ZN   R     INV_X2          1  0.011   0.014    0.233  
  FE_RC_1721_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.007   0.014    0.247  
  FE_RC_560_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.263  
  instr_beq_reg/D         -      D       R     DFF_X1          1  0.009   0.000    0.263  
#---------------------------------------------------------------------------------------
Path 1493: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[15][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.378
              Slack:=   -0.098

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.033    0.342  
  g176180/ZN              -      A->ZN   F     INV_X4          8  0.015   0.013    0.355  
  g163661/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.379  
  cpuregs_reg[15][14]/D   -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1494: VIOLATED (-0.098 ns) Setup Check with Pin decoded_imm_j_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.077
      Required Time:=    0.118
       Launch Clock:=   -0.006
          Data Path:+    0.222
              Slack:=   -0.098

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN               -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1094_n_19858/ZN   -      A->ZN   F     INV_X1          4  0.011   0.018    0.154  
  FE_OCPC1969_n_37220/Z    -      A->Z    F     BUF_X2          2  0.010   0.030    0.184  
  g197138/ZN               -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.198  
  g198076/ZN               -      A1->ZN  F     NAND2_X2        3  0.009   0.019    0.216  
  decoded_imm_j_reg[14]/D  -      D       F     SDFF_X1         3  0.011   0.000    0.216  
#----------------------------------------------------------------------------------------
Path 1495: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[22][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.202 (P)    0.109 (P)
            Arrival:=    0.294        0.001

              Setup:-    0.030
      Required Time:=    0.264
       Launch Clock:=    0.001
          Data Path:+    0.362
              Slack:=   -0.098

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1811_n_21048/Z        -      A->Z    R     BUF_X8          5  0.017   0.030    0.279  
  g196210/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.024    0.303  
  FE_OCPC2185_n_35849/ZN       -      A->ZN   R     INV_X4          4  0.014   0.027    0.329  
  g164632/ZN                   -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.344  
  g196887/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.362  
  cpuregs_reg[22][3]/D         -      D       R     DFF_X1          1  0.016   0.000    0.362  
#--------------------------------------------------------------------------------------------
Path 1496: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[4][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.308       -0.000

              Setup:-    0.023
      Required Time:=    0.285
       Launch Clock:=   -0.000
          Data Path:+    0.383
              Slack:=   -0.098

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g176598/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.032    0.306  
  FE_OCPC941_n_15103/Z   -      A->Z    F     BUF_X8         21  0.020   0.046    0.352  
  g180733/ZN             -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.370  
  g180731/ZN             -      A2->ZN  F     NAND2_X1        1  0.009   0.013    0.383  
  cpuregs_reg[4][14]/D   -      D       F     DFF_X1          1  0.007   0.000    0.383  
#--------------------------------------------------------------------------------------
Path 1497: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[9][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.030
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.098

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.033    0.342  
  g176180/ZN              -      A->ZN   F     INV_X4          8  0.015   0.013    0.355  
  g163602/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.378  
  cpuregs_reg[9][14]/D    -      D       R     DFF_X1          1  0.016   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1498: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[1][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.098

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.041    0.352  
  g181532/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.369  
  FE_RC_496_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.383  
  cpuregs_reg[1][11]/D    -      D       R     DFF_X1          1  0.009   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1499: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[3][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.383
              Slack:=   -0.098

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.041    0.352  
  g181539/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.018    0.369  
  FE_RC_456_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.384  
  cpuregs_reg[3][11]/D    -      D       R     DFF_X1          1  0.009   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1500: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[9][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.108 (P)
            Arrival:=    0.310       -0.000

              Setup:-    0.025
      Required Time:=    0.285
       Launch Clock:=   -0.000
          Data Path:+    0.383
              Slack:=   -0.098

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  FE_RC_1579_0/ZN        -      A2->ZN  R     AND2_X4         1  0.015   0.046    0.318  
  g177585/ZN             -      A->ZN   F     INV_X16        64  0.019   0.028    0.346  
  g164323/ZN             -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.365  
  g183004/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.383  
  cpuregs_reg[9][5]/D    -      D       F     DFF_X1          1  0.011   0.000    0.383  
#--------------------------------------------------------------------------------------
Path 1501: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[6][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.041    0.352  
  g195987/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.369  
  FE_RC_418_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.383  
  cpuregs_reg[6][11]/D    -      D       R     DFF_X1          1  0.008   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1502: VIOLATED (-0.097 ns) Setup Check with Pin mem_rdata_q_reg[30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.087
      Required Time:=    0.108
       Launch Clock:=   -0.006
          Data Path:+    0.212
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q         -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN              -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1094_n_19858/ZN  -      A->ZN   R     INV_X1          4  0.007   0.030    0.154  
  FE_OCPC1970_n_37220/Z   -      A->Z    R     BUF_X2          7  0.023   0.052    0.206  
  mem_rdata_q_reg[30]/SE  -      SE      R     SDFF_X1         7  0.030   0.000    0.206  
#---------------------------------------------------------------------------------------
Path 1503: VIOLATED (-0.097 ns) Setup Check with Pin decoded_imm_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.131 (P)    0.103 (P)
            Arrival:=    0.223       -0.005

              Setup:-    0.028
      Required Time:=    0.194
       Launch Clock:=   -0.005
          Data Path:+    0.296
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.024    0.240  
  g190990/ZN              -      A1->ZN  F     AND2_X4         8  0.015   0.037    0.277  
  g190993/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.291  
  decoded_imm_reg[25]/D   -      D       R     DFF_X1          1  0.009   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 1504: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[7][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.028
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.382
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179688/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.283  
  g181516/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.311  
  g181515_dup/ZN          -      A1->ZN  R     NAND2_X4        8  0.016   0.041    0.352  
  g181535/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.369  
  FE_RC_464_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.383  
  cpuregs_reg[7][11]/D    -      D       R     DFF_X1          1  0.009   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1505: VIOLATED (-0.097 ns) Setup Check with Pin decoded_imm_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.131 (P)    0.103 (P)
            Arrival:=    0.223       -0.005

              Setup:-    0.028
      Required Time:=    0.194
       Launch Clock:=   -0.005
          Data Path:+    0.296
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.024    0.240  
  g190990/ZN              -      A1->ZN  F     AND2_X4         8  0.015   0.037    0.277  
  g190997/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.291  
  decoded_imm_reg[27]/D   -      D       R     DFF_X1          1  0.009   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 1506: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[25][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.204 (P)    0.109 (P)
            Arrival:=    0.296        0.001

              Setup:-    0.030
      Required Time:=    0.266
       Launch Clock:=    0.001
          Data Path:+    0.362
              Slack:=   -0.097

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  g193851/ZN                   -      A1->ZN  R     NAND2_X4        2  0.016   0.023    0.198  
  FE_RC_223_0/ZN               -      A1->ZN  F     NAND3_X4        1  0.014   0.023    0.221  
  FE_OCPC1809_n_21048/ZN       -      A->ZN   R     INV_X8          6  0.014   0.028    0.249  
  FE_OCPC1813_n_21048/ZN       -      A->ZN   F     INV_X4          2  0.017   0.017    0.267  
  FE_RC_1570_0/ZN              -      A->ZN   R     INV_X8          6  0.009   0.021    0.288  
  g187824_dup/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.018    0.306  
  FE_OCPC1545_FE_RN_58/ZN      -      A->ZN   R     INV_X4          7  0.012   0.024    0.330  
  g181887/ZN                   -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.344  
  g163844/ZN                   -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.363  
  cpuregs_reg[25][0]/D         -      D       R     DFF_X1          1  0.016   0.000    0.363  
#--------------------------------------------------------------------------------------------
Path 1507: VIOLATED (-0.097 ns) Setup Check with Pin mem_rdata_q_reg[23]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[23]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.087
      Required Time:=    0.108
       Launch Clock:=   -0.006
          Data Path:+    0.212
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q         -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN              -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1094_n_19858/ZN  -      A->ZN   R     INV_X1          4  0.007   0.030    0.154  
  FE_OCPC1970_n_37220/Z   -      A->Z    R     BUF_X2          7  0.023   0.051    0.205  
  mem_rdata_q_reg[23]/SE  -      SE      R     SDFF_X1         7  0.030   0.000    0.205  
#---------------------------------------------------------------------------------------
Path 1508: VIOLATED (-0.097 ns) Setup Check with Pin mem_rdata_q_reg[31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.196       -0.006

              Setup:-    0.087
      Required Time:=    0.109
       Launch Clock:=   -0.006
          Data Path:+    0.212
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q         -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN              -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1094_n_19858/ZN  -      A->ZN   R     INV_X1          4  0.007   0.030    0.154  
  FE_OCPC1970_n_37220/Z   -      A->Z    R     BUF_X2          7  0.023   0.052    0.206  
  mem_rdata_q_reg[31]/SE  -      SE      R     SDFF_X1         7  0.030   0.000    0.206  
#---------------------------------------------------------------------------------------
Path 1509: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[9][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.108 (P)
            Arrival:=    0.312       -0.000

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=   -0.000
          Data Path:+    0.379
              Slack:=   -0.097

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  FE_RC_1579_0/ZN        -      A2->ZN  R     AND2_X4         1  0.015   0.046    0.318  
  g177585/ZN             -      A->ZN   F     INV_X16        64  0.019   0.027    0.346  
  g163817/ZN             -      B2->ZN  R     OAI21_X1        1  0.018   0.033    0.378  
  cpuregs_reg[9][2]/D    -      D       R     DFF_X1          1  0.016   0.000    0.378  
#--------------------------------------------------------------------------------------
Path 1510: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[6][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.108 (P)
            Arrival:=    0.309       -0.000

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=   -0.000
          Data Path:+    0.375
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g198810/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.029    0.302  
  FE_OCPC1027_n_38541/ZN  -      A->ZN   R     INV_X16        53  0.018   0.038    0.340  
  g198008/ZN              -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.356  
  g195996/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.375  
  cpuregs_reg[6][7]/D     -      D       R     DFF_X1          1  0.017   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1511: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[11][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.109 (P)
            Arrival:=    0.312        0.001

              Setup:-    0.030
      Required Time:=    0.282
       Launch Clock:=    0.001
          Data Path:+    0.377
              Slack:=   -0.096

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184847/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC971_n_23998/ZN        -      A->ZN   F     INV_X8         38  0.019   0.027    0.345  
  g163818/ZN                   -      B2->ZN  R     OAI21_X1        1  0.015   0.032    0.378  
  cpuregs_reg[11][2]/D         -      D       R     DFF_X1          1  0.017   0.000    0.378  
#--------------------------------------------------------------------------------------------
Path 1512: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[13][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.109 (P)
            Arrival:=    0.310        0.001

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=    0.001
          Data Path:+    0.376
              Slack:=   -0.096

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g184845/ZN                   -      A1->ZN  R     AND2_X4         2  0.014   0.045    0.319  
  FE_OCPC1037_n_23997/ZN       -      A->ZN   F     INV_X8         30  0.019   0.025    0.344  
  g163799/ZN                   -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.376  
  cpuregs_reg[13][2]/D         -      D       R     DFF_X1          1  0.017   0.000    0.376  
#--------------------------------------------------------------------------------------------
Path 1513: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[3][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.109 (P)
            Arrival:=    0.308        0.001

              Setup:-    0.023
      Required Time:=    0.285
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2171_n_24996/Z   -      A->Z    F     BUF_X8          5  0.012   0.031    0.355  
  g185859/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.369  
  FE_RC_1485_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.381  
  cpuregs_reg[3][10]/D    -      D       F     DFF_X1          1  0.006   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 1514: VIOLATED (-0.096 ns) Setup Check with Pin decoded_imm_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.131 (P)    0.103 (P)
            Arrival:=    0.223       -0.005

              Setup:-    0.028
      Required Time:=    0.194
       Launch Clock:=   -0.005
          Data Path:+    0.295
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.024    0.240  
  g190990/ZN              -      A1->ZN  F     AND2_X4         8  0.015   0.037    0.277  
  g190989/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.291  
  decoded_imm_reg[21]/D   -      D       R     DFF_X1          1  0.009   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 1515: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[7][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.108 (P)
            Arrival:=    0.309       -0.000

              Setup:-    0.023
      Required Time:=    0.286
       Launch Clock:=   -0.000
          Data Path:+    0.382
              Slack:=   -0.096

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g199266/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.034    0.306  
  FE_OFC638_n_39009/ZN   -      A->ZN   R     INV_X8         28  0.022   0.037    0.343  
  g195411/ZN             -      A1->ZN  R     OR2_X1          1  0.021   0.027    0.370  
  g195409/ZN             -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.382  
  cpuregs_reg[7][14]/D   -      D       F     DFF_X1          1  0.006   0.000    0.382  
#--------------------------------------------------------------------------------------
Path 1516: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[14][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.110 (P)
            Arrival:=    0.308        0.002

              Setup:-    0.030
      Required Time:=    0.278
       Launch Clock:=    0.002
          Data Path:+    0.372
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X1        1  0.012   0.031    0.249  
  g141/ZN                 -      A1->ZN  F     NAND2_X1        1  0.021   0.020    0.270  
  g198003/ZN              -      A2->ZN  F     AND2_X4         2  0.011   0.039    0.309  
  FE_OCPC1953_n_37707/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.331  
  FE_OCPC1955_n_37707/ZN  -      A->ZN   F     INV_X4          8  0.013   0.013    0.345  
  g163774/ZN              -      B2->ZN  R     OAI21_X1        1  0.007   0.030    0.374  
  cpuregs_reg[14][7]/D    -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1517: VIOLATED (-0.095 ns) Setup Check with Pin cpuregs_reg[6][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.023
      Required Time:=    0.286
       Launch Clock:=    0.001
          Data Path:+    0.380
              Slack:=   -0.095

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179683/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.248  
  add_1312_30_g7005/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.285  
  g185835/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.304  
  g185834/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.020    0.324  
  FE_OCPC2171_n_24996/Z   -      A->Z    F     BUF_X8          5  0.012   0.031    0.355  
  g196009/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.369  
  FE_RC_440_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.381  
  cpuregs_reg[6][10]/D    -      D       F     DFF_X1          1  0.006   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 1518: VIOLATED (-0.095 ns) Setup Check with Pin decoded_imm_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.132 (P)    0.103 (P)
            Arrival:=    0.224       -0.005

              Setup:-    0.028
      Required Time:=    0.196
       Launch Clock:=   -0.005
          Data Path:+    0.296
              Slack:=   -0.095

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193706/ZN              -      A1->ZN  F     NAND2_X2        3  0.015   0.023    0.191  
  FE_RC_1629_0/ZN         -      A2->ZN  R     NAND4_X4        1  0.014   0.025    0.216  
  g190987/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.024    0.240  
  g190990/ZN              -      A1->ZN  F     AND2_X4         8  0.015   0.037    0.277  
  g190994/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.291  
  decoded_imm_reg[24]/D   -      D       R     DFF_X1          1  0.009   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 1519: VIOLATED (-0.095 ns) Setup Check with Pin cpuregs_reg[6][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.308       -0.000

              Setup:-    0.023
      Required Time:=    0.285
       Launch Clock:=   -0.000
          Data Path:+    0.380
              Slack:=   -0.095

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g198810/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.029    0.302  
  FE_OCPC1027_n_38541/ZN  -      A->ZN   R     INV_X16        53  0.018   0.037    0.339  
  FE_RC_402_0/ZN          -      A1->ZN  R     OR2_X1          1  0.023   0.028    0.367  
  FE_RC_401_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.008   0.012    0.380  
  cpuregs_reg[6][14]/D    -      D       F     DFF_X1          1  0.007   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1520: VIOLATED (-0.094 ns) Setup Check with Pin cpuregs_reg[1][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.211 (P)    0.108 (P)
            Arrival:=    0.303        0.000

              Setup:-    0.028
      Required Time:=    0.275
       Launch Clock:=    0.000
          Data Path:+    0.369
              Slack:=   -0.094

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      60  0.070       -    0.000  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          4  0.070   0.123    0.123  
  add_1312_30_g7110/ZN              -      A1->ZN  F     NAND2_X1        2  0.028   0.026    0.149  
  FE_OCPC960_add_1312_30_n_8377/ZN  -      A->ZN   R     INV_X2          5  0.015   0.030    0.180  
  FE_OCPC961_add_1312_30_n_8377/ZN  -      A->ZN   F     INV_X1          1  0.020   0.010    0.189  
  add_1312_30_g7040/ZN              -      A1->ZN  R     NOR2_X1         1  0.007   0.025    0.215  
  add_1312_30_g7011/ZN              -      A->ZN   R     XNOR2_X1        1  0.019   0.041    0.256  
  g140/ZN                           -      A1->ZN  F     NAND2_X1        1  0.019   0.021    0.277  
  g169104/ZN                        -      A1->ZN  F     AND2_X4         3  0.012   0.042    0.319  
  FE_OFC548_n_2087/ZN               -      A->ZN   R     INV_X4          7  0.015   0.021    0.340  
  g198294/ZN                        -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.354  
  FE_RC_2058_0/ZN                   -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.369  
  cpuregs_reg[1][6]/D               -      D       R     DFF_X1          1  0.009   0.000    0.369  
#-------------------------------------------------------------------------------------------------
Path 1521: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[10][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.108 (P)
            Arrival:=    0.309       -0.000

              Setup:-    0.030
      Required Time:=    0.279
       Launch Clock:=   -0.000
          Data Path:+    0.373
              Slack:=   -0.093

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.024    0.271  
  FE_RC_3091_0/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.025    0.296  
  FE_RC_3050_0/ZN        -      A->ZN   R     INV_X8          4  0.015   0.029    0.325  
  FE_OFC617_n_36938/ZN   -      A->ZN   F     INV_X8         18  0.016   0.018    0.343  
  g163742/ZN             -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.372  
  cpuregs_reg[10][7]/D   -      D       R     DFF_X1          1  0.016   0.000    0.372  
#--------------------------------------------------------------------------------------
Path 1522: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[7][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.108 (P)
            Arrival:=    0.314       -0.000

              Setup:-    0.030
      Required Time:=    0.284
       Launch Clock:=   -0.000
          Data Path:+    0.377
              Slack:=   -0.093

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g199266/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.034    0.306  
  FE_OFC638_n_39009/ZN   -      A->ZN   R     INV_X8         28  0.022   0.035    0.341  
  g162979/ZN             -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.358  
  g190476/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.377  
  cpuregs_reg[7][2]/D    -      D       R     DFF_X1          1  0.017   0.000    0.377  
#--------------------------------------------------------------------------------------
Path 1523: VIOLATED (-0.093 ns) Setup Check with Pin is_slli_srli_srai_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_slli_srli_srai_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.194       -0.005

              Setup:-    0.030
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.262
              Slack:=   -0.093

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoder_trigger_reg/CK   -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q    -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN        -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN   -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193700/ZN               -      A1->ZN  F     NAND2_X4        5  0.015   0.021    0.189  
  g169686/ZN               -      A->ZN   R     INV_X2          4  0.012   0.024    0.213  
  g169549/ZN               -      A1->ZN  F     NAND2_X1        1  0.016   0.014    0.228  
  g165472/ZN               -      B2->ZN  R     OAI21_X1        1  0.008   0.029    0.257  
  is_slli_srli_srai_reg/D  -      D       R     DFF_X1          1  0.016   0.000    0.257  
#----------------------------------------------------------------------------------------
Path 1524: VIOLATED (-0.092 ns) Setup Check with Pin cpuregs_reg[10][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.108 (P)
            Arrival:=    0.310       -0.000

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=   -0.000
          Data Path:+    0.372
              Slack:=   -0.092

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.024    0.271  
  FE_RC_3091_0/ZN        -      A1->ZN  F     NAND2_X4        5  0.015   0.025    0.296  
  FE_RC_3050_0/ZN        -      A->ZN   R     INV_X8          4  0.015   0.028    0.324  
  FE_OFC616_n_36938/ZN   -      A->ZN   F     INV_X8         20  0.016   0.017    0.342  
  g163831/ZN             -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.372  
  cpuregs_reg[10][2]/D   -      D       R     DFF_X1          1  0.017   0.000    0.372  
#--------------------------------------------------------------------------------------
Path 1525: VIOLATED (-0.092 ns) Setup Check with Pin cpuregs_reg[2][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.108 (P)
            Arrival:=    0.310       -0.000

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=   -0.000
          Data Path:+    0.373
              Slack:=   -0.092

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g111/ZN                 -      A1->ZN  F     NAND2_X4        1  0.015   0.017    0.291  
  FE_OCPC1531_n_11375/ZN  -      A->ZN   R     INV_X8          4  0.011   0.020    0.311  
  FE_OCPC1534_n_11375/ZN  -      A->ZN   F     INV_X8          3  0.012   0.013    0.324  
  FE_OCPC1949_n_11375/ZN  -      A->ZN   R     INV_X16        12  0.007   0.018    0.342  
  g198011/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.354  
  g162376/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.372  
  cpuregs_reg[2][7]/D     -      D       R     DFF_X1          1  0.017   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 1526: VIOLATED (-0.092 ns) Setup Check with Pin instr_slti_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_slti_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.031
      Required Time:=    0.166
       Launch Clock:=   -0.005
          Data Path:+    0.262
              Slack:=   -0.092

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193700/ZN              -      A1->ZN  F     NAND2_X4        5  0.015   0.021    0.189  
  g169686/ZN              -      A->ZN   R     INV_X2          4  0.012   0.024    0.213  
  g169625/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.019    0.232  
  g168464/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.258  
  instr_slti_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.258  
#---------------------------------------------------------------------------------------
Path 1527: VIOLATED (-0.092 ns) Setup Check with Pin mem_rdata_q_reg[28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.087
      Required Time:=    0.114
       Launch Clock:=   -0.006
          Data Path:+    0.212
              Slack:=   -0.092

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q         -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN              -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1094_n_19858/ZN  -      A->ZN   R     INV_X1          4  0.007   0.030    0.154  
  FE_OCPC1970_n_37220/Z   -      A->Z    R     BUF_X2          7  0.023   0.052    0.206  
  mem_rdata_q_reg[28]/SE  -      SE      R     SDFF_X1         7  0.030   0.000    0.206  
#---------------------------------------------------------------------------------------
Path 1528: VIOLATED (-0.092 ns) Setup Check with Pin cpuregs_reg[6][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.108 (P)
            Arrival:=    0.314       -0.000

              Setup:-    0.030
      Required Time:=    0.284
       Launch Clock:=   -0.000
          Data Path:+    0.375
              Slack:=   -0.092

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  g198810/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.029    0.302  
  FE_OCPC1027_n_38541/ZN  -      A->ZN   R     INV_X16        53  0.018   0.037    0.339  
  g195983/ZN              -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.355  
  g195982/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.375  
  cpuregs_reg[6][2]/D     -      D       R     DFF_X1          1  0.018   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1529: VIOLATED (-0.092 ns) Setup Check with Pin mem_rdata_q_reg[7]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[7]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.102 (P)
            Arrival:=    0.201       -0.006

              Setup:-    0.087
      Required Time:=    0.114
       Launch Clock:=   -0.006
          Data Path:+    0.212
              Slack:=   -0.092

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q         -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN              -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1094_n_19858/ZN  -      A->ZN   R     INV_X1          4  0.007   0.030    0.154  
  FE_OCPC1970_n_37220/Z   -      A->Z    R     BUF_X2          7  0.023   0.052    0.206  
  mem_rdata_q_reg[7]/SE   -      SE      R     SDFF_X1         7  0.030   0.000    0.206  
#---------------------------------------------------------------------------------------
Path 1530: VIOLATED (-0.091 ns) Setup Check with Pin instr_addi_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_addi_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.030
      Required Time:=    0.166
       Launch Clock:=   -0.005
          Data Path:+    0.262
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193700/ZN              -      A1->ZN  F     NAND2_X4        5  0.015   0.021    0.189  
  g169686/ZN              -      A->ZN   R     INV_X2          4  0.012   0.024    0.213  
  g169625/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.019    0.232  
  g168448/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.257  
  instr_addi_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.257  
#---------------------------------------------------------------------------------------
Path 1531: VIOLATED (-0.091 ns) Setup Check with Pin is_sll_srl_sra_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) is_sll_srl_sra_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.109 (P)
            Arrival:=    0.194        0.001

              Setup:-    0.030
      Required Time:=    0.164
       Launch Clock:=    0.001
          Data Path:+    0.255
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[29]/QN  -      CK->QN  R     SDFF_X1         2  0.072   0.109    0.110  
  g198340/ZN              -      A1->ZN  R     AND2_X4         3  0.014   0.037    0.147  
  g169567/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.164  
  g196404/ZN              -      A1->ZN  R     NOR2_X4         2  0.010   0.026    0.190  
  g168487/ZN              -      A1->ZN  F     NAND2_X2        3  0.017   0.018    0.207  
  g167818/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.221  
  g198347/ZN              -      A1->ZN  F     NOR2_X1         2  0.007   0.011    0.231  
  g165473/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.255  
  is_sll_srl_sra_reg/D    -      D       R     DFF_X1          1  0.017   0.000    0.255  
#---------------------------------------------------------------------------------------
Path 1532: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[8][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.110 (P)
            Arrival:=    0.309        0.002

              Setup:-    0.025
      Required Time:=    0.284
       Launch Clock:=    0.002
          Data Path:+    0.373
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.040    0.259  
  g141/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.280  
  g198003/ZN              -      A2->ZN  R     AND2_X4         2  0.014   0.046    0.326  
  FE_OCPC1953_n_37707/ZN  -      A->ZN   F     INV_X8          8  0.020   0.016    0.342  
  FE_OCPC1955_n_37707/ZN  -      A->ZN   R     INV_X4          8  0.009   0.019    0.362  
  g199897/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.375  
  cpuregs_reg[8][7]/D     -      D       F     DFF_X1          1  0.011   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1533: VIOLATED (-0.091 ns) Setup Check with Pin decoded_imm_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.202       -0.005

              Setup:-    0.029
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.269
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1983_n_33150/ZN  -      A->ZN   R     INV_X8          8  0.015   0.026    0.168  
  g193694/ZN              -      A1->ZN  F     NAND2_X4        9  0.015   0.027    0.195  
  FE_OFC333_n_33157/ZN    -      A->ZN   R     INV_X4         12  0.015   0.032    0.227  
  g187632/ZN              -      A1->ZN  F     AOI22_X1        1  0.021   0.018    0.245  
  g187631/ZN              -      A2->ZN  R     NAND3_X1        1  0.014   0.020    0.265  
  decoded_imm_reg[26]/D   -      D       R     DFF_X1          1  0.011   0.000    0.265  
#---------------------------------------------------------------------------------------
Path 1534: VIOLATED (-0.090 ns) Setup Check with Pin cpuregs_reg[3][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.216 (P)    0.110 (P)
            Arrival:=    0.308        0.002

              Setup:-    0.025
      Required Time:=    0.284
       Launch Clock:=    0.002
          Data Path:+    0.372
              Slack:=   -0.090

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.072       -    0.002  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          1  0.072   0.107    0.109  
  FE_OCPC1436_reg_pc_3/Z  -      A->Z    R     BUF_X4          5  0.012   0.028    0.136  
  add_1312_30_g179677/ZN  -      A1->ZN  R     AND2_X4         3  0.011   0.034    0.171  
  FE_OCPC2235_n_18461/Z   -      A->Z    R     BUF_X2          3  0.012   0.028    0.199  
  add_1312_30_g7048/ZN    -      A1->ZN  F     NAND3_X1        1  0.012   0.020    0.219  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.040    0.259  
  g141/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.280  
  g198003/ZN              -      A2->ZN  R     AND2_X4         2  0.014   0.046    0.326  
  FE_OCPC1953_n_37707/ZN  -      A->ZN   F     INV_X8          8  0.020   0.016    0.342  
  g198017/ZN              -      A2->ZN  R     NAND2_X2        1  0.009   0.015    0.357  
  g175981/ZN              -      A->ZN   F     OAI21_X1        1  0.008   0.017    0.374  
  cpuregs_reg[3][7]/D     -      D       F     DFF_X1          1  0.010   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1535: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[14][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.108 (P)
            Arrival:=    0.310       -0.000

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=   -0.000
          Data Path:+    0.369
              Slack:=   -0.089

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.026    0.273  
  FE_RC_1360_0/ZN        -      A2->ZN  F     NAND2_X4        4  0.015   0.028    0.301  
  FE_OCPC931_n_36937/ZN  -      A->ZN   R     INV_X4          2  0.015   0.022    0.323  
  FE_OCPC936_n_36937/ZN  -      A->ZN   F     INV_X8         22  0.012   0.015    0.338  
  FE_RC_2057_0/ZN        -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.369  
  cpuregs_reg[14][2]/D   -      D       R     DFF_X1          1  0.017   0.000    0.369  
#--------------------------------------------------------------------------------------
Path 1536: VIOLATED (-0.088 ns) Setup Check with Pin instr_lh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.033
      Required Time:=    0.160
       Launch Clock:=   -0.005
          Data Path:+    0.253
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1985_n_33150/ZN  -      A->ZN   R     INV_X2          1  0.015   0.016    0.158  
  g193712/ZN              -      A1->ZN  F     NAND2_X2        3  0.009   0.022    0.180  
  FE_OFC197_n_33175/Z     -      A->Z    F     BUF_X1          5  0.014   0.042    0.222  
  g190374/ZN              -      A1->ZN  R     OAI22_X1        1  0.013   0.027    0.248  
  instr_lh_reg/D          -      D       R     DFF_X1          1  0.028   0.000    0.248  
#---------------------------------------------------------------------------------------
Path 1537: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[12][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.108 (P)
            Arrival:=    0.310       -0.000

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=   -0.000
          Data Path:+    0.368
              Slack:=   -0.088

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g198266/ZN             -      A1->ZN  F     NAND2_X4        6  0.015   0.029    0.302  
  FE_OCPC976_n_38013/ZN  -      A->ZN   R     INV_X8          2  0.017   0.023    0.325  
  FE_OCPC977_n_38013/ZN  -      A->ZN   F     INV_X8         13  0.012   0.013    0.339  
  g188038/ZN             -      B2->ZN  R     OAI21_X1        1  0.007   0.030    0.368  
  cpuregs_reg[12][2]/D   -      D       R     DFF_X1          1  0.017   0.000    0.368  
#--------------------------------------------------------------------------------------
Path 1538: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[3][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.217 (P)    0.109 (P)
            Arrival:=    0.309        0.001

              Setup:-    0.028
      Required Time:=    0.281
       Launch Clock:=    0.001
          Data Path:+    0.368
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK        -      CK      R     (arrival)      60  0.070       -    0.001  
  reg_pc_reg[7]/Q         -      CK->Q   R     DFF_X2          5  0.070   0.140    0.141  
  add_1312_30_g192172/ZN  -      A1->ZN  R     AND2_X2         4  0.019   0.046    0.187  
  FE_RC_1944_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.019   0.021    0.208  
  FE_RC_1945_0/ZN         -      A->ZN   R     INV_X4          7  0.011   0.021    0.229  
  add_1312_30_g179686/ZN  -      A2->ZN  F     NAND2_X2        2  0.013   0.017    0.246  
  FE_RC_1525_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.022    0.268  
  FE_RC_1522_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.014   0.021    0.289  
  g176170_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.011   0.019    0.308  
  FE_OCPC2282_FE_RN_42/Z  -      A->Z    R     BUF_X16        22  0.013   0.033    0.342  
  g176173/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.356  
  FE_RC_428_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.369  
  cpuregs_reg[3][14]/D    -      D       R     DFF_X1          1  0.008   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1539: VIOLATED (-0.088 ns) Setup Check with Pin count_instr_reg[0]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[0]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.108 (P)
            Arrival:=    0.225       -0.000

              Setup:-    0.083
      Required Time:=    0.142
       Launch Clock:=   -0.000
          Data Path:+    0.230
              Slack:=   -0.088

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK             -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/QN             -      CK->QN  F     DFF_X1          2  0.073   0.086    0.086  
  FE_OFC349_cpu_state_6/ZN        -      A->ZN   R     INV_X1          4  0.014   0.028    0.113  
  FE_OFC351_cpu_state_6/ZN        -      A->ZN   F     INV_X1          4  0.018   0.019    0.132  
  g187417/ZN                      -      B1->ZN  R     OAI21_X1        1  0.010   0.038    0.170  
  FE_OCPC1627_n_26741/ZN          -      A->ZN   F     INV_X2          1  0.028   0.019    0.188  
  FE_OCPC1717_FE_OFN9_n_26741/ZN  -      A->ZN   R     INV_X8         16  0.012   0.034    0.222  
  FE_OCPC1722_FE_OFN9_n_26741/ZN  -      A->ZN   F     INV_X1          1  0.023   0.008    0.230  
  count_instr_reg[0]/SI           -      SI      F     SDFF_X1         1  0.007   0.000    0.230  
#-----------------------------------------------------------------------------------------------
Path 1540: VIOLATED (-0.088 ns) Setup Check with Pin instr_lb_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lb_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.194       -0.005

              Setup:-    0.033
      Required Time:=    0.161
       Launch Clock:=   -0.005
          Data Path:+    0.254
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1985_n_33150/ZN  -      A->ZN   R     INV_X2          1  0.015   0.016    0.158  
  g193712/ZN              -      A1->ZN  F     NAND2_X2        3  0.009   0.022    0.180  
  FE_OFC197_n_33175/Z     -      A->Z    F     BUF_X1          5  0.014   0.042    0.222  
  g183411/ZN              -      A1->ZN  R     OAI22_X1        1  0.013   0.028    0.249  
  instr_lb_reg/D          -      D       R     DFF_X1          1  0.028   0.000    0.249  
#---------------------------------------------------------------------------------------
Path 1541: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[8][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.108 (P)
            Arrival:=    0.310       -0.000

              Setup:-    0.030
      Required Time:=    0.280
       Launch Clock:=   -0.000
          Data Path:+    0.368
              Slack:=   -0.087

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK           -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q            -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                    -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN         -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN                    -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN           -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN                -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN                    -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN                    -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN               -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g199790/ZN                    -      A1->ZN  F     NAND2_X4        1  0.015   0.018    0.291  
  FE_OFC212_n_39567/ZN          -      A->ZN   R     INV_X8          3  0.009   0.023    0.314  
  FE_OCPC1035_FE_OFN39570_n/ZN  -      A->ZN   F     INV_X8         30  0.014   0.021    0.336  
  g199903/ZN                    -      B2->ZN  R     OAI21_X1        1  0.012   0.032    0.368  
  cpuregs_reg[8][5]/D           -      D       R     DFF_X1          1  0.017   0.000    0.368  
#---------------------------------------------------------------------------------------------
Path 1542: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[1][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.108 (P)
            Arrival:=    0.313       -0.000

              Setup:-    0.030
      Required Time:=    0.283
       Launch Clock:=   -0.000
          Data Path:+    0.370
              Slack:=   -0.087

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g188750/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.028    0.300  
  FE_OCPC1144_n_28119/ZN  -      A->ZN   R     INV_X8         24  0.016   0.035    0.335  
  g198292/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.351  
  g198291/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.370  
  cpuregs_reg[1][2]/D     -      D       R     DFF_X1          1  0.016   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1543: VIOLATED (-0.086 ns) Setup Check with Pin count_cycle_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.206        0.006

              Setup:-    0.028
      Required Time:=    0.178
       Launch Clock:=    0.006
          Data Path:+    0.258
              Slack:=   -0.086

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[8]/CK        -      CK      R     (arrival)      64  0.070       -    0.006  
  count_cycle_reg[8]/Q         -      CK->Q   R     DFF_X1          2  0.070   0.106    0.113  
  FE_OCPC1174_count_cycle_8/Z  -      A->Z    R     BUF_X1          3  0.012   0.036    0.148  
  FE_RC_569_0/ZN               -      A1->ZN  R     AND2_X1         1  0.018   0.034    0.182  
  FE_RC_568_0/ZN               -      A2->ZN  F     NAND3_X1        1  0.009   0.023    0.205  
  inc_add_1428_40_g179696/ZN   -      A->ZN   R     XNOR2_X1        1  0.013   0.031    0.236  
  g169995/ZN                   -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.252  
  g169884/ZN                   -      A->ZN   R     INV_X1          1  0.009   0.012    0.264  
  count_cycle_reg[9]/D         -      D       R     DFF_X1          1  0.006   0.000    0.264  
#--------------------------------------------------------------------------------------------
Path 1544: VIOLATED (-0.086 ns) Setup Check with Pin instr_lhu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lhu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.030
      Required Time:=    0.162
       Launch Clock:=   -0.005
          Data Path:+    0.254
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1985_n_33150/ZN  -      A->ZN   R     INV_X2          1  0.015   0.016    0.158  
  g193712/ZN              -      A1->ZN  F     NAND2_X2        3  0.009   0.022    0.180  
  FE_OFC197_n_33175/Z     -      A->Z    F     BUF_X1          5  0.014   0.042    0.222  
  FE_RC_594_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.249  
  instr_lhu_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.249  
#---------------------------------------------------------------------------------------
Path 1545: VIOLATED (-0.086 ns) Setup Check with Pin instr_lw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.194       -0.005

              Setup:-    0.033
      Required Time:=    0.162
       Launch Clock:=   -0.005
          Data Path:+    0.253
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1985_n_33150/ZN  -      A->ZN   R     INV_X2          1  0.015   0.016    0.158  
  g193712/ZN              -      A1->ZN  F     NAND2_X2        3  0.009   0.022    0.180  
  FE_OFC197_n_33175/Z     -      A->Z    F     BUF_X1          5  0.014   0.042    0.222  
  g193720/ZN              -      A1->ZN  R     OAI22_X1        1  0.013   0.026    0.248  
  instr_lw_reg/D          -      D       R     DFF_X1          1  0.027   0.000    0.248  
#---------------------------------------------------------------------------------------
Path 1546: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[3][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.220 (P)    0.108 (P)
            Arrival:=    0.313       -0.000

              Setup:-    0.030
      Required Time:=    0.283
       Launch Clock:=   -0.000
          Data Path:+    0.369
              Slack:=   -0.086

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN             -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN    -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN             -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN             -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN        -      A->ZN   R     INV_X16        14  0.014   0.024    0.271  
  g186373/ZN             -      A1->ZN  F     NAND2_X4        1  0.015   0.024    0.295  
  FE_OCPC968_n_20389/ZN  -      A->ZN   R     INV_X16        63  0.014   0.038    0.333  
  g175950/ZN             -      A1->ZN  F     NAND2_X1        1  0.026   0.016    0.349  
  g175949/ZN             -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.369  
  cpuregs_reg[3][2]/D    -      D       R     DFF_X1          1  0.017   0.000    0.369  
#--------------------------------------------------------------------------------------
Path 1547: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[1][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.221 (P)    0.108 (P)
            Arrival:=    0.313       -0.000

              Setup:-    0.023
      Required Time:=    0.289
       Launch Clock:=   -0.000
          Data Path:+    0.375
              Slack:=   -0.085

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN   -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN              -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN     -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN              -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN         -      A->ZN   R     INV_X16        14  0.014   0.025    0.272  
  g188750/ZN              -      A1->ZN  F     NAND2_X4        2  0.015   0.028    0.300  
  FE_OCPC1144_n_28119/ZN  -      A->ZN   R     INV_X8         24  0.016   0.035    0.335  
  FE_RC_2047_0/ZN         -      A1->ZN  R     OR2_X1          1  0.022   0.028    0.362  
  FE_RC_2046_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.375  
  cpuregs_reg[1][5]/D     -      D       F     DFF_X1          1  0.006   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1548: VIOLATED (-0.085 ns) Setup Check with Pin instr_lbu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lbu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.196       -0.005

              Setup:-    0.033
      Required Time:=    0.163
       Launch Clock:=   -0.005
          Data Path:+    0.253
              Slack:=   -0.085

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN       -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1985_n_33150/ZN  -      A->ZN   R     INV_X2          1  0.015   0.016    0.158  
  g193712/ZN              -      A1->ZN  F     NAND2_X2        3  0.009   0.022    0.180  
  FE_OFC197_n_33175/Z     -      A->Z    F     BUF_X1          5  0.014   0.042    0.222  
  g176609/ZN              -      A1->ZN  R     OAI22_X1        1  0.013   0.027    0.248  
  instr_lbu_reg/D         -      D       R     DFF_X1          1  0.028   0.000    0.248  
#---------------------------------------------------------------------------------------
Path 1549: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[8][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.218 (P)    0.108 (P)
            Arrival:=    0.310       -0.000

              Setup:-    0.025
      Required Time:=    0.285
       Launch Clock:=   -0.000
          Data Path:+    0.370
              Slack:=   -0.084

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK           -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q            -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN                    -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN         -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  g188847/ZN                    -      A1->ZN  F     NAND3_X4        2  0.008   0.024    0.161  
  FE_OFC17_n_28213/ZN           -      A->ZN   R     INV_X1          1  0.016   0.016    0.177  
  FE_RC_249_0/ZN                -      A1->ZN  F     NAND3_X1        1  0.008   0.022    0.199  
  g193848/ZN                    -      A->ZN   R     INV_X2          2  0.015   0.024    0.223  
  g184841/ZN                    -      A1->ZN  F     NAND2_X4        1  0.014   0.024    0.247  
  FE_RC_2984_0/ZN               -      A->ZN   R     INV_X16        14  0.014   0.027    0.274  
  g199790/ZN                    -      A1->ZN  F     NAND2_X4        1  0.015   0.018    0.291  
  FE_OFC212_n_39567/ZN          -      A->ZN   R     INV_X8          3  0.009   0.023    0.314  
  FE_OCPC1035_FE_OFN39570_n/ZN  -      A->ZN   F     INV_X8         30  0.014   0.021    0.336  
  g199930/ZN                    -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.352  
  g199929/ZN                    -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.370  
  cpuregs_reg[8][2]/D           -      D       F     DFF_X1          1  0.010   0.000    0.370  
#---------------------------------------------------------------------------------------------
Path 1550: VIOLATED (-0.084 ns) Setup Check with Pin instr_slli_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) instr_slli_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.109 (P)
            Arrival:=    0.194        0.001

              Setup:-    0.028
      Required Time:=    0.165
       Launch Clock:=    0.001
          Data Path:+    0.249
              Slack:=   -0.084

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[29]/QN  -      CK->QN  R     SDFF_X1         2  0.072   0.109    0.110  
  g198340/ZN              -      A1->ZN  R     AND2_X4         3  0.014   0.037    0.147  
  g198343/ZN              -      A1->ZN  R     AND2_X2         1  0.013   0.031    0.178  
  g198342/ZN              -      A2->ZN  R     AND2_X4         4  0.009   0.035    0.213  
  g198346/ZN              -      A3->ZN  F     NAND3_X1        1  0.012   0.022    0.235  
  g166598/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.249  
  instr_slli_reg/D        -      D       R     DFF_X1          1  0.008   0.000    0.249  
#---------------------------------------------------------------------------------------
Path 1551: VIOLATED (-0.083 ns) Setup Check with Pin instr_srli_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) instr_srli_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.109 (P)
            Arrival:=    0.195        0.001

              Setup:-    0.028
      Required Time:=    0.167
       Launch Clock:=    0.001
          Data Path:+    0.249
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK      R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[29]/QN  -      CK->QN  R     SDFF_X1         2  0.072   0.109    0.110  
  g198340/ZN              -      A1->ZN  R     AND2_X4         3  0.014   0.037    0.147  
  g198343/ZN              -      A1->ZN  R     AND2_X2         1  0.013   0.031    0.178  
  g198342/ZN              -      A2->ZN  R     AND2_X4         4  0.009   0.035    0.213  
  g198341/ZN              -      A3->ZN  F     NAND3_X1        1  0.012   0.022    0.235  
  g166599/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.250  
  instr_srli_reg/D        -      D       R     DFF_X1          1  0.009   0.000    0.250  
#---------------------------------------------------------------------------------------
Path 1552: VIOLATED (-0.082 ns) Setup Check with Pin count_cycle_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.112 (P)
            Arrival:=    0.197        0.004

              Setup:-    0.028
      Required Time:=    0.170
       Launch Clock:=    0.004
          Data Path:+    0.249
              Slack:=   -0.082

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          2  0.070   0.110    0.113  
  inc_add_1428_40_g184854/ZN  -      A2->ZN  R     AND2_X4         6  0.015   0.038    0.151  
  inc_add_1428_40_g177634/ZN  -      A1->ZN  F     NAND2_X2        3  0.013   0.018    0.169  
  FE_OCPC1247_n_16354/ZN      -      A->ZN   R     INV_X2          4  0.010   0.018    0.187  
  g179352/ZN                  -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.201  
  g179351/ZN                  -      A->ZN   R     OAI211_X1       1  0.007   0.020    0.222  
  g172175/ZN                  -      A1->ZN  R     AND2_X2         1  0.021   0.030    0.252  
  count_cycle_reg[6]/D        -      D       R     DFF_X1          1  0.006   0.000    0.252  
#-------------------------------------------------------------------------------------------
Path 1553: VIOLATED (-0.081 ns) Setup Check with Pin cpuregs_reg[15][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.222 (P)    0.109 (P)
            Arrival:=    0.314        0.001

              Setup:-    0.025
      Required Time:=    0.289
       Launch Clock:=    0.001
          Data Path:+    0.369
              Slack:=   -0.081

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      65  0.072       -    0.001  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.072   0.117    0.118  
  FE_OCPC1306_latched_store/Z  -      A->Z    R     BUF_X1          1  0.022   0.031    0.149  
  g185500/ZN                   -      A1->ZN  F     NAND2_X2        3  0.011   0.026    0.175  
  FE_OCPC1107_n_24647/ZN       -      A->ZN   R     INV_X2          3  0.016   0.023    0.198  
  FE_OCPC1124_n_35917/ZN       -      A->ZN   F     INV_X1          1  0.013   0.008    0.206  
  FE_RC_3030_0/ZN              -      A2->ZN  R     NAND2_X1        1  0.005   0.022    0.228  
  FE_RC_3029_0/ZN              -      A1->ZN  R     AND3_X4         3  0.016   0.046    0.274  
  g185453/ZN                   -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.293  
  FE_OCPC1937_n_24606/ZN       -      A->ZN   R     INV_X4          2  0.010   0.020    0.313  
  FE_OCPC1940_n_24606/ZN       -      A->ZN   F     INV_X8         30  0.012   0.023    0.336  
  g185459/ZN                   -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.352  
  g163819/ZN                   -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.370  
  cpuregs_reg[15][2]/D         -      D       F     DFF_X1          1  0.010   0.000    0.370  
#--------------------------------------------------------------------------------------------
Path 1554: VIOLATED (-0.079 ns) Setup Check with Pin latched_stalu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) latched_stalu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.198       -0.002

              Setup:-    0.027
      Required Time:=    0.170
       Launch Clock:=   -0.002
          Data Path:+    0.252
              Slack:=   -0.079

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_stalu_reg/CK       -      CK      R     (arrival)      65  0.072       -   -0.002  
  latched_stalu_reg/QN       -      CK->QN  R     DFF_X1          1  0.072   0.086    0.083  
  FE_OCPC1306_n_7865/Z       -      A->Z    R     BUF_X4          2  0.014   0.033    0.117  
  FE_OCPC1307_n_7865/ZN      -      A->ZN   F     INV_X8          7  0.017   0.018    0.135  
  FE_OCPC1315_n_7865/ZN      -      A->ZN   R     INV_X8          5  0.009   0.020    0.155  
  FE_OCPC2025_FE_RN_275_0/Z  -      A->Z    R     BUF_X2          4  0.013   0.043    0.198  
  FE_RC_3141_0/ZN            -      A->ZN   F     INV_X1          1  0.026   0.009    0.207  
  FE_RC_3140_0/ZN            -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.221  
  FE_RC_1796_0/ZN            -      A->ZN   F     OAI211_X1       1  0.009   0.028    0.249  
  latched_stalu_reg/D        -      D       F     DFF_X1          1  0.016   0.000    0.249  
#------------------------------------------------------------------------------------------
Path 1555: VIOLATED (-0.078 ns) Setup Check with Pin count_cycle_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.112 (P)
            Arrival:=    0.203        0.004

              Setup:-    0.023
      Required Time:=    0.180
       Launch Clock:=    0.004
          Data Path:+    0.254
              Slack:=   -0.078

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          2  0.070   0.110    0.113  
  inc_add_1428_40_g184854/ZN  -      A2->ZN  R     AND2_X4         6  0.015   0.038    0.151  
  inc_add_1428_40_g177634/ZN  -      A1->ZN  F     NAND2_X2        3  0.013   0.018    0.169  
  FE_OCPC1248_n_16354/ZN      -      A->ZN   R     INV_X1          1  0.010   0.013    0.182  
  inc_add_1428_40_g1053/ZN    -      A1->ZN  F     NAND2_X1        1  0.007   0.013    0.195  
  inc_add_1428_40_g970/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.232  
  g184449/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.257  
  count_cycle_reg[5]/D        -      D       F     DFF_X1          1  0.007   0.000    0.257  
#-------------------------------------------------------------------------------------------
Path 1556: VIOLATED (-0.077 ns) Setup Check with Pin count_cycle_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.111 (P)    0.105 (P)
            Arrival:=    0.203       -0.003

              Setup:-    0.028
      Required Time:=    0.175
       Launch Clock:=   -0.003
          Data Path:+    0.255
              Slack:=   -0.077

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[4]/CK     -      CK      R     (arrival)      58  0.068       -   -0.003  
  count_cycle_reg[4]/QN     -      CK->QN  F     DFF_X1          2  0.068   0.089    0.086  
  FE_RC_1711_0/ZN           -      A->ZN   R     INV_X1          4  0.016   0.030    0.116  
  inc_add_1428_40_g1210/ZN  -      A1->ZN  R     AND2_X1         3  0.019   0.038    0.154  
  inc_add_1428_40_g1138/ZN  -      A1->ZN  R     AND2_X1         2  0.011   0.036    0.190  
  g179357/ZN                -      A1->ZN  F     NAND3_X1        1  0.012   0.018    0.208  
  g179354/ZN                -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.226  
  g172168/ZN                -      A1->ZN  R     AND2_X2         1  0.010   0.026    0.252  
  count_cycle_reg[7]/D      -      D       R     DFF_X1          1  0.007   0.000    0.252  
#-----------------------------------------------------------------------------------------
Path 1557: VIOLATED (-0.076 ns) Setup Check with Pin decoder_pseudo_trigger_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoder_pseudo_trigger_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.193       -0.005

              Setup:-    0.029
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.245
              Slack:=   -0.076

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK           -      CK      R     (arrival)      72  0.073       -   -0.005  
  mem_do_rinst_reg/QN           -      CK->QN  F     DFFS_X1         3  0.073   0.097    0.092  
  FE_OFC305_n_7867/ZN           -      A->ZN   R     INV_X1          1  0.019   0.021    0.113  
  FE_RC_1218_0/ZN               -      A1->ZN  F     NAND3_X2        3  0.011   0.020    0.133  
  FE_OCPC1659_n_39483/Z         -      A->Z    F     BUF_X1          1  0.012   0.035    0.169  
  g199490/ZN                    -      A2->ZN  R     NAND2_X4        4  0.010   0.022    0.190  
  g192135/ZN                    -      A1->ZN  R     AND4_X1         1  0.013   0.050    0.240  
  decoder_pseudo_trigger_reg/D  -      D       R     DFF_X1          1  0.011   0.000    0.240  
#---------------------------------------------------------------------------------------------
Path 1558: VIOLATED (-0.073 ns) Setup Check with Pin instr_srai_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) instr_srai_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.024
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.249
              Slack:=   -0.073

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK          -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q           -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN               -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1984_n_33150/ZN          -      A->ZN   R     INV_X4          2  0.015   0.024    0.166  
  FE_OCPC1990_n_33150/ZN          -      A->ZN   F     INV_X8         23  0.014   0.020    0.186  
  FE_OCPC2267_FE_OFN17_n_33150/Z  -      A->Z    F     BUF_X4          4  0.012   0.028    0.213  
  g169782/ZN                      -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.226  
  g166418/ZN                      -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.244  
  instr_srai_reg/D                -      D       F     DFF_X1          1  0.009   0.000    0.244  
#-----------------------------------------------------------------------------------------------
Path 1559: VIOLATED (-0.071 ns) Setup Check with Pin mem_rdata_q_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.193       -0.006

              Setup:-    0.033
      Required Time:=    0.160
       Launch Clock:=   -0.006
          Data Path:+    0.237
              Slack:=   -0.071

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g169266/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.024    0.203  
  g193852/ZN                       -      A->ZN   R     OAI21_X2        4  0.013   0.028    0.231  
  mem_rdata_q_reg[4]/D             -      D       R     DFF_X1          4  0.029   0.000    0.231  
#------------------------------------------------------------------------------------------------
Path 1560: VIOLATED (-0.069 ns) Setup Check with Pin mem_rdata_q_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.193       -0.006

              Setup:-    0.029
      Required Time:=    0.163
       Launch Clock:=   -0.006
          Data Path:+    0.238
              Slack:=   -0.069

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g169273/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.029    0.208  
  FE_RC_1607_0/ZN                  -      A2->ZN  R     NAND2_X4        4  0.017   0.024    0.232  
  mem_rdata_q_reg[6]/D             -      D       R     DFF_X1          4  0.013   0.000    0.232  
#------------------------------------------------------------------------------------------------
Path 1561: VIOLATED (-0.068 ns) Setup Check with Pin mem_rdata_q_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.193       -0.006

              Setup:-    0.033
      Required Time:=    0.160
       Launch Clock:=   -0.006
          Data Path:+    0.234
              Slack:=   -0.068

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN              -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1094_n_19858/ZN  -      A->ZN   F     INV_X1          4  0.011   0.018    0.154  
  g200167/Z               -      S->Z    R     MUX2_X1         4  0.010   0.074    0.228  
  mem_rdata_q_reg[5]/D    -      D       R     DFF_X1          4  0.029   0.000    0.228  
#---------------------------------------------------------------------------------------
Path 1562: VIOLATED (-0.067 ns) Setup Check with Pin mem_rdata_q_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.194       -0.006

              Setup:-    0.030
      Required Time:=    0.164
       Launch Clock:=   -0.006
          Data Path:+    0.238
              Slack:=   -0.067

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN                       -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   R     INV_X1          1  0.007   0.023    0.147  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   F     INV_X4         14  0.017   0.020    0.167  
  FE_RC_532_0/ZN                   -      A1->ZN  F     OR2_X2          1  0.010   0.043    0.210  
  FE_RC_531_0/ZN                   -      A2->ZN  R     NAND2_X2        3  0.009   0.022    0.232  
  mem_rdata_q_reg[13]/D            -      D       R     DFF_X1          3  0.014   0.000    0.232  
#------------------------------------------------------------------------------------------------
Path 1563: VIOLATED (-0.067 ns) Setup Check with Pin instr_rdcycleh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdcycleh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.225       -0.005

              Setup:-    0.030
      Required Time:=    0.195
       Launch Clock:=   -0.005
          Data Path:+    0.266
              Slack:=   -0.067

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[3]/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  mem_rdata_q_reg[3]/QN  -      CK->QN  R     DFF_X1          2  0.073   0.090    0.085  
  FE_RC_1834_0/ZN        -      A2->ZN  R     AND2_X2         1  0.017   0.034    0.119  
  FE_RC_1833_0/ZN        -      A1->ZN  F     NAND3_X2        1  0.009   0.023    0.142  
  FE_RC_1830_0/ZN        -      A2->ZN  R     NOR3_X4         1  0.017   0.055    0.197  
  FE_RC_1823_0/ZN        -      A3->ZN  F     NAND3_X4        3  0.032   0.034    0.232  
  g165474/ZN             -      B1->ZN  R     OAI21_X1        1  0.019   0.030    0.262  
  instr_rdcycleh_reg/D   -      D       R     DFF_X1          1  0.018   0.000    0.262  
#--------------------------------------------------------------------------------------
Path 1564: VIOLATED (-0.065 ns) Setup Check with Pin mem_rdata_q_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=   -0.006
          Data Path:+    0.237
              Slack:=   -0.065

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g169268/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.027    0.206  
  FE_RC_538_0/ZN                   -      A2->ZN  R     NAND2_X2        3  0.015   0.024    0.230  
  mem_rdata_q_reg[12]/D            -      D       R     DFF_X1          3  0.013   0.000    0.230  
#------------------------------------------------------------------------------------------------
Path 1565: VIOLATED (-0.065 ns) Setup Check with Pin instr_rdcycle_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdcycle_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.225       -0.005

              Setup:-    0.030
      Required Time:=    0.195
       Launch Clock:=   -0.005
          Data Path:+    0.265
              Slack:=   -0.065

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[3]/CK  -      CK      R     (arrival)      67  0.073       -   -0.005  
  mem_rdata_q_reg[3]/QN  -      CK->QN  R     DFF_X1          2  0.073   0.090    0.085  
  FE_RC_1834_0/ZN        -      A2->ZN  R     AND2_X2         1  0.017   0.034    0.119  
  FE_RC_1833_0/ZN        -      A1->ZN  F     NAND3_X2        1  0.009   0.023    0.142  
  FE_RC_1830_0/ZN        -      A2->ZN  R     NOR3_X4         1  0.017   0.055    0.197  
  FE_RC_1823_0/ZN        -      A3->ZN  F     NAND3_X4        3  0.032   0.034    0.232  
  g165475/ZN             -      B1->ZN  R     OAI21_X1        1  0.019   0.029    0.260  
  instr_rdcycle_reg/D    -      D       R     DFF_X1          1  0.017   0.000    0.260  
#--------------------------------------------------------------------------------------
Path 1566: VIOLATED (-0.065 ns) Setup Check with Pin mem_rdata_q_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=   -0.006
          Data Path:+    0.236
              Slack:=   -0.065

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g169272/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.027    0.206  
  FE_RC_524_0/ZN                   -      A1->ZN  R     NAND2_X2        4  0.015   0.024    0.230  
  mem_rdata_q_reg[3]/D             -      D       R     DFF_X1          4  0.015   0.000    0.230  
#------------------------------------------------------------------------------------------------
Path 1567: VIOLATED (-0.063 ns) Setup Check with Pin mem_rdata_q_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=   -0.006
          Data Path:+    0.235
              Slack:=   -0.063

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g169269/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.026    0.205  
  FE_RC_1631_0/ZN                  -      A1->ZN  R     NAND2_X2        4  0.014   0.024    0.229  
  mem_rdata_q_reg[2]/D             -      D       R     DFF_X1          4  0.015   0.000    0.229  
#------------------------------------------------------------------------------------------------
Path 1568: VIOLATED (-0.063 ns) Setup Check with Pin mem_rdata_q_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.195       -0.006

              Setup:-    0.030
      Required Time:=    0.165
       Launch Clock:=   -0.006
          Data Path:+    0.235
              Slack:=   -0.063

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g197139/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.024    0.203  
  g198076/ZN                       -      A2->ZN  R     NAND2_X2        3  0.013   0.026    0.228  
  mem_rdata_q_reg[14]/D            -      D       R     DFF_X2          3  0.015   0.000    0.228  
#------------------------------------------------------------------------------------------------
Path 1569: VIOLATED (-0.062 ns) Setup Check with Pin count_cycle_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.204        0.004

              Setup:-    0.028
      Required Time:=    0.175
       Launch Clock:=    0.004
          Data Path:+    0.234
              Slack:=   -0.062

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK        -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[1]/Q         -      CK->Q   F     DFF_X1          2  0.070   0.102    0.105  
  FE_OCPC2269_count_cycle_1/Z  -      A->Z    F     BUF_X1          2  0.009   0.028    0.134  
  FE_OCPC1680_count_cycle_1/Z  -      A->Z    F     BUF_X1          1  0.006   0.025    0.159  
  FE_RC_1841_0/ZN              -      A->ZN   R     INV_X1          2  0.005   0.015    0.174  
  FE_RC_1839_0/ZN              -      A2->ZN  F     NAND2_X1        1  0.010   0.014    0.188  
  FE_RC_1838_0/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.205  
  g170049/ZN                   -      A1->ZN  R     AND2_X1         1  0.015   0.032    0.237  
  count_cycle_reg[1]/D         -      D       R     DFF_X1          1  0.009   0.000    0.237  
#--------------------------------------------------------------------------------------------
Path 1570: VIOLATED (-0.061 ns) Setup Check with Pin mem_rdata_q_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.193       -0.006

              Setup:-    0.027
      Required Time:=    0.166
       Launch Clock:=   -0.006
          Data Path:+    0.234
              Slack:=   -0.061

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q         -      CK->Q   F     DFF_X1          2  0.073   0.101    0.095  
  g181170/ZN              -      A1->ZN  F     AND2_X4         3  0.009   0.029    0.124  
  FE_OCPC1094_n_19858/ZN  -      A->ZN   R     INV_X1          4  0.007   0.030    0.154  
  g169085/Z               -      S->Z    F     MUX2_X1         2  0.023   0.073    0.227  
  mem_rdata_q_reg[0]/D    -      D       F     DFF_X1          2  0.016   0.000    0.227  
#---------------------------------------------------------------------------------------
Path 1571: VIOLATED (-0.059 ns) Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.026
      Required Time:=    0.168
       Launch Clock:=   -0.005
          Data Path:+    0.232
              Slack:=   -0.059

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK                       -      CK      R     (arrival)      67  0.073       -   -0.005  
  decoder_trigger_reg/Q                        -      CK->Q   R     DFF_X1          2  0.073   0.121    0.116  
  g84410__193689/ZN                            -      A1->ZN  F     NAND2_X4        3  0.025   0.027    0.142  
  FE_OCPC1984_n_33150/ZN                       -      A->ZN   R     INV_X4          2  0.015   0.024    0.166  
  FE_OCPC1990_n_33150/ZN                       -      A->ZN   F     INV_X8         23  0.014   0.020    0.186  
  g169802/ZN                                   -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.202  
  g168977/ZN                                   -      A->ZN   F     OAI211_X1       1  0.009   0.026    0.227  
  is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D  -      D       F     DFF_X1          1  0.015   0.000    0.227  
#------------------------------------------------------------------------------------------------------------
Path 1572: VIOLATED (-0.059 ns) Setup Check with Pin mem_rdata_q_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.102 (P)
            Arrival:=    0.193       -0.006

              Setup:-    0.030
      Required Time:=    0.163
       Launch Clock:=   -0.006
          Data Path:+    0.229
              Slack:=   -0.059

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                 -      CK      R     (arrival)      72  0.073       -   -0.006  
  mem_valid_reg/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.108    0.102  
  g181170/ZN                       -      A1->ZN  R     AND2_X4         3  0.013   0.034    0.136  
  FE_OCPC1095_n_19858/ZN           -      A->ZN   F     INV_X1          1  0.011   0.014    0.150  
  FE_OCPC1690_FE_OFN91_n_19858/ZN  -      A->ZN   R     INV_X4         14  0.008   0.029    0.179  
  g179371/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.022    0.201  
  g179370/ZN                       -      A1->ZN  R     NAND2_X2        2  0.012   0.022    0.223  
  mem_rdata_q_reg[1]/D             -      D       R     DFF_X1          2  0.014   0.000    0.223  
#------------------------------------------------------------------------------------------------
Path 1573: VIOLATED (-0.058 ns) Setup Check with Pin count_cycle_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.112 (P)
            Arrival:=    0.197        0.004

              Setup:-    0.023
      Required Time:=    0.174
       Launch Clock:=    0.004
          Data Path:+    0.229
              Slack:=   -0.058

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          2  0.070   0.110    0.113  
  inc_add_1428_40_g184854/ZN  -      A2->ZN  R     AND2_X4         6  0.015   0.038    0.151  
  inc_add_1428_40_g177634/ZN  -      A1->ZN  F     NAND2_X2        3  0.013   0.018    0.169  
  inc_add_1428_40_g1045/ZN    -      A->ZN   F     XNOR2_X1        1  0.010   0.038    0.207  
  g169822/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.233  
  count_cycle_reg[4]/D        -      D       F     DFF_X1          1  0.005   0.000    0.233  
#-------------------------------------------------------------------------------------------
Path 1574: VIOLATED (-0.055 ns) Setup Check with Pin count_cycle_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.112 (P)
            Arrival:=    0.197        0.004

              Setup:-    0.028
      Required Time:=    0.169
       Launch Clock:=    0.004
          Data Path:+    0.221
              Slack:=   -0.055

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          2  0.070   0.110    0.113  
  inc_add_1428_40_g184854/ZN  -      A2->ZN  R     AND2_X4         6  0.015   0.038    0.151  
  inc_add_1428_40_g177637/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.166  
  inc_add_1428_40_g997/ZN     -      A->ZN   R     XNOR2_X1        1  0.008   0.028    0.195  
  g184452/ZN                  -      A1->ZN  R     AND2_X2         1  0.020   0.030    0.225  
  count_cycle_reg[3]/D        -      D       R     DFF_X1          1  0.007   0.000    0.225  
#-------------------------------------------------------------------------------------------
Path 1575: VIOLATED (-0.052 ns) Setup Check with Pin count_cycle_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.112 (P)    0.112 (P)
            Arrival:=    0.204        0.004

              Setup:-    0.028
      Required Time:=    0.175
       Launch Clock:=    0.004
          Data Path:+    0.223
              Slack:=   -0.052

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[1]/CK       -      CK      R     (arrival)      64  0.070       -    0.004  
  count_cycle_reg[1]/Q        -      CK->Q   R     DFF_X1          2  0.070   0.110    0.113  
  inc_add_1428_40_g184854/ZN  -      A2->ZN  R     AND2_X4         6  0.015   0.038    0.151  
  inc_add_1428_40_g177632/Z   -      A->Z    R     XOR2_X1         1  0.013   0.044    0.195  
  g179020/ZN                  -      A1->ZN  R     AND2_X1         1  0.018   0.032    0.227  
  count_cycle_reg[2]/D        -      D       R     DFF_X1          1  0.009   0.000    0.227  
#-------------------------------------------------------------------------------------------
Path 1576: VIOLATED (-0.049 ns) Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_lui_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_lui_auipc_jal_jalr_addi_add_sub_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.023
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.225
              Slack:=   -0.049

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  instr_lui_reg/CK                          -      CK      R     (arrival)      67  0.073       -   -0.005  
  instr_lui_reg/Q                           -      CK->Q   F     DFF_X1          2  0.073   0.107    0.103  
  g84654__184786/ZN                         -      A2->ZN  R     NOR2_X4         3  0.013   0.030    0.133  
  FE_OCPC1665_n_23935/Z                     -      A->Z    R     BUF_X1          2  0.016   0.029    0.162  
  FE_RC_1275_0/ZN                           -      A1->ZN  F     NAND3_X1        1  0.011   0.023    0.184  
  g83862__8757/ZN                           -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.211  
  g83807__193719/ZN                         -      A1->ZN  F     NOR2_X1         1  0.017   0.009    0.220  
  is_lui_auipc_jal_jalr_addi_add_sub_reg/D  -      D       F     DFF_X1          1  0.007   0.000    0.220  
#---------------------------------------------------------------------------------------------------------
Path 1577: VIOLATED (-0.048 ns) Setup Check with Pin mem_wdata_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.076
      Required Time:=    0.126
       Launch Clock:=    0.001
          Data Path:+    0.173
              Slack:=   -0.048

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  reg_op2_reg[6]/CK             -      CK      R     (arrival)      66  0.073       -    0.001  
  reg_op2_reg[6]/QN             -      CK->QN  R     DFF_X1          1  0.073   0.093    0.095  
  FE_OCPC1715_n_31602/ZN        -      A->ZN   F     INV_X4          4  0.020   0.016    0.111  
  FE_OCPC1377_mem_la_wdata_6/Z  -      A->Z    F     BUF_X2          4  0.009   0.032    0.143  
  FE_OCPC1562_mem_la_wdata_6/Z  -      A->Z    F     BUF_X2          2  0.009   0.031    0.174  
  mem_wdata_reg[6]/D            -      D       F     SDFF_X1         2  0.008   0.000    0.174  
#---------------------------------------------------------------------------------------------
Path 1578: VIOLATED (-0.048 ns) Setup Check with Pin count_instr_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.108 (P)
            Arrival:=    0.225       -0.000

              Setup:-    0.061
      Required Time:=    0.164
       Launch Clock:=   -0.000
          Data Path:+    0.212
              Slack:=   -0.048

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      66  0.073       -   -0.000  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.073   0.106    0.106  
  g180335/ZN             -      A1->ZN  F     NAND2_X2        1  0.011   0.016    0.122  
  FE_OCPC869_n_19094/ZN  -      A->ZN   R     INV_X4          2  0.009   0.014    0.137  
  FE_OCPC870_n_19094/Z   -      A->Z    R     BUF_X2          4  0.008   0.029    0.166  
  g185591_dup/ZN         -      A1->ZN  R     AND2_X2         1  0.014   0.046    0.212  
  count_instr_reg[0]/D   -      D       R     SDFF_X1         1  0.020   0.000    0.212  
#--------------------------------------------------------------------------------------
Path 1579: VIOLATED (-0.043 ns) Setup Check with Pin mem_wdata_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.077
      Required Time:=    0.125
       Launch Clock:=   -0.000
          Data Path:+    0.167
              Slack:=   -0.043

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK                         -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op2_reg[1]/QN                         -      CK->QN  R     DFF_X1          5  0.073   0.111    0.111  
  fopt180431/ZN                             -      A->ZN   F     INV_X4          5  0.035   0.019    0.129  
  FE_OCPC1521_FE_OFN39756_mem_la_wdata_1/Z  -      A->Z    F     BUF_X1          3  0.013   0.038    0.167  
  mem_wdata_reg[1]/D                        -      D       F     SDFF_X1         3  0.011   0.000    0.167  
#---------------------------------------------------------------------------------------------------------
Path 1580: VIOLATED (-0.029 ns) Setup Check with Pin mem_wdata_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.077
      Required Time:=    0.125
       Launch Clock:=   -0.000
          Data Path:+    0.154
              Slack:=   -0.029

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[3]/CK      -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op2_reg[3]/QN      -      CK->QN  R     DFF_X1          3  0.073   0.103    0.103  
  FE_OCPC2183_n_24838/Z  -      A->Z    R     BUF_X1          2  0.027   0.032    0.135  
  g54/ZN                 -      A->ZN   F     INV_X1          4  0.011   0.019    0.154  
  mem_wdata_reg[3]/D     -      D       F     SDFF_X1         4  0.011   0.000    0.154  
#--------------------------------------------------------------------------------------
Path 1581: VIOLATED (-0.028 ns) Setup Check with Pin mem_wdata_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.076
      Required Time:=    0.125
       Launch Clock:=    0.001
          Data Path:+    0.152
              Slack:=   -0.028

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[5]/CK      -      CK      R     (arrival)      66  0.073       -    0.001  
  reg_op2_reg[5]/QN      -      CK->QN  R     DFF_X1          3  0.073   0.098    0.099  
  FE_OCPC1499_n_31600/Z  -      A->Z    R     CLKBUF_X2       2  0.023   0.038    0.137  
  g47/ZN                 -      A->ZN   F     INV_X2          4  0.012   0.016    0.154  
  mem_wdata_reg[5]/D     -      D       F     SDFF_X1         4  0.009   0.000    0.154  
#--------------------------------------------------------------------------------------
Path 1582: VIOLATED (-0.025 ns) Setup Check with Pin mem_wdata_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.106 (P)
            Arrival:=    0.202       -0.002

              Setup:-    0.077
      Required Time:=    0.124
       Launch Clock:=   -0.002
          Data Path:+    0.152
              Slack:=   -0.025

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK                  -      CK      R     (arrival)      58  0.068       -   -0.002  
  reg_op2_reg[2]/QN                  -      CK->QN  R     DFF_X1          2  0.068   0.096    0.094  
  FE_OCPC1261_n_31593/ZN             -      A->ZN   F     INV_X2          4  0.022   0.019    0.113  
  FE_OCPC1357_FE_OFN39707_n_31593/Z  -      A->Z    F     BUF_X2          7  0.011   0.037    0.150  
  mem_wdata_reg[2]/D                 -      D       F     SDFF_X1         7  0.012   0.000    0.150  
#--------------------------------------------------------------------------------------------------
Path 1583: VIOLATED (-0.024 ns) Setup Check with Pin mem_wdata_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.077
      Required Time:=    0.125
       Launch Clock:=    0.001
          Data Path:+    0.148
              Slack:=   -0.024

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  reg_op2_reg[4]/CK             -      CK      R     (arrival)      66  0.073       -    0.001  
  reg_op2_reg[4]/QN             -      CK->QN  R     DFF_X1          2  0.073   0.096    0.097  
  g196935/ZN                    -      A->ZN   F     INV_X2          4  0.022   0.016    0.113  
  FE_OCPC1342_mem_la_wdata_4/Z  -      A->Z    F     BUF_X2          4  0.009   0.036    0.149  
  mem_wdata_reg[4]/D            -      D       F     SDFF_X1         4  0.011   0.000    0.149  
#---------------------------------------------------------------------------------------------
Path 1584: VIOLATED (-0.023 ns) Setup Check with Pin mem_rdata_q_reg[21]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[21]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.092
      Required Time:=    0.109
       Launch Clock:=    0.001
          Data Path:+    0.131
              Slack:=   -0.023

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[21]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[21]/Q   -      CK->Q  F     SDFF_X2         6  0.072   0.131    0.132  
  mem_rdata_q_reg[21]/SI  -      SI     F     SDFF_X2         6  0.030   0.000    0.132  
#--------------------------------------------------------------------------------------
Path 1585: VIOLATED (-0.020 ns) Setup Check with Pin mem_rdata_q_reg[22]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[22]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.085
      Required Time:=    0.116
       Launch Clock:=    0.001
          Data Path:+    0.134
              Slack:=   -0.020

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_rdata_q_reg[22]/CK        -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[22]/Q         -      CK->Q  F     SDFF_X1         2  0.072   0.094    0.095  
  FE_OCPC2271_mem_rdata_q_22/Z  -      A->Z   F     BUF_X2          4  0.019   0.040    0.136  
  mem_rdata_q_reg[22]/SI        -      SI     F     SDFF_X1         4  0.011   0.000    0.136  
#--------------------------------------------------------------------------------------------
Path 1586: VIOLATED (-0.019 ns) Setup Check with Pin mem_wdata_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.108 (P)
            Arrival:=    0.202       -0.000

              Setup:-    0.077
      Required Time:=    0.125
       Launch Clock:=   -0.000
          Data Path:+    0.144
              Slack:=   -0.019

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK                 -      CK      R     (arrival)      66  0.073       -   -0.000  
  reg_op2_reg[0]/QN                 -      CK->QN  R     DFF_X1          1  0.073   0.094    0.094  
  FE_OFC531_n_8135/ZN               -      A->ZN   F     INV_X4          4  0.020   0.016    0.109  
  FE_OCPC1356_FE_OFN39744_n_8135/Z  -      A->Z    F     BUF_X2          4  0.009   0.035    0.144  
  mem_wdata_reg[0]/D                -      D       F     SDFF_X1         4  0.010   0.000    0.144  
#-------------------------------------------------------------------------------------------------
Path 1587: VIOLATED (-0.016 ns) Setup Check with Pin count_instr_reg[0]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[0]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.133 (P)    0.133 (P)
            Arrival:=    0.225        0.025

              Setup:-    0.086
      Required Time:=    0.140
       Launch Clock:=    0.025
          Data Path:+    0.131
              Slack:=   -0.016

#-------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[0]/CK        -      CK     R     (arrival)      62  0.068       -    0.025  
  count_instr_reg[0]/Q         -      CK->Q  R     SDFF_X1         2  0.068   0.085    0.110  
  FE_OCPC1732_count_instr_0/Z  -      A->Z   R     BUF_X1          3  0.016   0.046    0.156  
  count_instr_reg[0]/SE        -      SE     R     SDFF_X1         3  0.026   0.000    0.156  
#-------------------------------------------------------------------------------------------
Path 1588: VIOLATED (-0.013 ns) Setup Check with Pin count_cycle_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.105 (P)    0.105 (P)
            Arrival:=    0.197       -0.003

              Setup:-    0.030
      Required Time:=    0.167
       Launch Clock:=   -0.003
          Data Path:+    0.184
              Slack:=   -0.013

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK        -      CK      R     (arrival)      58  0.068       -   -0.003  
  count_cycle_reg[0]/Q         -      CK->Q   F     DFF_X1          2  0.068   0.102    0.099  
  FE_OCPC1689_count_cycle_0/Z  -      A->Z    F     BUF_X1          2  0.009   0.030    0.128  
  FE_OCPC1185_count_cycle_0/Z  -      A->Z    F     BUF_X1          3  0.007   0.031    0.160  
  g181094/ZN                   -      A1->ZN  R     NOR2_X1         1  0.009   0.021    0.181  
  count_cycle_reg[0]/D         -      D       R     DFF_X1          1  0.016   0.000    0.181  
#--------------------------------------------------------------------------------------------
Path 1589: VIOLATED (-0.011 ns) Setup Check with Pin mem_rdata_q_reg[30]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[30]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.085
      Required Time:=    0.110
       Launch Clock:=   -0.005
          Data Path:+    0.125
              Slack:=   -0.011

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK        -      CK     R     (arrival)      67  0.073       -   -0.005  
  mem_rdata_q_reg[30]/Q         -      CK->Q  F     SDFF_X1         3  0.073   0.087    0.082  
  FE_OCPC1266_mem_rdata_q_30/Z  -      A->Z   F     BUF_X1          4  0.015   0.039    0.121  
  mem_rdata_q_reg[30]/SI        -      SI     F     SDFF_X1         4  0.011   0.000    0.121  
#--------------------------------------------------------------------------------------------
Path 1590: VIOLATED (-0.005 ns) Setup Check with Pin mem_rdata_q_reg[24]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[24]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.093
      Required Time:=    0.108
       Launch Clock:=    0.001
          Data Path:+    0.113
              Slack:=   -0.005

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[24]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[24]/Q   -      CK->Q  F     SDFF_X1         4  0.072   0.113    0.113  
  mem_rdata_q_reg[24]/SI  -      SI     F     SDFF_X1         4  0.030   0.000    0.113  
#--------------------------------------------------------------------------------------
Path 1591: VIOLATED (-0.004 ns) Setup Check with Pin mem_rdata_q_reg[28]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[28]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.085
      Required Time:=    0.116
       Launch Clock:=    0.001
          Data Path:+    0.119
              Slack:=   -0.004

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK        -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[28]/Q         -      CK->Q  F     SDFF_X1         2  0.072   0.083    0.084  
  FE_OCPC1265_mem_rdata_q_28/Z  -      A->Z   F     BUF_X2          4  0.014   0.036    0.120  
  mem_rdata_q_reg[28]/SI        -      SI     F     SDFF_X1         4  0.010   0.000    0.120  
#--------------------------------------------------------------------------------------------
Path 1592: VIOLATED (-0.002 ns) Setup Check with Pin is_lui_auipc_jal_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_lui_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_lui_auipc_jal_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.023
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.178
              Slack:=   -0.002

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  instr_lui_reg/CK        -      CK      R     (arrival)      67  0.073       -   -0.005  
  instr_lui_reg/Q         -      CK->Q   F     DFF_X1          2  0.073   0.107    0.103  
  g84654__184786/ZN       -      A2->ZN  R     NOR2_X4         3  0.013   0.030    0.133  
  FE_OCPC1665_n_23935/Z   -      A->Z    R     BUF_X1          2  0.016   0.029    0.162  
  FE_RC_1842_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.174  
  is_lui_auipc_jal_reg/D  -      D       F     DFF_X1          1  0.006   0.000    0.174  
#---------------------------------------------------------------------------------------
Path 1593: MET (0.001 ns) Setup Check with Pin mem_rdata_q_reg[23]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[23]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.084
      Required Time:=    0.111
       Launch Clock:=   -0.005
          Data Path:+    0.115
              Slack:=    0.001

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_rdata_q_reg[23]/CK        -      CK     R     (arrival)      67  0.073       -   -0.005  
  mem_rdata_q_reg[23]/Q         -      CK->Q  F     SDFF_X1         1  0.073   0.083    0.078  
  FE_OCPC1734_mem_rdata_q_23/Z  -      A->Z   F     BUF_X4          4  0.014   0.032    0.110  
  mem_rdata_q_reg[23]/SI        -      SI     F     SDFF_X1         4  0.009   0.000    0.110  
#--------------------------------------------------------------------------------------------
Path 1594: MET (0.003 ns) Setup Check with Pin mem_rdata_q_reg[20]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[20]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.091
      Required Time:=    0.110
       Launch Clock:=    0.001
          Data Path:+    0.106
              Slack:=    0.003

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[20]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[20]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.106    0.107  
  mem_rdata_q_reg[20]/SI  -      SI     F     SDFF_X1         3  0.025   0.000    0.107  
#--------------------------------------------------------------------------------------
Path 1595: MET (0.005 ns) Setup Check with Pin mem_rdata_q_reg[31]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[31]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[31]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.196       -0.004

              Setup:-    0.091
      Required Time:=    0.105
       Launch Clock:=   -0.004
          Data Path:+    0.104
              Slack:=    0.005

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[31]/CK  -      CK     R     (arrival)      67  0.073       -   -0.004  
  mem_rdata_q_reg[31]/Q   -      CK->Q  F     SDFF_X1         6  0.073   0.104    0.100  
  mem_rdata_q_reg[31]/SI  -      SI     F     SDFF_X1         6  0.024   0.000    0.100  
#--------------------------------------------------------------------------------------
Path 1596: MET (0.010 ns) Setup Check with Pin mem_wdata_reg[23]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[23]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.083
      Required Time:=    0.113
       Launch Clock:=   -0.005
          Data Path:+    0.108
              Slack:=    0.010

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[23]/CK  -      CK     R     (arrival)      72  0.073       -   -0.005  
  mem_wdata_reg[23]/Q   -      CK->Q  F     SDFFR_X2        2  0.073   0.108    0.103  
  mem_wdata_reg[23]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.103  
#------------------------------------------------------------------------------------
Path 1597: MET (0.010 ns) Setup Check with Pin mem_wdata_reg[26]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[26]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[26]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.196       -0.004

              Setup:-    0.083
      Required Time:=    0.113
       Launch Clock:=   -0.004
          Data Path:+    0.107
              Slack:=    0.010

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[26]/CK  -      CK     R     (arrival)      72  0.073       -   -0.004  
  mem_wdata_reg[26]/Q   -      CK->Q  F     SDFFR_X2        2  0.073   0.107    0.103  
  mem_wdata_reg[26]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.103  
#------------------------------------------------------------------------------------
Path 1598: MET (0.010 ns) Setup Check with Pin mem_wdata_reg[24]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[24]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.196       -0.004

              Setup:-    0.083
      Required Time:=    0.113
       Launch Clock:=   -0.004
          Data Path:+    0.107
              Slack:=    0.010

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[24]/CK  -      CK     R     (arrival)      72  0.073       -   -0.004  
  mem_wdata_reg[24]/Q   -      CK->Q  F     SDFFR_X2        2  0.073   0.107    0.103  
  mem_wdata_reg[24]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.103  
#------------------------------------------------------------------------------------
Path 1599: MET (0.010 ns) Setup Check with Pin mem_wdata_reg[28]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[28]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[28]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.196       -0.004

              Setup:-    0.083
      Required Time:=    0.113
       Launch Clock:=   -0.004
          Data Path:+    0.107
              Slack:=    0.010

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[28]/CK  -      CK     R     (arrival)      72  0.073       -   -0.004  
  mem_wdata_reg[28]/Q   -      CK->Q  F     SDFFR_X2        2  0.073   0.107    0.103  
  mem_wdata_reg[28]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.103  
#------------------------------------------------------------------------------------
Path 1600: MET (0.011 ns) Setup Check with Pin mem_wdata_reg[30]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[30]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.083
      Required Time:=    0.113
       Launch Clock:=   -0.005
          Data Path:+    0.106
              Slack:=    0.011

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[30]/CK  -      CK     R     (arrival)      72  0.073       -   -0.005  
  mem_wdata_reg[30]/Q   -      CK->Q  F     SDFFR_X2        2  0.073   0.106    0.101  
  mem_wdata_reg[30]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.101  
#------------------------------------------------------------------------------------
Path 1601: MET (0.011 ns) Setup Check with Pin mem_wdata_reg[25]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[25]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[25]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.083
      Required Time:=    0.113
       Launch Clock:=   -0.005
          Data Path:+    0.106
              Slack:=    0.011

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[25]/CK  -      CK     R     (arrival)      72  0.073       -   -0.005  
  mem_wdata_reg[25]/Q   -      CK->Q  F     SDFFR_X2        2  0.073   0.106    0.101  
  mem_wdata_reg[25]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.101  
#------------------------------------------------------------------------------------
Path 1602: MET (0.011 ns) Setup Check with Pin mem_wdata_reg[27]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[27]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.083
      Required Time:=    0.113
       Launch Clock:=   -0.005
          Data Path:+    0.106
              Slack:=    0.011

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[27]/CK  -      CK     R     (arrival)      72  0.073       -   -0.005  
  mem_wdata_reg[27]/Q   -      CK->Q  F     SDFFR_X2        2  0.073   0.106    0.101  
  mem_wdata_reg[27]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.101  
#------------------------------------------------------------------------------------
Path 1603: MET (0.012 ns) Setup Check with Pin mem_wdata_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.109 (P)
            Arrival:=    0.202        0.001

              Setup:-    0.078
      Required Time:=    0.123
       Launch Clock:=    0.001
          Data Path:+    0.110
              Slack:=    0.012

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  reg_op2_reg[7]/CK   -      CK     R     (arrival)      66  0.073       -    0.001  
  reg_op2_reg[7]/Q    -      CK->Q  F     DFF_X1          3  0.073   0.110    0.112  
  mem_wdata_reg[7]/D  -      D      F     SDFF_X1         3  0.014   0.000    0.112  
#----------------------------------------------------------------------------------
Path 1604: MET (0.012 ns) Setup Check with Pin mem_wdata_reg[31]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[31]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[31]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.083
      Required Time:=    0.113
       Launch Clock:=   -0.005
          Data Path:+    0.106
              Slack:=    0.012

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[31]/CK  -      CK     R     (arrival)      72  0.073       -   -0.005  
  mem_wdata_reg[31]/Q   -      CK->Q  F     SDFFR_X2        2  0.073   0.106    0.101  
  mem_wdata_reg[31]/SI  -      SI     F     SDFFR_X2        2  0.017   0.000    0.101  
#------------------------------------------------------------------------------------
Path 1605: MET (0.013 ns) Setup Check with Pin mem_rdata_q_reg[29]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[29]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.089
      Required Time:=    0.111
       Launch Clock:=    0.001
          Data Path:+    0.098
              Slack:=    0.013

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[29]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.098    0.099  
  mem_rdata_q_reg[29]/SI  -      SI     F     SDFF_X1         3  0.021   0.000    0.099  
#--------------------------------------------------------------------------------------
Path 1606: MET (0.015 ns) Setup Check with Pin mem_wdata_reg[29]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[29]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[29]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.084
      Required Time:=    0.117
       Launch Clock:=    0.001
          Data Path:+    0.100
              Slack:=    0.015

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[29]/CK  -      CK     R     (arrival)      66  0.073       -    0.001  
  mem_wdata_reg[29]/Q   -      CK->Q  F     SDFFR_X1        2  0.073   0.100    0.102  
  mem_wdata_reg[29]/SI  -      SI     F     SDFFR_X1        2  0.019   0.000    0.102  
#------------------------------------------------------------------------------------
Path 1607: MET (0.017 ns) Setup Check with Pin mem_rdata_q_reg[26]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[26]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[26]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.089
      Required Time:=    0.113
       Launch Clock:=    0.001
          Data Path:+    0.095
              Slack:=    0.017

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[26]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.095    0.096  
  mem_rdata_q_reg[26]/SI  -      SI     F     SDFF_X1         3  0.019   0.000    0.096  
#--------------------------------------------------------------------------------------
Path 1608: MET (0.018 ns) Setup Check with Pin mem_rdata_q_reg[17]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[17]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.088
      Required Time:=    0.113
       Launch Clock:=    0.001
          Data Path:+    0.094
              Slack:=    0.018

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[17]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[17]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.094    0.095  
  mem_rdata_q_reg[17]/SI  -      SI     F     SDFF_X1         3  0.019   0.000    0.095  
#--------------------------------------------------------------------------------------
Path 1609: MET (0.018 ns) Setup Check with Pin mem_rdata_q_reg[19]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[19]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.088
      Required Time:=    0.113
       Launch Clock:=    0.001
          Data Path:+    0.094
              Slack:=    0.018

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[19]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[19]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.094    0.095  
  mem_rdata_q_reg[19]/SI  -      SI     F     SDFF_X1         3  0.019   0.000    0.095  
#--------------------------------------------------------------------------------------
Path 1610: MET (0.018 ns) Setup Check with Pin mem_wdata_reg[14]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[14]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[14]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.087
      Required Time:=    0.114
       Launch Clock:=    0.001
          Data Path:+    0.095
              Slack:=    0.018

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[14]/CK  -      CK     R     (arrival)      66  0.073       -    0.001  
  mem_wdata_reg[14]/Q   -      CK->Q  F     SDFFS_X1        2  0.073   0.095    0.096  
  mem_wdata_reg[14]/SI  -      SI     F     SDFFS_X1        2  0.018   0.000    0.096  
#------------------------------------------------------------------------------------
Path 1611: MET (0.018 ns) Setup Check with Pin mem_wdata_reg[8]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[8]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[8]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.087
      Required Time:=    0.114
       Launch Clock:=    0.001
          Data Path:+    0.095
              Slack:=    0.018

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[8]/CK  -      CK     R     (arrival)      66  0.073       -    0.001  
  mem_wdata_reg[8]/Q   -      CK->Q  F     SDFFS_X1        2  0.073   0.095    0.096  
  mem_wdata_reg[8]/SI  -      SI     F     SDFFS_X1        2  0.018   0.000    0.096  
#-----------------------------------------------------------------------------------
Path 1612: MET (0.021 ns) Setup Check with Pin mem_wdata_reg[22]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[22]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.202        0.002

              Setup:-    0.084
      Required Time:=    0.118
       Launch Clock:=    0.002
          Data Path:+    0.096
              Slack:=    0.021

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[22]/CK  -      CK     R     (arrival)      66  0.073       -    0.002  
  mem_wdata_reg[22]/Q   -      CK->Q  F     SDFFR_X1        2  0.073   0.096    0.097  
  mem_wdata_reg[22]/SI  -      SI     F     SDFFR_X1        2  0.017   0.000    0.097  
#------------------------------------------------------------------------------------
Path 1613: MET (0.022 ns) Setup Check with Pin mem_rdata_q_reg[27]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[27]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.088
      Required Time:=    0.113
       Launch Clock:=    0.001
          Data Path:+    0.091
              Slack:=    0.022

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[27]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[27]/Q   -      CK->Q  F     SDFF_X1         4  0.072   0.091    0.092  
  mem_rdata_q_reg[27]/SI  -      SI     F     SDFF_X1         4  0.017   0.000    0.092  
#--------------------------------------------------------------------------------------
Path 1614: MET (0.022 ns) Setup Check with Pin mem_wdata_reg[11]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[11]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.087
      Required Time:=    0.115
       Launch Clock:=    0.001
          Data Path:+    0.092
              Slack:=    0.022

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[11]/CK  -      CK     R     (arrival)      66  0.073       -    0.001  
  mem_wdata_reg[11]/Q   -      CK->Q  F     SDFFS_X1        2  0.073   0.092    0.093  
  mem_wdata_reg[11]/SI  -      SI     F     SDFFS_X1        2  0.017   0.000    0.093  
#------------------------------------------------------------------------------------
Path 1615: MET (0.022 ns) Setup Check with Pin mem_wdata_reg[20]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[20]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.110 (P)
            Arrival:=    0.202        0.002

              Setup:-    0.083
      Required Time:=    0.118
       Launch Clock:=    0.002
          Data Path:+    0.095
              Slack:=    0.022

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[20]/CK  -      CK     R     (arrival)      66  0.073       -    0.002  
  mem_wdata_reg[20]/Q   -      CK->Q  F     SDFFR_X1        2  0.073   0.095    0.096  
  mem_wdata_reg[20]/SI  -      SI     F     SDFFR_X1        2  0.017   0.000    0.096  
#------------------------------------------------------------------------------------
Path 1616: MET (0.022 ns) Setup Check with Pin mem_rdata_q_reg[18]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[18]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[18]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.088
      Required Time:=    0.113
       Launch Clock:=    0.001
          Data Path:+    0.090
              Slack:=    0.022

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[18]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[18]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.090    0.092  
  mem_rdata_q_reg[18]/SI  -      SI     F     SDFF_X1         3  0.017   0.000    0.092  
#--------------------------------------------------------------------------------------
Path 1617: MET (0.022 ns) Setup Check with Pin mem_wdata_reg[16]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[16]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.202        0.002

              Setup:-    0.083
      Required Time:=    0.118
       Launch Clock:=    0.002
          Data Path:+    0.094
              Slack:=    0.022

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[16]/CK  -      CK     R     (arrival)      66  0.073       -    0.002  
  mem_wdata_reg[16]/Q   -      CK->Q  F     SDFFR_X1        2  0.073   0.094    0.096  
  mem_wdata_reg[16]/SI  -      SI     F     SDFFR_X1        2  0.017   0.000    0.096  
#------------------------------------------------------------------------------------
Path 1618: MET (0.022 ns) Setup Check with Pin mem_wdata_reg[10]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[10]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.110 (P)
            Arrival:=    0.202        0.002

              Setup:-    0.086
      Required Time:=    0.115
       Launch Clock:=    0.002
          Data Path:+    0.091
              Slack:=    0.022

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[10]/CK  -      CK     R     (arrival)      66  0.073       -    0.002  
  mem_wdata_reg[10]/Q   -      CK->Q  F     SDFFS_X1        2  0.073   0.091    0.093  
  mem_wdata_reg[10]/SI  -      SI     F     SDFFS_X1        2  0.016   0.000    0.093  
#------------------------------------------------------------------------------------
Path 1619: MET (0.023 ns) Setup Check with Pin mem_rdata_q_reg[7]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[7]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.088
      Required Time:=    0.113
       Launch Clock:=    0.001
          Data Path:+    0.090
              Slack:=    0.023

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_rdata_q_reg[7]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[7]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.090    0.090  
  mem_rdata_q_reg[7]/SI  -      SI     F     SDFF_X1         3  0.017   0.000    0.090  
#-------------------------------------------------------------------------------------
Path 1620: MET (0.023 ns) Setup Check with Pin decoded_imm_j_reg[14]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[14]/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[14]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.088
      Required Time:=    0.108
       Launch Clock:=   -0.005
          Data Path:+    0.089
              Slack:=    0.023

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[14]/CK  -      CK     R     (arrival)      67  0.073       -   -0.005  
  decoded_imm_j_reg[14]/Q   -      CK->Q  F     SDFF_X1         3  0.073   0.089    0.084  
  decoded_imm_j_reg[14]/SI  -      SI     F     SDFF_X1         3  0.017   0.000    0.084  
#----------------------------------------------------------------------------------------
Path 1621: MET (0.023 ns) Setup Check with Pin mem_wdata_reg[7]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[7]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.110 (P)
            Arrival:=    0.202        0.002

              Setup:-    0.088
      Required Time:=    0.114
       Launch Clock:=    0.002
          Data Path:+    0.089
              Slack:=    0.023

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[7]/CK  -      CK     R     (arrival)      66  0.073       -    0.002  
  mem_wdata_reg[7]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.089    0.091  
  mem_wdata_reg[7]/SI  -      SI     F     SDFF_X1         2  0.017   0.000    0.091  
#-----------------------------------------------------------------------------------
Path 1622: MET (0.023 ns) Setup Check with Pin mem_rdata_q_reg[15]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[15]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.087
      Required Time:=    0.114
       Launch Clock:=    0.001
          Data Path:+    0.089
              Slack:=    0.023

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[15]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[15]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.089    0.091  
  mem_rdata_q_reg[15]/SI  -      SI     F     SDFF_X1         3  0.017   0.000    0.091  
#--------------------------------------------------------------------------------------
Path 1623: MET (0.024 ns) Setup Check with Pin mem_rdata_q_reg[16]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[16]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.108 (P)    0.108 (P)
            Arrival:=    0.200       -0.000

              Setup:-    0.087
      Required Time:=    0.112
       Launch Clock:=   -0.000
          Data Path:+    0.089
              Slack:=    0.024

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[16]/CK  -      CK     R     (arrival)      60  0.070       -   -0.000  
  mem_rdata_q_reg[16]/Q   -      CK->Q  F     SDFF_X1         3  0.070   0.089    0.089  
  mem_rdata_q_reg[16]/SI  -      SI     F     SDFF_X1         3  0.017   0.000    0.089  
#--------------------------------------------------------------------------------------
Path 1624: MET (0.024 ns) Setup Check with Pin mem_rdata_q_reg[25]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[25]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[25]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.087
      Required Time:=    0.114
       Launch Clock:=    0.001
          Data Path:+    0.089
              Slack:=    0.024

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[25]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.089    0.090  
  mem_rdata_q_reg[25]/SI  -      SI     F     SDFF_X1         3  0.017   0.000    0.090  
#--------------------------------------------------------------------------------------
Path 1625: MET (0.024 ns) Setup Check with Pin mem_rdata_q_reg[9]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[9]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.087
      Required Time:=    0.114
       Launch Clock:=    0.001
          Data Path:+    0.088
              Slack:=    0.024

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_rdata_q_reg[9]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[9]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.088    0.089  
  mem_rdata_q_reg[9]/SI  -      SI     F     SDFF_X1         3  0.016   0.000    0.089  
#-------------------------------------------------------------------------------------
Path 1626: MET (0.025 ns) Setup Check with Pin mem_wdata_reg[1]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[1]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.110 (P)
            Arrival:=    0.202        0.002

              Setup:-    0.087
      Required Time:=    0.114
       Launch Clock:=    0.002
          Data Path:+    0.088
              Slack:=    0.025

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[1]/CK  -      CK     R     (arrival)      66  0.073       -    0.002  
  mem_wdata_reg[1]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.088    0.090  
  mem_wdata_reg[1]/SI  -      SI     F     SDFF_X1         2  0.016   0.000    0.090  
#-----------------------------------------------------------------------------------
Path 1627: MET (0.025 ns) Setup Check with Pin decoded_imm_j_reg[12]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[12]/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[12]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.087
      Required Time:=    0.108
       Launch Clock:=   -0.005
          Data Path:+    0.088
              Slack:=    0.025

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[12]/CK  -      CK     R     (arrival)      67  0.073       -   -0.005  
  decoded_imm_j_reg[12]/Q   -      CK->Q  F     SDFF_X1         3  0.073   0.088    0.083  
  decoded_imm_j_reg[12]/SI  -      SI     F     SDFF_X1         3  0.016   0.000    0.083  
#----------------------------------------------------------------------------------------
Path 1628: MET (0.025 ns) Setup Check with Pin decoded_imm_j_reg[13]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[13]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.087
      Required Time:=    0.108
       Launch Clock:=   -0.005
          Data Path:+    0.088
              Slack:=    0.025

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[13]/CK  -      CK     R     (arrival)      67  0.073       -   -0.005  
  decoded_imm_j_reg[13]/Q   -      CK->Q  F     SDFF_X1         3  0.073   0.088    0.083  
  decoded_imm_j_reg[13]/SI  -      SI     F     SDFF_X1         3  0.016   0.000    0.083  
#----------------------------------------------------------------------------------------
Path 1629: MET (0.025 ns) Setup Check with Pin mem_wdata_reg[2]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[2]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.110 (P)
            Arrival:=    0.202        0.002

              Setup:-    0.087
      Required Time:=    0.114
       Launch Clock:=    0.002
          Data Path:+    0.088
              Slack:=    0.025

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[2]/CK  -      CK     R     (arrival)      66  0.073       -    0.002  
  mem_wdata_reg[2]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.088    0.089  
  mem_wdata_reg[2]/SI  -      SI     F     SDFF_X1         2  0.016   0.000    0.089  
#-----------------------------------------------------------------------------------
Path 1630: MET (0.025 ns) Setup Check with Pin mem_rdata_q_reg[8]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[8]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[8]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.087
      Required Time:=    0.114
       Launch Clock:=    0.001
          Data Path:+    0.087
              Slack:=    0.025

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_rdata_q_reg[8]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[8]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.087    0.089  
  mem_rdata_q_reg[8]/SI  -      SI     F     SDFF_X1         3  0.016   0.000    0.089  
#-------------------------------------------------------------------------------------
Path 1631: MET (0.026 ns) Setup Check with Pin mem_rdata_q_reg[10]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[10]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.087
      Required Time:=    0.114
       Launch Clock:=    0.001
          Data Path:+    0.087
              Slack:=    0.026

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[10]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[10]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.087    0.088  
  mem_rdata_q_reg[10]/SI  -      SI     F     SDFF_X1         3  0.016   0.000    0.088  
#--------------------------------------------------------------------------------------
Path 1632: MET (0.026 ns) Setup Check with Pin mem_wdata_reg[21]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[21]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.196       -0.004

              Setup:-    0.083
      Required Time:=    0.113
       Launch Clock:=   -0.004
          Data Path:+    0.091
              Slack:=    0.026

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[21]/CK  -      CK     R     (arrival)      72  0.073       -   -0.004  
  mem_wdata_reg[21]/Q   -      CK->Q  F     SDFFR_X1        2  0.073   0.091    0.087  
  mem_wdata_reg[21]/SI  -      SI     F     SDFFR_X1        2  0.015   0.000    0.087  
#------------------------------------------------------------------------------------
Path 1633: MET (0.027 ns) Setup Check with Pin mem_rdata_q_reg[11]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[11]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.109 (P)    0.109 (P)
            Arrival:=    0.201        0.001

              Setup:-    0.087
      Required Time:=    0.114
       Launch Clock:=    0.001
          Data Path:+    0.087
              Slack:=    0.027

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[11]/CK  -      CK     R     (arrival)      65  0.072       -    0.001  
  mem_rdata_q_reg[11]/Q   -      CK->Q  F     SDFF_X1         3  0.072   0.087    0.087  
  mem_rdata_q_reg[11]/SI  -      SI     F     SDFF_X1         3  0.015   0.000    0.087  
#--------------------------------------------------------------------------------------
Path 1634: MET (0.027 ns) Setup Check with Pin mem_wdata_reg[6]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[6]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.110 (P)
            Arrival:=    0.202        0.002

              Setup:-    0.087
      Required Time:=    0.115
       Launch Clock:=    0.002
          Data Path:+    0.086
              Slack:=    0.027

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[6]/CK  -      CK     R     (arrival)      66  0.073       -    0.002  
  mem_wdata_reg[6]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.086    0.088  
  mem_wdata_reg[6]/SI  -      SI     F     SDFF_X1         2  0.015   0.000    0.088  
#-----------------------------------------------------------------------------------
Path 1635: MET (0.027 ns) Setup Check with Pin is_slti_blt_slt_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_blt_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_slti_blt_slt_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.099 (P)    0.100 (P)
            Arrival:=    0.191       -0.008

              Setup:-    0.024
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.148
              Slack:=    0.027

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  instr_blt_reg/CK       -      CK      R     (arrival)      67  0.073       -   -0.008  
  instr_blt_reg/Q        -      CK->Q   F     DFF_X1          2  0.073   0.100    0.092  
  g84157__1474/ZN        -      A2->ZN  F     OR2_X1          1  0.008   0.048    0.140  
  is_slti_blt_slt_reg/D  -      D       F     DFF_X1          1  0.009   0.000    0.140  
#--------------------------------------------------------------------------------------
Path 1636: MET (0.028 ns) Setup Check with Pin mem_wdata_reg[5]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[5]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.110 (P)
            Arrival:=    0.202        0.002

              Setup:-    0.087
      Required Time:=    0.115
       Launch Clock:=    0.002
          Data Path:+    0.086
              Slack:=    0.028

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[5]/CK  -      CK     R     (arrival)      66  0.073       -    0.002  
  mem_wdata_reg[5]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.086    0.087  
  mem_wdata_reg[5]/SI  -      SI     F     SDFF_X1         2  0.015   0.000    0.087  
#-----------------------------------------------------------------------------------
Path 1637: MET (0.029 ns) Setup Check with Pin mem_wdata_reg[3]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[3]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.110 (P)
            Arrival:=    0.202        0.002

              Setup:-    0.087
      Required Time:=    0.115
       Launch Clock:=    0.002
          Data Path:+    0.085
              Slack:=    0.029

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[3]/CK  -      CK     R     (arrival)      66  0.073       -    0.002  
  mem_wdata_reg[3]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.085    0.086  
  mem_wdata_reg[3]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.086  
#-----------------------------------------------------------------------------------
Path 1638: MET (0.029 ns) Setup Check with Pin mem_wdata_reg[9]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[9]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.196       -0.004

              Setup:-    0.085
      Required Time:=    0.110
       Launch Clock:=   -0.004
          Data Path:+    0.086
              Slack:=    0.029

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[9]/CK  -      CK     R     (arrival)      72  0.073       -   -0.004  
  mem_wdata_reg[9]/Q   -      CK->Q  F     SDFFS_X1        2  0.073   0.086    0.082  
  mem_wdata_reg[9]/SI  -      SI     F     SDFFS_X1        2  0.014   0.000    0.082  
#-----------------------------------------------------------------------------------
Path 1639: MET (0.029 ns) Setup Check with Pin mem_wdata_reg[0]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[0]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.110 (P)
            Arrival:=    0.202        0.002

              Setup:-    0.087
      Required Time:=    0.115
       Launch Clock:=    0.002
          Data Path:+    0.084
              Slack:=    0.029

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[0]/CK  -      CK     R     (arrival)      66  0.073       -    0.002  
  mem_wdata_reg[0]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.084    0.086  
  mem_wdata_reg[0]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.086  
#-----------------------------------------------------------------------------------
Path 1640: MET (0.029 ns) Setup Check with Pin mem_wdata_reg[4]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[4]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.110 (P)    0.110 (P)
            Arrival:=    0.202        0.002

              Setup:-    0.087
      Required Time:=    0.115
       Launch Clock:=    0.002
          Data Path:+    0.084
              Slack:=    0.029

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[4]/CK  -      CK     R     (arrival)      66  0.073       -    0.002  
  mem_wdata_reg[4]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.084    0.086  
  mem_wdata_reg[4]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.086  
#-----------------------------------------------------------------------------------
Path 1641: MET (0.029 ns) Setup Check with Pin mem_wdata_reg[12]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[12]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[12]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.196       -0.004

              Setup:-    0.085
      Required Time:=    0.111
       Launch Clock:=   -0.004
          Data Path:+    0.085
              Slack:=    0.029

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[12]/CK  -      CK     R     (arrival)      72  0.073       -   -0.004  
  mem_wdata_reg[12]/Q   -      CK->Q  F     SDFFS_X1        2  0.073   0.085    0.081  
  mem_wdata_reg[12]/SI  -      SI     F     SDFFS_X1        2  0.014   0.000    0.081  
#------------------------------------------------------------------------------------
Path 1642: MET (0.030 ns) Setup Check with Pin mem_wdata_reg[13]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[13]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.196       -0.004

              Setup:-    0.085
      Required Time:=    0.111
       Launch Clock:=   -0.004
          Data Path:+    0.085
              Slack:=    0.030

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[13]/CK  -      CK     R     (arrival)      72  0.073       -   -0.004  
  mem_wdata_reg[13]/Q   -      CK->Q  F     SDFFS_X1        2  0.073   0.085    0.081  
  mem_wdata_reg[13]/SI  -      SI     F     SDFFS_X1        2  0.013   0.000    0.081  
#------------------------------------------------------------------------------------
Path 1643: MET (0.030 ns) Setup Check with Pin mem_wdata_reg[15]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[15]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.196       -0.004

              Setup:-    0.085
      Required Time:=    0.111
       Launch Clock:=   -0.004
          Data Path:+    0.085
              Slack:=    0.030

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[15]/CK  -      CK     R     (arrival)      72  0.073       -   -0.004  
  mem_wdata_reg[15]/Q   -      CK->Q  F     SDFFS_X1        2  0.073   0.085    0.081  
  mem_wdata_reg[15]/SI  -      SI     F     SDFFS_X1        2  0.013   0.000    0.081  
#------------------------------------------------------------------------------------
Path 1644: MET (0.030 ns) Setup Check with Pin mem_wdata_reg[17]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[17]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.195       -0.005

              Setup:-    0.082
      Required Time:=    0.113
       Launch Clock:=   -0.005
          Data Path:+    0.088
              Slack:=    0.030

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[17]/CK  -      CK     R     (arrival)      72  0.073       -   -0.005  
  mem_wdata_reg[17]/Q   -      CK->Q  F     SDFFR_X1        2  0.073   0.088    0.083  
  mem_wdata_reg[17]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.083  
#------------------------------------------------------------------------------------
Path 1645: MET (0.030 ns) Setup Check with Pin mem_wdata_reg[19]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[19]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.196       -0.004

              Setup:-    0.082
      Required Time:=    0.113
       Launch Clock:=   -0.004
          Data Path:+    0.087
              Slack:=    0.030

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[19]/CK  -      CK     R     (arrival)      72  0.073       -   -0.004  
  mem_wdata_reg[19]/Q   -      CK->Q  F     SDFFR_X1        2  0.073   0.087    0.083  
  mem_wdata_reg[19]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.083  
#------------------------------------------------------------------------------------
Path 1646: MET (0.031 ns) Setup Check with Pin mem_wdata_reg[18]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[18]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[18]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.196       -0.004

              Setup:-    0.082
      Required Time:=    0.114
       Launch Clock:=   -0.004
          Data Path:+    0.087
              Slack:=    0.031

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[18]/CK  -      CK     R     (arrival)      72  0.073       -   -0.004  
  mem_wdata_reg[18]/Q   -      CK->Q  F     SDFFR_X1        2  0.073   0.087    0.083  
  mem_wdata_reg[18]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.083  
#------------------------------------------------------------------------------------
Path 1647: MET (0.046 ns) Setup Check with Pin trap_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) trap_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.103 (P)    0.101 (P)
            Arrival:=    0.195       -0.007

              Setup:-    0.031
      Required Time:=    0.163
       Launch Clock:=   -0.007
          Data Path:+    0.124
              Slack:=    0.046

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[7]/CK  -      CK      R     (arrival)      67  0.073       -   -0.007  
  cpu_state_reg[7]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.092    0.085  
  g169788/ZN           -      A1->ZN  R     NOR2_X1         1  0.017   0.032    0.117  
  trap_reg/D           -      D       R     DFF_X1          1  0.022   0.000    0.117  
#------------------------------------------------------------------------------------
Path 1648: MET (0.058 ns) Setup Check with Pin is_lbu_lhu_lw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_lhu_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_lbu_lhu_lw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.104 (P)    0.101 (P)
            Arrival:=    0.196       -0.007

              Setup:-    0.029
      Required Time:=    0.167
       Launch Clock:=   -0.007
          Data Path:+    0.116
              Slack:=    0.058

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  instr_lhu_reg/CK     -      CK      R     (arrival)      67  0.073       -   -0.007  
  instr_lhu_reg/QN     -      CK->QN  F     DFF_X1          2  0.073   0.093    0.086  
  FE_RC_2758_0/ZN      -      A2->ZN  R     NAND3_X2        2  0.017   0.023    0.109  
  is_lbu_lhu_lw_reg/D  -      D       R     DFF_X1          2  0.012   0.000    0.109  
#------------------------------------------------------------------------------------
Path 1649: MET (0.061 ns) Setup Check with Pin is_sltiu_bltu_sltu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_bltu_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_sltiu_bltu_sltu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.200        0.000
        Src Latency:+   -0.108       -0.108
        Net Latency:+    0.101 (P)    0.101 (P)
            Arrival:=    0.193       -0.007

              Setup:-    0.031
      Required Time:=    0.162
       Launch Clock:=   -0.007
          Data Path:+    0.109
              Slack:=    0.061

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  instr_bltu_reg/CK         -      CK      R     (arrival)      67  0.073       -   -0.007  
  instr_bltu_reg/QN         -      CK->QN  F     DFF_X1          1  0.073   0.080    0.073  
  g169595/ZN                -      A3->ZN  R     NAND3_X1        2  0.012   0.028    0.102  
  is_sltiu_bltu_sltu_reg/D  -      D       R     DFF_X1          2  0.018   0.000    0.102  
#-----------------------------------------------------------------------------------------

