<profile>

<section name = "Vitis HLS Report for 'DebayerRandBatG'" level="0">
<item name = "Date">Thu Jun 13 19:44:32 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.741 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 2085250, 40.000 ns, 8.341 ms, 10, 2085250, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134">DebayerRandBatG_Pipeline_VITIS_LOOP_881_2, 6, 1926, 24.000 ns, 7.704 us, 2, 1922, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_878_1">9, 2085249, 9 ~ 1929, -, -, 1 ~ 1081, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 127, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, -, 1275, 1860, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 71, -</column>
<column name="Register">-, -, 312, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134">DebayerRandBatG_Pipeline_VITIS_LOOP_881_2, 8, 0, 1275, 1860, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="loopHeight_fu_172_p2">+, 0, 0, 18, 11, 1</column>
<column name="loopWidth_fu_178_p2">+, 0, 0, 18, 11, 1</column>
<column name="y_6_fu_211_p2">+, 0, 0, 18, 11, 1</column>
<column name="cmp203_i_fu_277_p2">icmp, 0, 0, 18, 11, 1</column>
<column name="cmp59_i_fu_272_p2">icmp, 0, 0, 18, 11, 11</column>
<column name="icmp_ln878_fu_206_p2">icmp, 0, 0, 18, 11, 11</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="tmp4_i_fu_257_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_i_fu_267_p2">xor, 0, 0, 15, 15, 15</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="bayerPhase_c_blk_n">9, 2, 1, 2</column>
<column name="imgRB_read">9, 2, 1, 2</column>
<column name="imgRgb_write">9, 2, 1, 2</column>
<column name="y_fu_64">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp203_i_reg_470">1, 0, 1, 0</column>
<column name="cmp59_i_reg_465">1, 0, 1, 0</column>
<column name="grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg">1, 0, 1, 0</column>
<column name="loopHeight_reg_377">11, 0, 11, 0</column>
<column name="loopWidth_reg_382">11, 0, 11, 0</column>
<column name="p_0_0_0116117861798_lcssa1834_i_fu_88">10, 0, 10, 0</column>
<column name="p_0_0_0116117861798_lcssa1834_i_load_reg_425">10, 0, 10, 0</column>
<column name="p_0_0_0116217841796_lcssa1832_i_fu_84">10, 0, 10, 0</column>
<column name="p_0_0_0116217841796_lcssa1832_i_load_reg_420">10, 0, 10, 0</column>
<column name="p_0_0_0116317821794_lcssa1830_i_fu_80">10, 0, 10, 0</column>
<column name="p_0_0_0116317821794_lcssa1830_i_load_reg_415">10, 0, 10, 0</column>
<column name="p_0_0_01183_217801810_lcssa1846_i_fu_112">10, 0, 10, 0</column>
<column name="p_0_0_01183_217801810_lcssa1846_i_load_reg_455">10, 0, 10, 0</column>
<column name="p_0_0_01184_217781808_lcssa1844_i_fu_108">10, 0, 10, 0</column>
<column name="p_0_0_01184_217781808_lcssa1844_i_load_reg_450">10, 0, 10, 0</column>
<column name="p_0_0_01185_217761806_lcssa1842_i_fu_104">10, 0, 10, 0</column>
<column name="p_0_0_01185_217761806_lcssa1842_i_load_reg_445">10, 0, 10, 0</column>
<column name="p_0_0_0_0_011491799_lcssa1836_i_fu_92">10, 0, 10, 0</column>
<column name="p_0_0_0_0_011491799_lcssa1836_i_load_reg_430">10, 0, 10, 0</column>
<column name="p_0_0_0_0_011551704_lcssa1748_i_fu_68">10, 0, 10, 0</column>
<column name="p_0_0_0_0_011551704_lcssa1748_i_load_reg_400">10, 0, 10, 0</column>
<column name="p_0_1_0_0_011501801_lcssa1838_i_fu_96">10, 0, 10, 0</column>
<column name="p_0_1_0_0_011501801_lcssa1838_i_load_reg_435">10, 0, 10, 0</column>
<column name="p_0_1_0_0_011561707_lcssa1750_i_fu_72">10, 0, 10, 0</column>
<column name="p_0_1_0_0_011561707_lcssa1750_i_load_reg_405">10, 0, 10, 0</column>
<column name="p_0_2_0_0_011511803_lcssa1840_i_fu_100">10, 0, 10, 0</column>
<column name="p_0_2_0_0_011511803_lcssa1840_i_load_reg_440">10, 0, 10, 0</column>
<column name="p_0_2_0_0_011571710_lcssa1752_i_fu_76">10, 0, 10, 0</column>
<column name="p_0_2_0_0_011571710_lcssa1752_i_load_reg_410">10, 0, 10, 0</column>
<column name="trunc_ln870_1_i_reg_392">15, 0, 15, 0</column>
<column name="x_phase_reg_387">1, 0, 1, 0</column>
<column name="xor_i_reg_460">15, 0, 15, 0</column>
<column name="y_fu_64">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, DebayerRandBatG, return value</column>
<column name="imgRB_dout">in, 30, ap_fifo, imgRB, pointer</column>
<column name="imgRB_num_data_valid">in, 3, ap_fifo, imgRB, pointer</column>
<column name="imgRB_fifo_cap">in, 3, ap_fifo, imgRB, pointer</column>
<column name="imgRB_empty_n">in, 1, ap_fifo, imgRB, pointer</column>
<column name="imgRB_read">out, 1, ap_fifo, imgRB, pointer</column>
<column name="imgRgb_din">out, 30, ap_fifo, imgRgb, pointer</column>
<column name="imgRgb_num_data_valid">in, 3, ap_fifo, imgRgb, pointer</column>
<column name="imgRgb_fifo_cap">in, 3, ap_fifo, imgRgb, pointer</column>
<column name="imgRgb_full_n">in, 1, ap_fifo, imgRgb, pointer</column>
<column name="imgRgb_write">out, 1, ap_fifo, imgRgb, pointer</column>
<column name="height">in, 11, ap_stable, height, scalar</column>
<column name="width">in, 11, ap_stable, width, scalar</column>
<column name="bayerPhase_c_dout">in, 16, ap_fifo, bayerPhase_c, pointer</column>
<column name="bayerPhase_c_num_data_valid">in, 3, ap_fifo, bayerPhase_c, pointer</column>
<column name="bayerPhase_c_fifo_cap">in, 3, ap_fifo, bayerPhase_c, pointer</column>
<column name="bayerPhase_c_empty_n">in, 1, ap_fifo, bayerPhase_c, pointer</column>
<column name="bayerPhase_c_read">out, 1, ap_fifo, bayerPhase_c, pointer</column>
</table>
</item>
</section>
</profile>
