#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct  2 20:45:25 2024
# Process ID: 25636
# Current directory: C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.runs/synth_1
# Command line: vivado.exe -log filter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source filter.tcl
# Log file: C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.runs/synth_1/filter.vds
# Journal file: C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source filter.tcl -notrace
Command: synth_design -top filter -part xc7a100tcsg324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1003.223 ; gain = 235.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filter' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:49]
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.runs/synth_1/.Xil/Vivado-25636-Inspiron/realtime/fifo_stub.vhdl:5' bound to instance 'fifo_x' of component 'fifo' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:115]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.runs/synth_1/.Xil/Vivado-25636-Inspiron/realtime/fifo_stub.vhdl:21]
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.runs/synth_1/.Xil/Vivado-25636-Inspiron/realtime/fifo_stub.vhdl:5' bound to instance 'fifo_x' of component 'fifo' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:115]
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.runs/synth_1/.Xil/Vivado-25636-Inspiron/realtime/fifo_stub.vhdl:5' bound to instance 'filtered_fifo' of component 'fifo' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:129]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/imports/Downloads/d_latch.vhd:34' bound to instance 'latch_y' of component 'd_latch' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:146]
INFO: [Synth 8-638] synthesizing module 'd_latch' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/imports/Downloads/d_latch.vhd:46]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_latch' (1#1) [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/imports/Downloads/d_latch.vhd:46]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/imports/Downloads/d_latch.vhd:34' bound to instance 'latch_y' of component 'd_latch' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:146]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/imports/Downloads/d_latch.vhd:34' bound to instance 'latch_y' of component 'd_latch' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:146]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/imports/Downloads/d_latch.vhd:34' bound to instance 'latch_y' of component 'd_latch' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:146]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/imports/Downloads/d_latch.vhd:34' bound to instance 'latch_y' of component 'd_latch' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:146]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/imports/Downloads/d_latch.vhd:34' bound to instance 'latch_y' of component 'd_latch' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:146]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/imports/Downloads/d_latch.vhd:34' bound to instance 'latch_y' of component 'd_latch' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:146]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/imports/Downloads/d_latch.vhd:34' bound to instance 'latch_y' of component 'd_latch' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:146]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/imports/Downloads/d_latch.vhd:34' bound to instance 'latch_y' of component 'd_latch' [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element width_reg was removed.  [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:164]
WARNING: [Synth 8-6014] Unused sequential element height_reg was removed.  [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element sum_reg was removed.  [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:220]
WARNING: [Synth 8-6014] Unused sequential element average_reg was removed.  [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:221]
WARNING: [Synth 8-3848] Net prog_full_thresh_filfo in module/entity filter does not have driver. [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'filter' (2#1) [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/new/filter.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1079.285 ; gain = 311.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1079.285 ; gain = 311.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1079.285 ; gain = 311.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1079.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo/fifo_generator_0_in_context.xdc] for cell 'fifos[0].fifo_x'
Finished Parsing XDC File [c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo/fifo_generator_0_in_context.xdc] for cell 'fifos[0].fifo_x'
Parsing XDC File [c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo/fifo_generator_0_in_context.xdc] for cell 'fifos[1].fifo_x'
Finished Parsing XDC File [c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo/fifo_generator_0_in_context.xdc] for cell 'fifos[1].fifo_x'
Parsing XDC File [c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo/fifo_generator_0_in_context.xdc] for cell 'filtered_fifo'
Finished Parsing XDC File [c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo/fifo_generator_0_in_context.xdc] for cell 'filtered_fifo'
Parsing XDC File [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1167.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1167.422 ; gain = 399.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1167.422 ; gain = 399.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \fifos[0].fifo_x . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \fifos[1].fifo_x . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for filtered_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1167.422 ; gain = 399.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1167.422 ; gain = 399.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 10    
Module d_latch 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fifo_pixels_to_enter_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][1]' (FDRE) to 'fifo_pixels_to_enter_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][2]' (FDRE) to 'fifo_pixels_to_enter_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][3]' (FDRE) to 'fifo_pixels_to_enter_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][4]' (FDRE) to 'fifo_pixels_to_enter_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][5]' (FDRE) to 'fifo_pixels_to_enter_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][6]' (FDRE) to 'fifo_pixels_to_enter_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][7]' (FDRE) to 'fifo_pixels_to_enter_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][8]' (FDRE) to 'fifo_pixels_to_enter_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][9]' (FDRE) to 'fifo_pixels_to_enter_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][10]' (FDRE) to 'fifo_pixels_to_enter_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][11]' (FDRE) to 'fifo_pixels_to_enter_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][12]' (FDRE) to 'fifo_pixels_to_enter_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][13]' (FDRE) to 'fifo_pixels_to_enter_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][14]' (FDRE) to 'fifo_pixels_to_enter_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][15]' (FDRE) to 'fifo_pixels_to_enter_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][16]' (FDRE) to 'fifo_pixels_to_enter_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][17]' (FDRE) to 'fifo_pixels_to_enter_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][18]' (FDRE) to 'fifo_pixels_to_enter_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][19]' (FDRE) to 'fifo_pixels_to_enter_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][20]' (FDRE) to 'fifo_pixels_to_enter_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][21]' (FDRE) to 'fifo_pixels_to_enter_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][22]' (FDRE) to 'fifo_pixels_to_enter_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][23]' (FDRE) to 'fifo_pixels_to_enter_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][24]' (FDRE) to 'fifo_pixels_to_enter_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][25]' (FDRE) to 'fifo_pixels_to_enter_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][26]' (FDRE) to 'fifo_pixels_to_enter_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][27]' (FDRE) to 'fifo_pixels_to_enter_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][28]' (FDRE) to 'fifo_pixels_to_enter_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][29]' (FDRE) to 'fifo_pixels_to_enter_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[0][30]' (FDRE) to 'fifo_pixels_to_enter_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_pixels_to_enter_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[1][0]' (FDE) to 'fifo_pixels_to_enter_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_enter_reg[1][10]' (FDE) to 'fifo_pixels_to_enter_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_exit_reg[1][20]' (FDE) to 'fifo_pixels_to_exit_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_exit_reg[1][21]' (FDE) to 'fifo_pixels_to_exit_reg[1][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_pixels_to_enter_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixels_to_enter_reg[0] )
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[11]' (FDCE) to 'pixels_to_enter_reg[12]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[12]' (FDCE) to 'pixels_to_enter_reg[13]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[13]' (FDCE) to 'pixels_to_enter_reg[14]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[14]' (FDCE) to 'pixels_to_enter_reg[15]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[15]' (FDCE) to 'pixels_to_enter_reg[16]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[16]' (FDCE) to 'pixels_to_enter_reg[17]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[17]' (FDCE) to 'pixels_to_enter_reg[18]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[18]' (FDCE) to 'pixels_to_enter_reg[19]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[19]' (FDCE) to 'pixels_to_enter_reg[20]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[20]' (FDCE) to 'pixels_to_enter_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[21]' (FDCE) to 'pixels_to_enter_reg[22]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[22]' (FDCE) to 'pixels_to_enter_reg[23]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[23]' (FDCE) to 'pixels_to_enter_reg[24]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[24]' (FDCE) to 'pixels_to_enter_reg[25]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[25]' (FDCE) to 'pixels_to_enter_reg[26]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[26]' (FDCE) to 'pixels_to_enter_reg[27]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[27]' (FDCE) to 'pixels_to_enter_reg[28]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[28]' (FDCE) to 'pixels_to_enter_reg[29]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[29]' (FDCE) to 'pixels_to_enter_reg[30]'
INFO: [Synth 8-3886] merging instance 'pixels_to_enter_reg[30]' (FDCE) to 'pixels_to_enter_reg[31]'
INFO: [Synth 8-3886] merging instance 'pixels_to_exit_reg[19]' (FDCE) to 'pixels_to_exit_reg[20]'
INFO: [Synth 8-3886] merging instance 'pixels_to_exit_reg[20]' (FDCE) to 'pixels_to_exit_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixels_to_exit_reg[21]' (FDCE) to 'pixels_to_exit_reg[22]'
INFO: [Synth 8-3886] merging instance 'pixels_to_exit_reg[22]' (FDCE) to 'pixels_to_exit_reg[23]'
INFO: [Synth 8-3886] merging instance 'pixels_to_exit_reg[23]' (FDCE) to 'pixels_to_exit_reg[24]'
INFO: [Synth 8-3886] merging instance 'pixels_to_exit_reg[24]' (FDCE) to 'pixels_to_exit_reg[25]'
INFO: [Synth 8-3886] merging instance 'pixels_to_exit_reg[25]' (FDCE) to 'pixels_to_exit_reg[26]'
INFO: [Synth 8-3886] merging instance 'pixels_to_exit_reg[26]' (FDCE) to 'pixels_to_exit_reg[27]'
INFO: [Synth 8-3886] merging instance 'pixels_to_exit_reg[27]' (FDCE) to 'pixels_to_exit_reg[28]'
INFO: [Synth 8-3886] merging instance 'pixels_to_exit_reg[28]' (FDCE) to 'pixels_to_exit_reg[29]'
INFO: [Synth 8-3886] merging instance 'pixels_to_exit_reg[29]' (FDCE) to 'pixels_to_exit_reg[30]'
INFO: [Synth 8-3886] merging instance 'pixels_to_exit_reg[30]' (FDCE) to 'pixels_to_exit_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.422 ; gain = 399.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1167.422 ; gain = 399.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1167.422 ; gain = 399.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'fifo_pixels_to_exit_reg[0][0]' (FDE) to 'fifo_pixels_to_exit_reg[2][0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1178.148 ; gain = 410.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module filtered_fifo has unconnected pin prog_full_thresh[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module filtered_fifo has unconnected pin prog_full_thresh[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module filtered_fifo has unconnected pin prog_full_thresh[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module filtered_fifo has unconnected pin prog_full_thresh[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module filtered_fifo has unconnected pin prog_full_thresh[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module filtered_fifo has unconnected pin prog_full_thresh[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module filtered_fifo has unconnected pin prog_full_thresh[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module filtered_fifo has unconnected pin prog_full_thresh[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module filtered_fifo has unconnected pin prog_full_thresh[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module filtered_fifo has unconnected pin prog_full_thresh[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1184.047 ; gain = 416.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1184.047 ; gain = 416.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1184.047 ; gain = 416.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1184.047 ; gain = 416.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1184.047 ; gain = 416.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1184.047 ; gain = 416.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo          |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |fifo_bbox_2 |     1|
|2     |fifo_bbox_3 |     1|
|3     |fifo_bbox_4 |     1|
|4     |BUFG        |     1|
|5     |CARRY4      |    92|
|6     |LUT1        |     6|
|7     |LUT2        |   170|
|8     |LUT3        |   150|
|9     |LUT4        |   193|
|10    |LUT5        |    31|
|11    |LUT6        |    83|
|12    |FDCE        |   106|
|13    |FDPE        |    33|
|14    |FDRE        |   139|
|15    |IBUF        |    31|
|16    |OBUF        |     9|
+------+------------+------+

Report Instance Areas: 
+------+----------------------------------------------+----------+------+
|      |Instance                                      |Module    |Cells |
+------+----------------------------------------------+----------+------+
|1     |top                                           |          |  1077|
|2     |  \latches_column[0].latches_line[0].latch_y  |d_latch   |     8|
|3     |  \latches_column[0].latches_line[1].latch_y  |d_latch_0 |     8|
|4     |  \latches_column[0].latches_line[2].latch_y  |d_latch_1 |     8|
|5     |  \latches_column[1].latches_line[0].latch_y  |d_latch_2 |     8|
|6     |  \latches_column[1].latches_line[1].latch_y  |d_latch_3 |     8|
|7     |  \latches_column[1].latches_line[2].latch_y  |d_latch_4 |     8|
|8     |  \latches_column[2].latches_line[0].latch_y  |d_latch_5 |    11|
|9     |  \latches_column[2].latches_line[1].latch_y  |d_latch_6 |     8|
|10    |  \latches_column[2].latches_line[2].latch_y  |d_latch_7 |    40|
+------+----------------------------------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1184.047 ; gain = 416.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 10 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1184.047 ; gain = 328.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1184.047 ; gain = 416.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1194.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1201.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 5 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1201.465 ; gain = 717.809
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1201.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.runs/synth_1/filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file filter_utilization_synth.rpt -pb filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  2 20:46:06 2024...
