{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540827549824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540827549824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 16:39:09 2018 " "Processing started: Mon Oct 29 16:39:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540827549824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540827549824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C5G_HDMI_VPG -c C5G_HDMI_VPG " "Command: quartus_map --read_settings_files=on --write_settings_files=off C5G_HDMI_VPG -c C5G_HDMI_VPG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540827549824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1540827550276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/hdmi_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_qsys/synthesis/hdmi_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDMI_QSYS-rtl " "Found design unit 1: HDMI_QSYS-rtl" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550698 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS " "Found entity 1: HDMI_QSYS" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_qsys/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_qsys_nios2_qsys_instruction_master_translator-rtl " "Found design unit 1: hdmi_qsys_nios2_qsys_instruction_master_translator-rtl" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_nios2_qsys_instruction_master_translator " "Found entity 1: hdmi_qsys_nios2_qsys_instruction_master_translator" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_qsys/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_qsys_nios2_qsys_data_master_translator-rtl " "Found design unit 1: hdmi_qsys_nios2_qsys_data_master_translator-rtl" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_nios2_qsys_data_master_translator " "Found entity 1: hdmi_qsys_nios2_qsys_data_master_translator" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_qsys/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_qsys_nios2_qsys_jtag_debug_module_translator-rtl " "Found design unit 1: hdmi_qsys_nios2_qsys_jtag_debug_module_translator-rtl" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_nios2_qsys_jtag_debug_module_translator " "Found entity 1: hdmi_qsys_nios2_qsys_jtag_debug_module_translator" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_qsys/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_qsys_onchip_memory2_s1_translator-rtl " "Found design unit 1: hdmi_qsys_onchip_memory2_s1_translator-rtl" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_onchip_memory2_s1_translator " "Found entity 1: hdmi_qsys_onchip_memory2_s1_translator" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_qsys/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_qsys_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: hdmi_qsys_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: hdmi_qsys_jtag_uart_avalon_jtag_slave_translator" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/hdmi_qsys_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_qsys/synthesis/hdmi_qsys_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_qsys_timer_s1_translator-rtl " "Found design unit 1: hdmi_qsys_timer_s1_translator-rtl" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_timer_s1_translator " "Found entity 1: hdmi_qsys_timer_s1_translator" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_qsys/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_qsys_sysid_qsys_control_slave_translator-rtl " "Found design unit 1: hdmi_qsys_sysid_qsys_control_slave_translator-rtl" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_sysid_qsys_control_slave_translator " "Found entity 1: hdmi_qsys_sysid_qsys_control_slave_translator" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_qsys/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_qsys_i2c_sda_s1_translator-rtl " "Found design unit 1: hdmi_qsys_i2c_sda_s1_translator-rtl" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_qsys_i2c_sda_s1_translator " "Found entity 1: hdmi_qsys_i2c_sda_s1_translator" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_irq_mapper " "Found entity 1: HDMI_QSYS_irq_mapper" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_irq_mapper.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_rsp_xbar_mux_001 " "Found entity 1: HDMI_QSYS_rsp_xbar_mux_001" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_rsp_xbar_mux_001.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_rsp_xbar_mux " "Found entity 1: HDMI_QSYS_rsp_xbar_mux" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_rsp_xbar_mux.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_rsp_xbar_demux_002 " "Found entity 1: HDMI_QSYS_rsp_xbar_demux_002" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_rsp_xbar_demux_002.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_rsp_xbar_demux " "Found entity 1: HDMI_QSYS_rsp_xbar_demux" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_rsp_xbar_demux.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_cmd_xbar_mux " "Found entity 1: HDMI_QSYS_cmd_xbar_mux" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_cmd_xbar_mux.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_cmd_xbar_demux_001 " "Found entity 1: HDMI_QSYS_cmd_xbar_demux_001" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_cmd_xbar_demux_001.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_cmd_xbar_demux " "Found entity 1: HDMI_QSYS_cmd_xbar_demux" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_cmd_xbar_demux.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HDMI_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HDMI_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "HDMI_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HDMI_QSYS_id_router_002.sv(48) " "Verilog HDL Declaration information at HDMI_QSYS_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router_002.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HDMI_QSYS_id_router_002.sv(49) " "Verilog HDL Declaration information at HDMI_QSYS_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router_002.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_id_router_002_default_decode " "Found entity 1: HDMI_QSYS_id_router_002_default_decode" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router_002.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""} { "Info" "ISGN_ENTITY_NAME" "2 HDMI_QSYS_id_router_002 " "Found entity 2: HDMI_QSYS_id_router_002" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router_002.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HDMI_QSYS_id_router.sv(48) " "Verilog HDL Declaration information at HDMI_QSYS_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HDMI_QSYS_id_router.sv(49) " "Verilog HDL Declaration information at HDMI_QSYS_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_id_router_default_decode " "Found entity 1: HDMI_QSYS_id_router_default_decode" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""} { "Info" "ISGN_ENTITY_NAME" "2 HDMI_QSYS_id_router " "Found entity 2: HDMI_QSYS_id_router" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HDMI_QSYS_addr_router_001.sv(48) " "Verilog HDL Declaration information at HDMI_QSYS_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router_001.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HDMI_QSYS_addr_router_001.sv(49) " "Verilog HDL Declaration information at HDMI_QSYS_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router_001.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540827550744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_addr_router_001_default_decode " "Found entity 1: HDMI_QSYS_addr_router_001_default_decode" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router_001.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""} { "Info" "ISGN_ENTITY_NAME" "2 HDMI_QSYS_addr_router_001 " "Found entity 2: HDMI_QSYS_addr_router_001" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router_001.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HDMI_QSYS_addr_router.sv(48) " "Verilog HDL Declaration information at HDMI_QSYS_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540827550760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HDMI_QSYS_addr_router.sv(49) " "Verilog HDL Declaration information at HDMI_QSYS_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540827550760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_addr_router_default_decode " "Found entity 1: HDMI_QSYS_addr_router_default_decode" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""} { "Info" "ISGN_ENTITY_NAME" "2 HDMI_QSYS_addr_router " "Found entity 2: HDMI_QSYS_addr_router" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HDMI_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_hdmi_tx_int_n.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_hdmi_tx_int_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_hdmi_tx_int_n " "Found entity 1: HDMI_QSYS_hdmi_tx_int_n" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_hdmi_tx_int_n.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_hdmi_tx_int_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_pll_sys " "Found entity 1: HDMI_QSYS_pll_sys" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_led " "Found entity 1: HDMI_QSYS_led" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_led.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_i2c_sda " "Found entity 1: HDMI_QSYS_i2c_sda" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_sda.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_i2c_scl " "Found entity 1: HDMI_QSYS_i2c_scl" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_scl.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: HDMI_QSYS_jtag_uart_sim_scfifo_w" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""} { "Info" "ISGN_ENTITY_NAME" "2 HDMI_QSYS_jtag_uart_scfifo_w " "Found entity 2: HDMI_QSYS_jtag_uart_scfifo_w" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""} { "Info" "ISGN_ENTITY_NAME" "3 HDMI_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: HDMI_QSYS_jtag_uart_sim_scfifo_r" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""} { "Info" "ISGN_ENTITY_NAME" "4 HDMI_QSYS_jtag_uart_scfifo_r " "Found entity 4: HDMI_QSYS_jtag_uart_scfifo_r" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""} { "Info" "ISGN_ENTITY_NAME" "5 HDMI_QSYS_jtag_uart " "Found entity 5: HDMI_QSYS_jtag_uart" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_timer " "Found entity 1: HDMI_QSYS_timer" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_timer.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_sysid_qsys " "Found entity 1: HDMI_QSYS_sysid_qsys" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_sysid_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_onchip_memory2 " "Found entity 1: HDMI_QSYS_onchip_memory2" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827550791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827550791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_ic_data_module " "Found entity 1: HDMI_QSYS_nios2_qsys_ic_data_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "2 HDMI_QSYS_nios2_qsys_ic_tag_module " "Found entity 2: HDMI_QSYS_nios2_qsys_ic_tag_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "3 HDMI_QSYS_nios2_qsys_bht_module " "Found entity 3: HDMI_QSYS_nios2_qsys_bht_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "4 HDMI_QSYS_nios2_qsys_register_bank_a_module " "Found entity 4: HDMI_QSYS_nios2_qsys_register_bank_a_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "5 HDMI_QSYS_nios2_qsys_register_bank_b_module " "Found entity 5: HDMI_QSYS_nios2_qsys_register_bank_b_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "6 HDMI_QSYS_nios2_qsys_dc_tag_module " "Found entity 6: HDMI_QSYS_nios2_qsys_dc_tag_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "7 HDMI_QSYS_nios2_qsys_dc_data_module " "Found entity 7: HDMI_QSYS_nios2_qsys_dc_data_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "8 HDMI_QSYS_nios2_qsys_dc_victim_module " "Found entity 8: HDMI_QSYS_nios2_qsys_dc_victim_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "9 HDMI_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 9: HDMI_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "10 HDMI_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 10: HDMI_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "11 HDMI_QSYS_nios2_qsys_nios2_ocimem " "Found entity 11: HDMI_QSYS_nios2_qsys_nios2_ocimem" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "12 HDMI_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 12: HDMI_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "13 HDMI_QSYS_nios2_qsys_nios2_oci_break " "Found entity 13: HDMI_QSYS_nios2_qsys_nios2_oci_break" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "14 HDMI_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 14: HDMI_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "15 HDMI_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 15: HDMI_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "16 HDMI_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 16: HDMI_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "17 HDMI_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 17: HDMI_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "18 HDMI_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 18: HDMI_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "19 HDMI_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 19: HDMI_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "20 HDMI_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 20: HDMI_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "21 HDMI_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 21: HDMI_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "22 HDMI_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 22: HDMI_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "23 HDMI_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 23: HDMI_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "24 HDMI_QSYS_nios2_qsys_nios2_oci_im " "Found entity 24: HDMI_QSYS_nios2_qsys_nios2_oci_im" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "25 HDMI_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 25: HDMI_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "26 HDMI_QSYS_nios2_qsys_nios2_oci " "Found entity 26: HDMI_QSYS_nios2_qsys_nios2_oci" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""} { "Info" "ISGN_ENTITY_NAME" "27 HDMI_QSYS_nios2_qsys " "Found entity 27: HDMI_QSYS_nios2_qsys" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: HDMI_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: HDMI_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_mult_cell " "Found entity 1: HDMI_QSYS_nios2_qsys_mult_cell" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: HDMI_QSYS_nios2_qsys_oci_test_bench" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_test_bench " "Found entity 1: HDMI_QSYS_nios2_qsys_test_bench" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_test_bench.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_controller " "Found entity 1: pll_controller" {  } { { "vpg_source/pll_controller.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vpg.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vpg.v" { { "Info" "ISGN_ENTITY_NAME" "1 vpg " "Found entity 1: vpg" {  } { { "vpg_source/vpg.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vpg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "virtual vpg_mode.v(24) " "Verilog HDL Declaration warning at vpg_mode.v(24): \"virtual\" is SystemVerilog-2005 keyword" {  } { { "vpg_source/vpg_mode.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vpg_mode.v" 24 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1540827551462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vpg_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vpg_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 vpg_mode " "Found entity 1: vpg_mode" {  } { { "vpg_source/vpg_mode.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vpg_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_generator.v(113) " "Verilog HDL information at vga_generator.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1540827551462 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_generator.v(157) " "Verilog HDL information at vga_generator.v(157): always construct contains both blocking and non-blocking assignments" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1540827551462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vga_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vga_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_generator " "Found entity 1: vga_generator" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "sys_pll.v" "" { Text "D:/tiny_god/affichage_jdv/sys_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_pll/sys_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_pll/sys_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_0002 " "Found entity 1: sys_pll_0002" {  } { { "sys_pll/sys_pll_0002.v" "" { Text "D:/tiny_god/affichage_jdv/sys_pll/sys_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "vpg_source/pll.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "vpg_source/pll/pll_0002.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_reconfig.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig " "Found entity 1: pll_reconfig" {  } { { "vpg_source/pll_reconfig.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_reconfig/altera_pll_reconfig_mif_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll_reconfig/altera_pll_reconfig_mif_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_mif_reader " "Found entity 1: altera_pll_reconfig_mif_reader" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_mif_reader.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_mif_reader.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540827551478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1878) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1878): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1878 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540827551478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1870) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1870): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1870 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540827551478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_reconfig/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file vpg_source/pll_reconfig/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1766 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1861 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2089 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_reconfig/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll_reconfig/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_top.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827551493 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "HDMI_QSYS_nios2_qsys.v(2074) " "Verilog HDL or VHDL warning at HDMI_QSYS_nios2_qsys.v(2074): conditional expression evaluates to a constant" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1540827551509 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "HDMI_QSYS_nios2_qsys.v(2076) " "Verilog HDL or VHDL warning at HDMI_QSYS_nios2_qsys.v(2076): conditional expression evaluates to a constant" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1540827551509 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "HDMI_QSYS_nios2_qsys.v(2232) " "Verilog HDL or VHDL warning at HDMI_QSYS_nios2_qsys.v(2232): conditional expression evaluates to a constant" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1540827551509 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "HDMI_QSYS_nios2_qsys.v(3060) " "Verilog HDL or VHDL warning at HDMI_QSYS_nios2_qsys.v(3060): conditional expression evaluates to a constant" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1540827551509 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "C5G_HDMI_VPG c5g_hdmi_vpg.v(85) " "Verilog Module Declaration warning at c5g_hdmi_vpg.v(85): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"C5G_HDMI_VPG\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 85 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827551680 ""}
{ "Warning" "WSGN_SEARCH_FILE" "c5g_hdmi_vpg.v 1 1 " "Using design file c5g_hdmi_vpg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_HDMI_VPG " "Found entity 1: C5G_HDMI_VPG" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827551696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1540827551696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5G_HDMI_VPG " "Elaborating entity \"C5G_HDMI_VPG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540827551696 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 c5g_hdmi_vpg.v(115) " "Output port \"HEX0\" at c5g_hdmi_vpg.v(115) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 c5g_hdmi_vpg.v(116) " "Output port \"HEX1\" at c5g_hdmi_vpg.v(116) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_A c5g_hdmi_vpg.v(154) " "Output port \"SRAM_A\" at c5g_hdmi_vpg.v(154) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST c5g_hdmi_vpg.v(127) " "Output port \"ADC_CONVST\" at c5g_hdmi_vpg.v(127) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK c5g_hdmi_vpg.v(128) " "Output port \"ADC_SCK\" at c5g_hdmi_vpg.v(128) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI c5g_hdmi_vpg.v(129) " "Output port \"ADC_SDI\" at c5g_hdmi_vpg.v(129) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT c5g_hdmi_vpg.v(136) " "Output port \"AUD_DACDAT\" at c5g_hdmi_vpg.v(136) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK c5g_hdmi_vpg.v(138) " "Output port \"AUD_XCK\" at c5g_hdmi_vpg.v(138) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK c5g_hdmi_vpg.v(145) " "Output port \"SD_CLK\" at c5g_hdmi_vpg.v(145) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX c5g_hdmi_vpg.v(151) " "Output port \"UART_TX\" at c5g_hdmi_vpg.v(151) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_n c5g_hdmi_vpg.v(155) " "Output port \"SRAM_CE_n\" at c5g_hdmi_vpg.v(155) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_n c5g_hdmi_vpg.v(157) " "Output port \"SRAM_LB_n\" at c5g_hdmi_vpg.v(157) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_n c5g_hdmi_vpg.v(158) " "Output port \"SRAM_OE_n\" at c5g_hdmi_vpg.v(158) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_n c5g_hdmi_vpg.v(159) " "Output port \"SRAM_UB_n\" at c5g_hdmi_vpg.v(159) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_n c5g_hdmi_vpg.v(160) " "Output port \"SRAM_WE_n\" at c5g_hdmi_vpg.v(160) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827551696 "|C5G_HDMI_VPG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll sys_pll:u_sys_pll " "Elaborating entity \"sys_pll\" for hierarchy \"sys_pll:u_sys_pll\"" {  } { { "c5g_hdmi_vpg.v" "u_sys_pll" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_0002 sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst " "Elaborating entity \"sys_pll_0002\" for hierarchy \"sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\"" {  } { { "sys_pll.v" "sys_pll_inst" { Text "D:/tiny_god/affichage_jdv/sys_pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "sys_pll/sys_pll_0002.v" "altera_pll_i" { Text "D:/tiny_god/affichage_jdv/sys_pll/sys_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "sys_pll/sys_pll_0002.v" "" { Text "D:/tiny_god/affichage_jdv/sys_pll/sys_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 1.2 MHz " "Parameter \"output_clock_frequency0\" = \"1.2 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""}  } { { "sys_pll/sys_pll_0002.v" "" { Text "D:/tiny_god/affichage_jdv/sys_pll/sys_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540827551743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vpg_mode vpg_mode:u_vpg_mode " "Elaborating entity \"vpg_mode\" for hierarchy \"vpg_mode:u_vpg_mode\"" {  } { { "c5g_hdmi_vpg.v" "u_vpg_mode" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vpg vpg:u_vpg " "Elaborating entity \"vpg\" for hierarchy \"vpg:u_vpg\"" {  } { { "c5g_hdmi_vpg.v" "u_vpg" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig vpg:u_vpg\|pll_reconfig:u_pll_reconfig " "Elaborating entity \"pll_reconfig\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\"" {  } { { "vpg_source/vpg.v" "u_pll_reconfig" { Text "D:/tiny_god/affichage_jdv/vpg_source/vpg.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\"" {  } { { "vpg_source/pll_reconfig.v" "pll_reconfig_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_top.v" "reconfig_core.altera_pll_reconfig_core_inst0" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_top.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827551774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(206) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(206): object \"dps_start_assert\" assigned a value but never read" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540827551774 "|C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1491) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1491): incomplete case statement has no default case item" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1491 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1540827551883 "|C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1507) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1507): incomplete case statement has no default case item" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1507 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1540827551883 "|C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "self_reset_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vpg:u_vpg\|pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"vpg:u_vpg\|pll:u_pll\"" {  } { { "vpg_source/vpg.v" "u_pll" { Text "D:/tiny_god/affichage_jdv/vpg_source/vpg.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\"" {  } { { "vpg_source/pll.v" "pll_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "vpg_source/pll/pll_0002.v" "altera_pll_i" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll/pll_0002.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "vpg_source/pll/pll_0002.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll/pll_0002.v" 238 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 162.0 MHz " "Parameter \"output_clock_frequency0\" = \"162.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 41 " "Parameter \"m_cnt_hi_div\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 40 " "Parameter \"m_cnt_lo_div\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 3 " "Parameter \"n_cnt_hi_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 2 " "Parameter \"n_cnt_lo_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en false " "Parameter \"n_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en true " "Parameter \"n_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 3 " "Parameter \"c_cnt_hi_div0\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 true " "Parameter \"c_cnt_bypass_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 1 " "Parameter \"pll_vco_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 10000 " "Parameter \"pll_bwctrl\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 810.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"810.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type gclk " "Parameter \"mimic_fbclk_type\" = \"gclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 fb_1 " "Parameter \"pll_fbclk_mux_2\" = \"fb_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""}  } { { "vpg_source/pll/pll_0002.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll/pll_0002.v" 238 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540827552273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552273 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 694 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll/pll_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552289 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 707 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll/pll_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552304 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827552304 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827552304 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827552304 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1540827552304 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 1832 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll/pll_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll/pll_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_controller vpg:u_vpg\|pll_controller:u_pll_controller " "Elaborating entity \"pll_controller\" for hierarchy \"vpg:u_vpg\|pll_controller:u_pll_controller\"" {  } { { "vpg_source/vpg.v" "u_pll_controller" { Text "D:/tiny_god/affichage_jdv/vpg_source/vpg.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_generator vpg:u_vpg\|vga_generator:u_vga_generator " "Elaborating entity \"vga_generator\" for hierarchy \"vpg:u_vpg\|vga_generator:u_vga_generator\"" {  } { { "vpg_source/vpg.v" "u_vga_generator" { Text "D:/tiny_god/affichage_jdv/vpg_source/vpg.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_x vga_generator.v(59) " "Verilog HDL or VHDL warning at vga_generator.v(59): object \"pixel_x\" assigned a value but never read" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_act_d vga_generator.v(62) " "Verilog HDL or VHDL warning at vga_generator.v(62): object \"h_act_d\" assigned a value but never read" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_act_d vga_generator.v(64) " "Verilog HDL or VHDL warning at vga_generator.v(64): object \"v_act_d\" assigned a value but never read" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_act_14 vga_generator.v(68) " "Verilog HDL or VHDL warning at vga_generator.v(68): object \"v_act_14\" assigned a value but never read" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_act_24 vga_generator.v(68) " "Verilog HDL or VHDL warning at vga_generator.v(68): object \"v_act_24\" assigned a value but never read" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_act_34 vga_generator.v(68) " "Verilog HDL or VHDL warning at vga_generator.v(68): object \"v_act_34\" assigned a value but never read" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "boarder vga_generator.v(69) " "Verilog HDL or VHDL warning at vga_generator.v(69): object \"boarder\" assigned a value but never read" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color_mode vga_generator.v(70) " "Verilog HDL or VHDL warning at vga_generator.v(70): object \"color_mode\" assigned a value but never read" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_count_int vga_generator.v(112) " "Verilog HDL or VHDL warning at vga_generator.v(112): object \"h_count_int\" assigned a value but never read" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "H_res vga_generator.v(113) " "Verilog HDL Always Construct warning at vga_generator.v(113): inferring latch(es) for variable \"H_res\", which holds its previous value in one or more paths through the always construct" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "V_res vga_generator.v(157) " "Verilog HDL Always Construct warning at vga_generator.v(157): inferring latch(es) for variable \"V_res\", which holds its previous value in one or more paths through the always construct" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_generator.v(244) " "Verilog HDL Case Statement information at vga_generator.v(244): all case item expressions in this case statement are onehot" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 244 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[0\] vga_generator.v(113) " "Inferred latch for \"H_res\[0\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[1\] vga_generator.v(113) " "Inferred latch for \"H_res\[1\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[2\] vga_generator.v(113) " "Inferred latch for \"H_res\[2\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[3\] vga_generator.v(113) " "Inferred latch for \"H_res\[3\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[4\] vga_generator.v(113) " "Inferred latch for \"H_res\[4\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[5\] vga_generator.v(113) " "Inferred latch for \"H_res\[5\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[6\] vga_generator.v(113) " "Inferred latch for \"H_res\[6\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[7\] vga_generator.v(113) " "Inferred latch for \"H_res\[7\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[8\] vga_generator.v(113) " "Inferred latch for \"H_res\[8\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[9\] vga_generator.v(113) " "Inferred latch for \"H_res\[9\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[10\] vga_generator.v(113) " "Inferred latch for \"H_res\[10\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[11\] vga_generator.v(113) " "Inferred latch for \"H_res\[11\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[12\] vga_generator.v(113) " "Inferred latch for \"H_res\[12\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[13\] vga_generator.v(113) " "Inferred latch for \"H_res\[13\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[14\] vga_generator.v(113) " "Inferred latch for \"H_res\[14\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[15\] vga_generator.v(113) " "Inferred latch for \"H_res\[15\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[16\] vga_generator.v(113) " "Inferred latch for \"H_res\[16\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[17\] vga_generator.v(113) " "Inferred latch for \"H_res\[17\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[18\] vga_generator.v(113) " "Inferred latch for \"H_res\[18\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[19\] vga_generator.v(113) " "Inferred latch for \"H_res\[19\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[20\] vga_generator.v(113) " "Inferred latch for \"H_res\[20\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[21\] vga_generator.v(113) " "Inferred latch for \"H_res\[21\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[22\] vga_generator.v(113) " "Inferred latch for \"H_res\[22\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[23\] vga_generator.v(113) " "Inferred latch for \"H_res\[23\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[24\] vga_generator.v(113) " "Inferred latch for \"H_res\[24\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[25\] vga_generator.v(113) " "Inferred latch for \"H_res\[25\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[26\] vga_generator.v(113) " "Inferred latch for \"H_res\[26\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[27\] vga_generator.v(113) " "Inferred latch for \"H_res\[27\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[28\] vga_generator.v(113) " "Inferred latch for \"H_res\[28\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[29\] vga_generator.v(113) " "Inferred latch for \"H_res\[29\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[30\] vga_generator.v(113) " "Inferred latch for \"H_res\[30\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H_res\[31\] vga_generator.v(113) " "Inferred latch for \"H_res\[31\]\" at vga_generator.v(113)" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540827552320 "|vga_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS HDMI_QSYS:u0 " "Elaborating entity \"HDMI_QSYS\" for hierarchy \"HDMI_QSYS:u0\"" {  } { { "c5g_hdmi_vpg.v" "u0" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"HDMI_QSYS_nios2_qsys\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "nios2_qsys" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_test_bench HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_test_bench:the_HDMI_QSYS_nios2_qsys_test_bench " "Elaborating entity \"HDMI_QSYS_nios2_qsys_test_bench\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_test_bench:the_HDMI_QSYS_nios2_qsys_test_bench\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_test_bench" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 6008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_ic_data_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_ic_data_module:HDMI_QSYS_nios2_qsys_ic_data " "Elaborating entity \"HDMI_QSYS_nios2_qsys_ic_data_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_ic_data_module:HDMI_QSYS_nios2_qsys_ic_data\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_ic_data" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 7033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_ic_data_module:HDMI_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_ic_data_module:HDMI_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827552647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827552647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_ic_data_module:HDMI_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_ic_data_module:HDMI_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_ic_tag_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_ic_tag_module:HDMI_QSYS_nios2_qsys_ic_tag " "Elaborating entity \"HDMI_QSYS_nios2_qsys_ic_tag_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_ic_tag_module:HDMI_QSYS_nios2_qsys_ic_tag\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_ic_tag" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 7099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_ic_tag_module:HDMI_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_ic_tag_module:HDMI_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4o1 " "Found entity 1: altsyncram_c4o1" {  } { { "db/altsyncram_c4o1.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_c4o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827552725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827552725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4o1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_ic_tag_module:HDMI_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_c4o1:auto_generated " "Elaborating entity \"altsyncram_c4o1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_ic_tag_module:HDMI_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_c4o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_bht_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_bht_module:HDMI_QSYS_nios2_qsys_bht " "Elaborating entity \"HDMI_QSYS_nios2_qsys_bht_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_bht_module:HDMI_QSYS_nios2_qsys_bht\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_bht" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 7303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_bht_module:HDMI_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_bht_module:HDMI_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnn1 " "Found entity 1: altsyncram_tnn1" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_tnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827552803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827552803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tnn1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_bht_module:HDMI_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_tnn1:auto_generated " "Elaborating entity \"altsyncram_tnn1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_bht_module:HDMI_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_tnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_register_bank_a_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_register_bank_a_module:HDMI_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"HDMI_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_register_bank_a_module:HDMI_QSYS_nios2_qsys_register_bank_a\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_register_bank_a" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 7449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_register_bank_a_module:HDMI_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_register_bank_a_module:HDMI_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t5n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t5n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t5n1 " "Found entity 1: altsyncram_t5n1" {  } { { "db/altsyncram_t5n1.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_t5n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827552897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827552897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t5n1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_register_bank_a_module:HDMI_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_t5n1:auto_generated " "Elaborating entity \"altsyncram_t5n1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_register_bank_a_module:HDMI_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_t5n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_register_bank_b_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_register_bank_b_module:HDMI_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"HDMI_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_register_bank_b_module:HDMI_QSYS_nios2_qsys_register_bank_b\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_register_bank_b" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 7470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_register_bank_b_module:HDMI_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_register_bank_b_module:HDMI_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827552944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u5n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u5n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u5n1 " "Found entity 1: altsyncram_u5n1" {  } { { "db/altsyncram_u5n1.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_u5n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827553006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827553006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u5n1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_register_bank_b_module:HDMI_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_u5n1:auto_generated " "Elaborating entity \"altsyncram_u5n1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_register_bank_b_module:HDMI_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_u5n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_dc_tag_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_tag_module:HDMI_QSYS_nios2_qsys_dc_tag " "Elaborating entity \"HDMI_QSYS_nios2_qsys_dc_tag_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_tag_module:HDMI_QSYS_nios2_qsys_dc_tag\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_dc_tag" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 7903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_tag_module:HDMI_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_tag_module:HDMI_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fcn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fcn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fcn1 " "Found entity 1: altsyncram_fcn1" {  } { { "db/altsyncram_fcn1.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_fcn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827553100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827553100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fcn1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_tag_module:HDMI_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fcn1:auto_generated " "Elaborating entity \"altsyncram_fcn1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_tag_module:HDMI_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fcn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_dc_data_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_data_module:HDMI_QSYS_nios2_qsys_dc_data " "Elaborating entity \"HDMI_QSYS_nios2_qsys_dc_data_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_data_module:HDMI_QSYS_nios2_qsys_dc_data\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_dc_data" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 7957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_data_module:HDMI_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_data_module:HDMI_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827553209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827553209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_data_module:HDMI_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_data_module:HDMI_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_dc_victim_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_victim_module:HDMI_QSYS_nios2_qsys_dc_victim " "Elaborating entity \"HDMI_QSYS_nios2_qsys_dc_victim_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_victim_module:HDMI_QSYS_nios2_qsys_dc_victim\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_dc_victim" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 8084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_victim_module:HDMI_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_victim_module:HDMI_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827553287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827553287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_victim_module:HDMI_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_dc_victim_module:HDMI_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_mult_cell HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell " "Elaborating entity \"HDMI_QSYS_nios2_qsys_mult_cell\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_mult_cell" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 9762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add_part_1" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "D:/tiny_god/affichage_jdv/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827553381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827553381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "D:/tiny_god/affichage_jdv/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553412 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1540827553427 "|C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add_part_2" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "D:/tiny_god/affichage_jdv/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827553880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827553880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "D:/tiny_god/affichage_jdv/db/altera_mult_add_0kt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827553895 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1540827553895 "|C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_mult_cell:the_HDMI_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_oci" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 10002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_debug HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_oci_debug" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_altera_std_synchronizer" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_ocimem HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_ocimem" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_ociram_sp_ram_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_nios2_ocimem\|HDMI_QSYS_nios2_qsys_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_ociram_sp_ram " "Elaborating entity \"HDMI_QSYS_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_nios2_ocimem\|HDMI_QSYS_nios2_qsys_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_ociram_sp_ram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_ociram_sp_ram" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_nios2_ocimem\|HDMI_QSYS_nios2_qsys_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_nios2_ocimem\|HDMI_QSYS_nios2_qsys_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ome1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ome1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ome1 " "Found entity 1: altsyncram_ome1" {  } { { "db/altsyncram_ome1.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_ome1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827554301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827554301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ome1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_nios2_ocimem\|HDMI_QSYS_nios2_qsys_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ome1:auto_generated " "Elaborating entity \"altsyncram_ome1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_nios2_ocimem\|HDMI_QSYS_nios2_qsys_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ome1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_avalon_reg HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_avalon_reg" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_break HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_oci_break" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_xbrk HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_dbrk HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_itrace HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_itrace:the_HDMI_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_itrace:the_HDMI_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_oci_itrace" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_dtrace HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_dtrace:the_HDMI_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_dtrace:the_HDMI_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_td_mode HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_dtrace:the_HDMI_QSYS_nios2_qsys_nios2_oci_dtrace\|HDMI_QSYS_nios2_qsys_nios2_oci_td_mode:HDMI_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_dtrace:the_HDMI_QSYS_nios2_qsys_nios2_oci_dtrace\|HDMI_QSYS_nios2_qsys_nios2_oci_td_mode:HDMI_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_fifo HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_oci_fifo" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_compute_tm_count HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_nios2_oci_compute_tm_count:HDMI_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_compute_tm_count\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_nios2_oci_compute_tm_count:HDMI_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_fifowp_inc HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_nios2_oci_fifowp_inc:HDMI_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_fifowp_inc\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_nios2_oci_fifowp_inc:HDMI_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_fifocount_inc HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_nios2_oci_fifocount_inc:HDMI_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_fifocount_inc\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_nios2_oci_fifocount_inc:HDMI_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "HDMI_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_oci_test_bench HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_oci_test_bench:the_HDMI_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"HDMI_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_oci_test_bench:the_HDMI_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_oci_test_bench" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_pib HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_pib:the_HDMI_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_pib:the_HDMI_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_oci_pib" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_nios2_oci_im HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_im:the_HDMI_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"HDMI_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_nios2_oci_im:the_HDMI_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_oci_im" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_jtag_debug_module_tck HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper\|HDMI_QSYS_nios2_qsys_jtag_debug_module_tck:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"HDMI_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper\|HDMI_QSYS_nios2_qsys_jtag_debug_module_tck:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_HDMI_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_jtag_debug_module_sysclk HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper\|HDMI_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"HDMI_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper\|HDMI_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_HDMI_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "HDMI_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci\|HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_HDMI_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_onchip_memory2 HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"HDMI_QSYS_onchip_memory2\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "onchip_memory2" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" "the_altsyncram" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HDMI_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"HDMI_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 77500 " "Parameter \"maximum_depth\" = \"77500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 77500 " "Parameter \"numwords_a\" = \"77500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554535 ""}  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540827554535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hfj1 " "Found entity 1: altsyncram_hfj1" {  } { { "db/altsyncram_hfj1.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_hfj1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827554644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827554644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hfj1 HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hfj1:auto_generated " "Elaborating entity \"altsyncram_hfj1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hfj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827554722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827554722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hfj1:auto_generated\|decode_nma:decode3 " "Elaborating entity \"decode_nma\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hfj1:auto_generated\|decode_nma:decode3\"" {  } { { "db/altsyncram_hfj1.tdf" "decode3" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_hfj1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/mux_kib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827554800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827554800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hfj1:auto_generated\|mux_kib:mux2 " "Elaborating entity \"mux_kib\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_hfj1:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_hfj1.tdf" "mux2" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_hfj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827554800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_sysid_qsys HDMI_QSYS:u0\|HDMI_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"HDMI_QSYS_sysid_qsys\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "sysid_qsys" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_timer HDMI_QSYS:u0\|HDMI_QSYS_timer:timer " "Elaborating entity \"HDMI_QSYS_timer\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_timer:timer\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "timer" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_jtag_uart HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"HDMI_QSYS_jtag_uart\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "jtag_uart" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_jtag_uart_scfifo_w HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"HDMI_QSYS_jtag_uart_scfifo_w\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "the_HDMI_QSYS_jtag_uart_scfifo_w" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "wfifo" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827555128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555128 ""}  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540827555128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827555190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827555190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/a_dpfifo_a891.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827555190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827555190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/tiny_god/affichage_jdv/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827555221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827555221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "D:/tiny_god/affichage_jdv/db/a_dpfifo_a891.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827555284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827555284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/tiny_god/affichage_jdv/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/dpram_7s81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827555346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827555346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "D:/tiny_god/affichage_jdv/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/altsyncram_b8s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827555393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827555393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "D:/tiny_god/affichage_jdv/db/dpram_7s81.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/tiny_god/affichage_jdv/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540827555471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540827555471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "D:/tiny_god/affichage_jdv/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_jtag_uart_scfifo_r HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"HDMI_QSYS_jtag_uart_scfifo_r\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "the_HDMI_QSYS_jtag_uart_scfifo_r" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "HDMI_QSYS_jtag_uart_alt_jtag_atlantic" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827555596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555596 ""}  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540827555596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_i2c_scl HDMI_QSYS:u0\|HDMI_QSYS_i2c_scl:i2c_scl " "Elaborating entity \"HDMI_QSYS_i2c_scl\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_i2c_scl:i2c_scl\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "i2c_scl" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_i2c_sda HDMI_QSYS:u0\|HDMI_QSYS_i2c_sda:i2c_sda " "Elaborating entity \"HDMI_QSYS_i2c_sda\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_i2c_sda:i2c_sda\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "i2c_sda" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_led HDMI_QSYS:u0\|HDMI_QSYS_led:led " "Elaborating entity \"HDMI_QSYS_led\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_led:led\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "led" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_pll_sys HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys " "Elaborating entity \"HDMI_QSYS_pll_sys\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "pll_sys" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" "altera_pll_i" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Instantiated megafunction \"HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.0 MHz " "Parameter \"output_clock_frequency0\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555643 ""}  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540827555643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_hdmi_tx_int_n HDMI_QSYS:u0\|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n " "Elaborating entity \"HDMI_QSYS_hdmi_tx_int_n\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "hdmi_tx_int_n" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_qsys_nios2_qsys_instruction_master_translator HDMI_QSYS:u0\|hdmi_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"hdmi_qsys_nios2_qsys_instruction_master_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "nios2_qsys_instruction_master_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555658 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response hdmi_qsys_nios2_qsys_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555658 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid hdmi_qsys_nios2_qsys_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555658 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken hdmi_qsys_nios2_qsys_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555658 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest hdmi_qsys_nios2_qsys_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555658 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator HDMI_QSYS:u0\|hdmi_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" "nios2_qsys_instruction_master_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_qsys_nios2_qsys_data_master_translator HDMI_QSYS:u0\|hdmi_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"hdmi_qsys_nios2_qsys_data_master_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "nios2_qsys_data_master_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555689 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response hdmi_qsys_nios2_qsys_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555689 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid hdmi_qsys_nios2_qsys_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555689 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken hdmi_qsys_nios2_qsys_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555689 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest hdmi_qsys_nios2_qsys_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555689 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator HDMI_QSYS:u0\|hdmi_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" "nios2_qsys_data_master_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_qsys_nios2_qsys_jtag_debug_module_translator HDMI_QSYS:u0\|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"hdmi_qsys_nios2_qsys_jtag_debug_module_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "nios2_qsys_jtag_debug_module_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555705 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555705 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555705 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555705 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555705 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555705 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555705 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555705 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555705 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555705 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555705 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555705 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HDMI_QSYS:u0\|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "nios2_qsys_jtag_debug_module_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_qsys_onchip_memory2_s1_translator HDMI_QSYS:u0\|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator " "Elaborating entity \"hdmi_qsys_onchip_memory2_s1_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "onchip_memory2_s1_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555721 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hdmi_qsys_onchip_memory2_s1_translator.vhd(58) " "VHDL Signal Declaration warning at hdmi_qsys_onchip_memory2_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555736 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hdmi_qsys_onchip_memory2_s1_translator.vhd(59) " "VHDL Signal Declaration warning at hdmi_qsys_onchip_memory2_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555736 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hdmi_qsys_onchip_memory2_s1_translator.vhd(60) " "VHDL Signal Declaration warning at hdmi_qsys_onchip_memory2_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555736 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hdmi_qsys_onchip_memory2_s1_translator.vhd(61) " "VHDL Signal Declaration warning at hdmi_qsys_onchip_memory2_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555736 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hdmi_qsys_onchip_memory2_s1_translator.vhd(62) " "VHDL Signal Declaration warning at hdmi_qsys_onchip_memory2_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555736 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hdmi_qsys_onchip_memory2_s1_translator.vhd(63) " "VHDL Signal Declaration warning at hdmi_qsys_onchip_memory2_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555736 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read hdmi_qsys_onchip_memory2_s1_translator.vhd(64) " "VHDL Signal Declaration warning at hdmi_qsys_onchip_memory2_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555736 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hdmi_qsys_onchip_memory2_s1_translator.vhd(68) " "VHDL Signal Declaration warning at hdmi_qsys_onchip_memory2_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555736 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hdmi_qsys_onchip_memory2_s1_translator.vhd(69) " "VHDL Signal Declaration warning at hdmi_qsys_onchip_memory2_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555736 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hdmi_qsys_onchip_memory2_s1_translator.vhd(72) " "VHDL Signal Declaration warning at hdmi_qsys_onchip_memory2_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555736 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hdmi_qsys_onchip_memory2_s1_translator.vhd(74) " "VHDL Signal Declaration warning at hdmi_qsys_onchip_memory2_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555736 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HDMI_QSYS:u0\|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" "onchip_memory2_s1_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_onchip_memory2_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_qsys_jtag_uart_avalon_jtag_slave_translator HDMI_QSYS:u0\|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"hdmi_qsys_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555736 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HDMI_QSYS:u0\|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_qsys_timer_s1_translator HDMI_QSYS:u0\|hdmi_qsys_timer_s1_translator:timer_s1_translator " "Elaborating entity \"hdmi_qsys_timer_s1_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_timer_s1_translator:timer_s1_translator\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "timer_s1_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555752 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hdmi_qsys_timer_s1_translator.vhd(56) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hdmi_qsys_timer_s1_translator.vhd(57) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hdmi_qsys_timer_s1_translator.vhd(58) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable hdmi_qsys_timer_s1_translator.vhd(59) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hdmi_qsys_timer_s1_translator.vhd(60) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hdmi_qsys_timer_s1_translator.vhd(61) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hdmi_qsys_timer_s1_translator.vhd(62) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hdmi_qsys_timer_s1_translator.vhd(63) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read hdmi_qsys_timer_s1_translator.vhd(64) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hdmi_qsys_timer_s1_translator.vhd(68) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hdmi_qsys_timer_s1_translator.vhd(69) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hdmi_qsys_timer_s1_translator.vhd(72) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hdmi_qsys_timer_s1_translator.vhd(74) " "VHDL Signal Declaration warning at hdmi_qsys_timer_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555752 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_timer_s1_translator:timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HDMI_QSYS:u0\|hdmi_qsys_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" "timer_s1_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_timer_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_qsys_sysid_qsys_control_slave_translator HDMI_QSYS:u0\|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"hdmi_qsys_sysid_qsys_control_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "sysid_qsys_control_slave_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555767 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hdmi_qsys_sysid_qsys_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hdmi_qsys_sysid_qsys_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hdmi_qsys_sysid_qsys_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable hdmi_qsys_sysid_qsys_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect hdmi_qsys_sysid_qsys_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hdmi_qsys_sysid_qsys_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hdmi_qsys_sysid_qsys_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hdmi_qsys_sysid_qsys_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hdmi_qsys_sysid_qsys_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read hdmi_qsys_sysid_qsys_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write hdmi_qsys_sysid_qsys_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hdmi_qsys_sysid_qsys_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata hdmi_qsys_sysid_qsys_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555767 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hdmi_qsys_sysid_qsys_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hdmi_qsys_sysid_qsys_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hdmi_qsys_sysid_qsys_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at hdmi_qsys_sysid_qsys_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HDMI_QSYS:u0\|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" "sysid_qsys_control_slave_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_sysid_qsys_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_qsys_i2c_sda_s1_translator HDMI_QSYS:u0\|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator " "Elaborating entity \"hdmi_qsys_i2c_sda_s1_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "i2c_sda_s1_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555783 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer hdmi_qsys_i2c_sda_s1_translator.vhd(56) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer hdmi_qsys_i2c_sda_s1_translator.vhd(57) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount hdmi_qsys_i2c_sda_s1_translator.vhd(58) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable hdmi_qsys_i2c_sda_s1_translator.vhd(59) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken hdmi_qsys_i2c_sda_s1_translator.vhd(60) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess hdmi_qsys_i2c_sda_s1_translator.vhd(61) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock hdmi_qsys_i2c_sda_s1_translator.vhd(62) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable hdmi_qsys_i2c_sda_s1_translator.vhd(63) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read hdmi_qsys_i2c_sda_s1_translator.vhd(64) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable hdmi_qsys_i2c_sda_s1_translator.vhd(68) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest hdmi_qsys_i2c_sda_s1_translator.vhd(69) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response hdmi_qsys_i2c_sda_s1_translator.vhd(72) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid hdmi_qsys_i2c_sda_s1_translator.vhd(74) " "VHDL Signal Declaration warning at hdmi_qsys_i2c_sda_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540827555783 "|C5G_HDMI_VPG|HDMI_QSYS:u0|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HDMI_QSYS:u0\|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator\|altera_merlin_slave_translator:i2c_sda_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|hdmi_qsys_i2c_sda_s1_translator:i2c_sda_s1_translator\|altera_merlin_slave_translator:i2c_sda_s1_translator\"" {  } { { "HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" "i2c_sda_s1_translator" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/hdmi_qsys_i2c_sda_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent HDMI_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"HDMI_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent HDMI_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"HDMI_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "nios2_qsys_data_master_translator_avalon_universal_master_0_agent" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent HDMI_QSYS:u0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"HDMI_QSYS:u0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 2993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor HDMI_QSYS:u0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"HDMI_QSYS:u0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HDMI_QSYS:u0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HDMI_QSYS:u0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 3076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_addr_router HDMI_QSYS:u0\|HDMI_QSYS_addr_router:addr_router " "Elaborating entity \"HDMI_QSYS_addr_router\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_addr_router:addr_router\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "addr_router" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_addr_router_default_decode HDMI_QSYS:u0\|HDMI_QSYS_addr_router:addr_router\|HDMI_QSYS_addr_router_default_decode:the_default_decode " "Elaborating entity \"HDMI_QSYS_addr_router_default_decode\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_addr_router:addr_router\|HDMI_QSYS_addr_router_default_decode:the_default_decode\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router.sv" "the_default_decode" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_addr_router_001 HDMI_QSYS:u0\|HDMI_QSYS_addr_router_001:addr_router_001 " "Elaborating entity \"HDMI_QSYS_addr_router_001\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_addr_router_001:addr_router_001\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "addr_router_001" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_addr_router_001_default_decode HDMI_QSYS:u0\|HDMI_QSYS_addr_router_001:addr_router_001\|HDMI_QSYS_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"HDMI_QSYS_addr_router_001_default_decode\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_addr_router_001:addr_router_001\|HDMI_QSYS_addr_router_001_default_decode:the_default_decode\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router_001.sv" "the_default_decode" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_addr_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_id_router HDMI_QSYS:u0\|HDMI_QSYS_id_router:id_router " "Elaborating entity \"HDMI_QSYS_id_router\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_id_router:id_router\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "id_router" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_id_router_default_decode HDMI_QSYS:u0\|HDMI_QSYS_id_router:id_router\|HDMI_QSYS_id_router_default_decode:the_default_decode " "Elaborating entity \"HDMI_QSYS_id_router_default_decode\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_id_router:id_router\|HDMI_QSYS_id_router_default_decode:the_default_decode\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router.sv" "the_default_decode" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_id_router_002 HDMI_QSYS:u0\|HDMI_QSYS_id_router_002:id_router_002 " "Elaborating entity \"HDMI_QSYS_id_router_002\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_id_router_002:id_router_002\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "id_router_002" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_id_router_002_default_decode HDMI_QSYS:u0\|HDMI_QSYS_id_router_002:id_router_002\|HDMI_QSYS_id_router_002_default_decode:the_default_decode " "Elaborating entity \"HDMI_QSYS_id_router_002_default_decode\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_id_router_002:id_router_002\|HDMI_QSYS_id_router_002_default_decode:the_default_decode\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router_002.sv" "the_default_decode" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827555970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter HDMI_QSYS:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"HDMI_QSYS:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "limiter" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HDMI_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HDMI_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "rst_controller" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer HDMI_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"HDMI_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "HDMI_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_cmd_xbar_demux HDMI_QSYS:u0\|HDMI_QSYS_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"HDMI_QSYS_cmd_xbar_demux\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "cmd_xbar_demux" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_cmd_xbar_demux_001 HDMI_QSYS:u0\|HDMI_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"HDMI_QSYS_cmd_xbar_demux_001\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "cmd_xbar_demux_001" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_cmd_xbar_mux HDMI_QSYS:u0\|HDMI_QSYS_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"HDMI_QSYS_cmd_xbar_mux\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "cmd_xbar_mux" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HDMI_QSYS:u0\|HDMI_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_cmd_xbar_mux.sv" "arb" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HDMI_QSYS:u0\|HDMI_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_rsp_xbar_demux HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"HDMI_QSYS_rsp_xbar_demux\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "rsp_xbar_demux" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_rsp_xbar_demux_002 HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"HDMI_QSYS_rsp_xbar_demux_002\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "rsp_xbar_demux_002" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_rsp_xbar_mux HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"HDMI_QSYS_rsp_xbar_mux\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "rsp_xbar_mux" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_rsp_xbar_mux.sv" "arb" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_rsp_xbar_mux_001 HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"HDMI_QSYS_rsp_xbar_mux_001\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "rsp_xbar_mux_001" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_rsp_xbar_mux_001.sv" "arb" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_rsp_xbar_mux_001.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_irq_mapper HDMI_QSYS:u0\|HDMI_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"HDMI_QSYS_irq_mapper\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_irq_mapper:irq_mapper\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.vhd" "irq_mapper" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/HDMI_QSYS.vhd" 4864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540827556157 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_HDMI_QSYS_nios2_qsys_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_HDMI_QSYS_nios2_qsys_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "the_HDMI_QSYS_nios2_qsys_nios2_oci_itrace" { Text "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1540827557530 "|C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_nios2_oci:the_HDMI_QSYS_nios2_qsys_nios2_oci|HDMI_QSYS_nios2_qsys_nios2_oci_itrace:the_HDMI_QSYS_nios2_qsys_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 1832 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1540827557639 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1540827571196 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1540827571196 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1540827571258 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1540827571258 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1540827571258 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1540827571258 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1540827571258 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1540827571289 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 134 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 135 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 137 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 146 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 147 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 147 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 147 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 147 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[0\] " "Bidir \"SRAM_D\[0\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[1\] " "Bidir \"SRAM_D\[1\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[2\] " "Bidir \"SRAM_D\[2\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[3\] " "Bidir \"SRAM_D\[3\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[4\] " "Bidir \"SRAM_D\[4\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[5\] " "Bidir \"SRAM_D\[5\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[6\] " "Bidir \"SRAM_D\[6\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[7\] " "Bidir \"SRAM_D\[7\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[8\] " "Bidir \"SRAM_D\[8\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[9\] " "Bidir \"SRAM_D\[9\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[10\] " "Bidir \"SRAM_D\[10\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[11\] " "Bidir \"SRAM_D\[11\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[12\] " "Bidir \"SRAM_D\[12\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[13\] " "Bidir \"SRAM_D\[13\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[14\] " "Bidir \"SRAM_D\[14\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[15\] " "Bidir \"SRAM_D\[15\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1540827571523 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1540827571523 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] VCC " "Pin \"LEDR\[4\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] VCC " "Pin \"LEDR\[5\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] VCC " "Pin \"LEDR\[6\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] VCC " "Pin \"LEDR\[7\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] VCC " "Pin \"LEDR\[8\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] GND " "Pin \"HDMI_TX_D\[0\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] GND " "Pin \"HDMI_TX_D\[1\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] GND " "Pin \"HDMI_TX_D\[2\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] GND " "Pin \"HDMI_TX_D\[3\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] GND " "Pin \"HDMI_TX_D\[4\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] GND " "Pin \"HDMI_TX_D\[5\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] GND " "Pin \"HDMI_TX_D\[6\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] GND " "Pin \"HDMI_TX_D\[7\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] VCC " "Pin \"HDMI_TX_D\[8\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] VCC " "Pin \"HDMI_TX_D\[11\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] VCC " "Pin \"HDMI_TX_D\[12\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] VCC " "Pin \"HDMI_TX_D\[15\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] GND " "Pin \"HDMI_TX_D\[17\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] GND " "Pin \"HDMI_TX_D\[18\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] GND " "Pin \"HDMI_TX_D\[21\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] GND " "Pin \"HDMI_TX_D\[22\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[0\] GND " "Pin \"SRAM_A\[0\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[1\] GND " "Pin \"SRAM_A\[1\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[2\] GND " "Pin \"SRAM_A\[2\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[3\] GND " "Pin \"SRAM_A\[3\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[4\] GND " "Pin \"SRAM_A\[4\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[5\] GND " "Pin \"SRAM_A\[5\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[6\] GND " "Pin \"SRAM_A\[6\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[7\] GND " "Pin \"SRAM_A\[7\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[8\] GND " "Pin \"SRAM_A\[8\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[9\] GND " "Pin \"SRAM_A\[9\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[10\] GND " "Pin \"SRAM_A\[10\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[11\] GND " "Pin \"SRAM_A\[11\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[12\] GND " "Pin \"SRAM_A\[12\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[13\] GND " "Pin \"SRAM_A\[13\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[14\] GND " "Pin \"SRAM_A\[14\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[15\] GND " "Pin \"SRAM_A\[15\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[16\] GND " "Pin \"SRAM_A\[16\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[17\] GND " "Pin \"SRAM_A\[17\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_n GND " "Pin \"SRAM_CE_n\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_CE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_n GND " "Pin \"SRAM_LB_n\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_LB_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_n GND " "Pin \"SRAM_OE_n\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_OE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_n GND " "Pin \"SRAM_UB_n\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_UB_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_n GND " "Pin \"SRAM_WE_n\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827590009 "|C5G_HDMI_VPG|SRAM_WE_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1540827590009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827592224 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "128 " "128 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1540827595375 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827595422 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827595422 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827595422 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827595422 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827595422 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827595422 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827595422 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "up_dn" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827595422 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827595422 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "gnd" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1896 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827595422 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "phase_done" { Text "D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 192 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827595422 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1540827595422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827595750 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540827596015 "|C5G_HDMI_VPG|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1540827596015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827596155 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/tiny_god/affichage_jdv/C5G_HDMI_VPG.map.smsg " "Generated suppressed messages file D:/tiny_god/affichage_jdv/C5G_HDMI_VPG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1540827596779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 2 0 0 " "Adding 21 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540827598183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598183 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_125_p " "No output dependent on input pin \"CLOCK_125_p\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|CLOCK_125_p"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B5B " "No output dependent on input pin \"CLOCK_50_B5B\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|CLOCK_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESET_n " "No output dependent on input pin \"CPU_RESET_n\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|CPU_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827598885 "|C5G_HDMI_VPG|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1540827598885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6074 " "Implemented 6074 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540827598901 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540827598901 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1540827598901 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5362 " "Implemented 5362 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540827598901 ""} { "Info" "ICUT_CUT_TM_RAMS" "559 " "Implemented 559 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1540827598901 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1540827598901 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1540827598901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540827598901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 250 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 250 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540827598994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 16:39:58 2018 " "Processing ended: Mon Oct 29 16:39:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540827598994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540827598994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540827598994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540827598994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540827600476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540827600476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 16:39:59 2018 " "Processing started: Mon Oct 29 16:39:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540827600476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540827600476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off C5G_HDMI_VPG -c C5G_HDMI_VPG " "Command: quartus_fit --read_settings_files=off --write_settings_files=off C5G_HDMI_VPG -c C5G_HDMI_VPG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540827600476 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1540827600539 ""}
{ "Info" "0" "" "Project  = C5G_HDMI_VPG" {  } {  } 0 0 "Project  = C5G_HDMI_VPG" 0 0 "Fitter" 0 0 1540827600539 ""}
{ "Info" "0" "" "Revision = C5G_HDMI_VPG" {  } {  } 0 0 "Revision = C5G_HDMI_VPG" 0 0 "Fitter" 0 0 1540827600539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1540827600773 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C5G_HDMI_VPG 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"C5G_HDMI_VPG\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540827601069 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1540827601116 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1540827601116 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1540827601256 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540827601459 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1540827602114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1540827602333 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLOCK_125_p CLOCK_125_p(n) " "differential I/O pin \"CLOCK_125_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLOCK_125_p(n)\"." {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK_125_p } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 97 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_125_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 581 9224 9983 0} { 0 { 0 ""} 0 24295 9224 9983 0}  }  } } { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK_125_p(n) } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_125_p(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1540827609462 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1540827609462 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1540827610195 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "7 s (7 global) " "Automatically promoted 7 clocks (7 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 42 global CLKCTRL_G0 " "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 42 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1540827610804 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2691 global CLKCTRL_G14 " "HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2691 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1540827610804 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 30 global CLKCTRL_G12 " "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 30 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1540827610804 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B7A~inputCLKENA0 474 global CLKCTRL_G13 " "CLOCK_50_B7A~inputCLKENA0 with 474 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1540827610804 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0 1426 global CLKCTRL_G2 " "HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0 with 1426 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1540827610804 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 222 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 222 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1540827610804 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "HDMI_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 401 global CLKCTRL_G1 " "HDMI_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 401 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1540827610804 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1540827610804 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y14_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y14_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll " "PLL vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1540827610804 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1540827610804 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y54_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y54_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1540827610804 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1540827610804 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y54_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y54_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1540827610804 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1540827610804 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540827611084 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540827615078 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1540827615078 ""}
{ "Info" "ISTA_SDC_FOUND" "HDMI_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'HDMI_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1540827615187 ""}
{ "Info" "ISTA_SDC_FOUND" "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.sdc " "Reading SDC File: 'HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1540827615203 ""}
{ "Info" "ISTA_SDC_FOUND" "C5G_HDMI_VPG.SDC " "Reading SDC File: 'C5G_HDMI_VPG.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1540827615234 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615234 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1540827615234 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1540827615234 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615281 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615281 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1540827615281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1540827615405 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1540827615421 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 33 clocks " "Found 33 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_4 " "  20.000   clock_50_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    clock_125 " "   8.000    clock_125" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] " "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] " "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] " "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] " "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] " "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] " "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] " "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] " "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] " "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] " "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] " "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] " "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] " "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] " "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 833.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 833.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.172 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "   6.172 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\] " "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\] " "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\] " "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\] " "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\] " "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\] " "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\] " "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540827615421 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1540827615421 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540827615593 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540827615608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540827615624 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1540827615639 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1540827615639 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540827615655 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540827616466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1540827616482 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1540827616482 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1540827616482 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540827616482 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CA\[0\] " "Ignored I/O standard assignment to node \"DDR2LP_CA\[0\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CA\[1\] " "Ignored I/O standard assignment to node \"DDR2LP_CA\[1\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CA\[2\] " "Ignored I/O standard assignment to node \"DDR2LP_CA\[2\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CA\[3\] " "Ignored I/O standard assignment to node \"DDR2LP_CA\[3\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CA\[4\] " "Ignored I/O standard assignment to node \"DDR2LP_CA\[4\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CA\[5\] " "Ignored I/O standard assignment to node \"DDR2LP_CA\[5\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CA\[6\] " "Ignored I/O standard assignment to node \"DDR2LP_CA\[6\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CA\[7\] " "Ignored I/O standard assignment to node \"DDR2LP_CA\[7\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CA\[8\] " "Ignored I/O standard assignment to node \"DDR2LP_CA\[8\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CA\[9\] " "Ignored I/O standard assignment to node \"DDR2LP_CA\[9\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CKE\[0\] " "Ignored I/O standard assignment to node \"DDR2LP_CKE\[0\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CKE\[1\] " "Ignored I/O standard assignment to node \"DDR2LP_CKE\[1\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CK_n " "Ignored I/O standard assignment to node \"DDR2LP_CK_n\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_n" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CK_p " "Ignored I/O standard assignment to node \"DDR2LP_CK_p\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_p" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CS_n\[0\] " "Ignored I/O standard assignment to node \"DDR2LP_CS_n\[0\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_CS_n\[1\] " "Ignored I/O standard assignment to node \"DDR2LP_CS_n\[1\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DM\[0\] " "Ignored I/O standard assignment to node \"DDR2LP_DM\[0\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DM\[1\] " "Ignored I/O standard assignment to node \"DDR2LP_DM\[1\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DM\[2\] " "Ignored I/O standard assignment to node \"DDR2LP_DM\[2\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DM\[3\] " "Ignored I/O standard assignment to node \"DDR2LP_DM\[3\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQS_n\[0\] " "Ignored I/O standard assignment to node \"DDR2LP_DQS_n\[0\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQS_n\[1\] " "Ignored I/O standard assignment to node \"DDR2LP_DQS_n\[1\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQS_n\[2\] " "Ignored I/O standard assignment to node \"DDR2LP_DQS_n\[2\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQS_n\[3\] " "Ignored I/O standard assignment to node \"DDR2LP_DQS_n\[3\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQS_p\[0\] " "Ignored I/O standard assignment to node \"DDR2LP_DQS_p\[0\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQS_p\[1\] " "Ignored I/O standard assignment to node \"DDR2LP_DQS_p\[1\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQS_p\[2\] " "Ignored I/O standard assignment to node \"DDR2LP_DQS_p\[2\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQS_p\[3\] " "Ignored I/O standard assignment to node \"DDR2LP_DQS_p\[3\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[0\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[0\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[10\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[10\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[11\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[11\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[12\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[12\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[13\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[13\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[14\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[14\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[15\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[15\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[16\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[16\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[17\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[17\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[18\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[18\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[19\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[19\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[1\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[1\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[20\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[20\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[21\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[21\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[22\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[22\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[23\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[23\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[24\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[24\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[25\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[25\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[26\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[26\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[27\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[27\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[28\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[28\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[29\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[29\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[2\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[2\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[30\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[30\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[31\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[31\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[3\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[3\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[4\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[4\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[5\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[5\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[6\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[6\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[7\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[7\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[8\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[8\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_DQ\[9\] " "Ignored I/O standard assignment to node \"DDR2LP_DQ\[9\]\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DDR2LP_OCT_RZQ " "Ignored I/O standard assignment to node \"DDR2LP_OCT_RZQ\"" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_OCT_RZQ" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540827617059 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1540827617059 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[0\] " "Node \"DDR2LP_CA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[1\] " "Node \"DDR2LP_CA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[2\] " "Node \"DDR2LP_CA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[3\] " "Node \"DDR2LP_CA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[4\] " "Node \"DDR2LP_CA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[5\] " "Node \"DDR2LP_CA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[6\] " "Node \"DDR2LP_CA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[7\] " "Node \"DDR2LP_CA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[8\] " "Node \"DDR2LP_CA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[9\] " "Node \"DDR2LP_CA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CKE\[0\] " "Node \"DDR2LP_CKE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CKE\[1\] " "Node \"DDR2LP_CKE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CK_n " "Node \"DDR2LP_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CK_p " "Node \"DDR2LP_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CS_n\[0\] " "Node \"DDR2LP_CS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CS_n\[1\] " "Node \"DDR2LP_CS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[0\] " "Node \"DDR2LP_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[1\] " "Node \"DDR2LP_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[2\] " "Node \"DDR2LP_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[3\] " "Node \"DDR2LP_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[0\] " "Node \"DDR2LP_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[1\] " "Node \"DDR2LP_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[2\] " "Node \"DDR2LP_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[3\] " "Node \"DDR2LP_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[0\] " "Node \"DDR2LP_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[1\] " "Node \"DDR2LP_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[2\] " "Node \"DDR2LP_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[3\] " "Node \"DDR2LP_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[0\] " "Node \"DDR2LP_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[10\] " "Node \"DDR2LP_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[11\] " "Node \"DDR2LP_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[12\] " "Node \"DDR2LP_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[13\] " "Node \"DDR2LP_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[14\] " "Node \"DDR2LP_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[15\] " "Node \"DDR2LP_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[16\] " "Node \"DDR2LP_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[17\] " "Node \"DDR2LP_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[18\] " "Node \"DDR2LP_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[19\] " "Node \"DDR2LP_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[1\] " "Node \"DDR2LP_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[20\] " "Node \"DDR2LP_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[21\] " "Node \"DDR2LP_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[22\] " "Node \"DDR2LP_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[23\] " "Node \"DDR2LP_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[24\] " "Node \"DDR2LP_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[25\] " "Node \"DDR2LP_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[26\] " "Node \"DDR2LP_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[27\] " "Node \"DDR2LP_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[28\] " "Node \"DDR2LP_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[29\] " "Node \"DDR2LP_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[2\] " "Node \"DDR2LP_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[30\] " "Node \"DDR2LP_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[31\] " "Node \"DDR2LP_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[3\] " "Node \"DDR2LP_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[4\] " "Node \"DDR2LP_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[5\] " "Node \"DDR2LP_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[6\] " "Node \"DDR2LP_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[7\] " "Node \"DDR2LP_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[8\] " "Node \"DDR2LP_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[9\] " "Node \"DDR2LP_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_OCT_RZQ " "Node \"DDR2LP_OCT_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_OCT_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1540827617059 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1540827617059 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540827617075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540827626388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540827628946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540827628977 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540827641535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540827641535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540827644998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X34_Y12 X45_Y23 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23" {  } { { "loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} 34 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1540827661066 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540827661066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540827675449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1540827675465 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540827675465 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "16.49 " "Total time spent on timing analysis during the Fitter is 16.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1540827682953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540827683109 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1540827683109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540827687274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540827687367 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1540827687367 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540827693295 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540827709191 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1540827709956 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 134 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 597 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 135 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 137 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 146 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 147 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 147 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 544 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 147 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 147 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[0\] a permanently disabled " "Pin SRAM_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[0] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[0\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[1\] a permanently disabled " "Pin SRAM_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[1] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[1\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[2\] a permanently disabled " "Pin SRAM_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[2] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[2\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[3\] a permanently disabled " "Pin SRAM_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[3] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[3\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[4\] a permanently disabled " "Pin SRAM_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[4] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[4\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[5\] a permanently disabled " "Pin SRAM_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[5] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[5\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[6\] a permanently disabled " "Pin SRAM_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[6] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[6\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[7\] a permanently disabled " "Pin SRAM_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[7] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[7\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[8\] a permanently disabled " "Pin SRAM_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[8] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[8\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[9\] a permanently disabled " "Pin SRAM_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[9] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[9\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 574 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[10\] a permanently disabled " "Pin SRAM_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[10] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[10\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[11\] a permanently disabled " "Pin SRAM_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[11] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[11\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[12\] a permanently disabled " "Pin SRAM_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[12] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[12\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 577 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[13\] a permanently disabled " "Pin SRAM_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[13] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[13\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 578 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[14\] a permanently disabled " "Pin SRAM_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[14] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[14\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[15\] a permanently disabled " "Pin SRAM_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SRAM_D[15] } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[15\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 156 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1540827710018 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1540827710018 ""}
{ "Warning" "WFIOMGR_ADDITIONAL_LVDS_IO_RESTRICTION" "" "Your design uses true differential and single ended  I/O standards which requires additional I/O placement guidance.  (1) No action is required if I/O bank containing differential I/O pins has no single ended LVTTL or LVCMOS pins. (2) No action is required if I/O bank containing differential I/O pins has terminated SSTL or HSTL I/O pins, termination can be on or off chip. (3) If I/O bank containing differential I/O pins uses LVTTL, LVCMOS, or non-terminated SSTL or HSTL pins, refer to the Cyclone V Device Family Pin Connection Guidelines for rules on drive strength limitations for single ended output pins, and contact Altera for additional information for pin location requirements." {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK_125_p } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/tiny_god/affichage_jdv/c5g_hdmi_vpg.v" 97 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_125_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tiny_god/affichage_jdv/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 12386 "Your design uses true differential and single ended  I/O standards which requires additional I/O placement guidance.  (1) No action is required if I/O bank containing differential I/O pins has no single ended LVTTL or LVCMOS pins. (2) No action is required if I/O bank containing differential I/O pins has terminated SSTL or HSTL I/O pins, termination can be on or off chip. (3) If I/O bank containing differential I/O pins uses LVTTL, LVCMOS, or non-terminated SSTL or HSTL pins, refer to the Cyclone V Device Family Pin Connection Guidelines for rules on drive strength limitations for single ended output pins, and contact Altera for additional information for pin location requirements." 0 0 "Fitter" 0 -1 1540827710018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/tiny_god/affichage_jdv/C5G_HDMI_VPG.fit.smsg " "Generated suppressed messages file D:/tiny_god/affichage_jdv/C5G_HDMI_VPG.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540827710892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 134 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2342 " "Peak virtual memory: 2342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540827714121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 16:41:54 2018 " "Processing ended: Mon Oct 29 16:41:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540827714121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:55 " "Elapsed time: 00:01:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540827714121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540827714121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540827714121 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540827716555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540827716555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 16:41:56 2018 " "Processing started: Mon Oct 29 16:41:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540827716555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1540827716555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off C5G_HDMI_VPG -c C5G_HDMI_VPG " "Command: quartus_asm --read_settings_files=off --write_settings_files=off C5G_HDMI_VPG -c C5G_HDMI_VPG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1540827716555 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1540827727630 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1540827727630 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1540827727864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540827729486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 16:42:09 2018 " "Processing ended: Mon Oct 29 16:42:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540827729486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540827729486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540827729486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1540827729486 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1540827730344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1540827731280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540827731280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 16:42:10 2018 " "Processing started: Mon Oct 29 16:42:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540827731280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540827731280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta C5G_HDMI_VPG -c C5G_HDMI_VPG " "Command: quartus_sta C5G_HDMI_VPG -c C5G_HDMI_VPG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540827731280 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1540827731358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1540827732622 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1540827732668 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1540827732668 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540827734696 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1540827734696 ""}
{ "Info" "ISTA_SDC_FOUND" "HDMI_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'HDMI_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1540827734899 ""}
{ "Info" "ISTA_SDC_FOUND" "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.sdc " "Reading SDC File: 'HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1540827734915 ""}
{ "Info" "ISTA_SDC_FOUND" "C5G_HDMI_VPG.SDC " "Reading SDC File: 'C5G_HDMI_VPG.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1540827734961 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1540827734961 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1540827734977 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735024 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1540827735024 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735180 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1540827735195 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1540827735211 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1540827735648 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1540827735648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.413 " "Worst-case setup slack is -0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413       -12.475 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -0.413       -12.475 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370        -0.545 clock_50_3  " "   -0.370        -0.545 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.606         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.606         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.130         0.000 altera_reserved_tck  " "   11.130         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  829.979         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  829.979         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827735648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.616 " "Worst-case hold slack is -0.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616        -0.616 clock_50_3  " "   -0.616        -0.616 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289         0.000 altera_reserved_tck  " "    0.289         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.310         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.429         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.448         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827735741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.192 " "Worst-case recovery slack is 5.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.192         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.192         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.548         0.000 altera_reserved_tck  " "   12.548         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.192         0.000 clock_50_3  " "   16.192         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827735788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.715 " "Worst-case removal slack is 0.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.715         0.000 altera_reserved_tck  " "    0.715         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.942         0.000 clock_50_3  " "    1.942         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.688         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.688         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.617 " "Worst-case minimum pulse width slack is 0.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.617         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.412         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.412         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.620         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.620         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.349         0.000 clock_50_3  " "    9.349         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.631         0.000 altera_reserved_tck  " "   15.631         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  415.965         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  415.965         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827735819 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827736007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827736007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827736007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827736007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827736007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.058 ns " "Worst Case Available Settling Time: 37.058 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827736007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827736007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827736007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827736007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827736007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827736007 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827736007 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1540827736022 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1540827736100 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1540827736100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1540827745397 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746130 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1540827746130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1540827746395 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1540827746395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.317 " "Worst-case setup slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317        -7.770 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -0.317        -7.770 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096        -0.096 clock_50_3  " "   -0.096        -0.096 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.513         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.513         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.238         0.000 altera_reserved_tck  " "   11.238         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  830.143         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  830.143         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827746395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.660 " "Worst-case hold slack is -0.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660        -0.660 clock_50_3  " "   -0.660        -0.660 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.286         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288         0.000 altera_reserved_tck  " "    0.288         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.405         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.483         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827746505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.174 " "Worst-case recovery slack is 5.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.174         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.174         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.699         0.000 altera_reserved_tck  " "   12.699         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.309         0.000 clock_50_3  " "   16.309         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827746536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.655 " "Worst-case removal slack is 0.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655         0.000 altera_reserved_tck  " "    0.655         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.828         0.000 clock_50_3  " "    1.828         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.609         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.609         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827746567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.617 " "Worst-case minimum pulse width slack is 0.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.617         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.310         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.310         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.565         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.565         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.206         0.000 clock_50_3  " "    9.206         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.687         0.000 altera_reserved_tck  " "   15.687         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  415.859         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  415.859         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827746583 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.043 ns " "Worst Case Available Settling Time: 37.043 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746692 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827746692 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1540827746692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1540827747004 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC5C6F27C7 " "Timing characteristics of device 5CGXFC5C6F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1540827747004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1540827751871 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752479 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752479 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752479 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752479 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752479 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752479 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752479 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752479 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752479 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1540827752479 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.193 " "Worst-case setup slack is 2.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.193         0.000 clock_50_3  " "    2.193         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.515         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.515         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.160         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.160         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.853         0.000 altera_reserved_tck  " "   13.853         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  831.470         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  831.470         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827752588 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1540827752666 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1540827752666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.607 " "Worst-case hold slack is -0.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607        -0.607 clock_50_3  " "   -0.607        -0.607 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.162         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163         0.000 altera_reserved_tck  " "    0.163         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.187         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.189         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827752666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.146 " "Worst-case recovery slack is 7.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.146         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.146         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.547         0.000 altera_reserved_tck  " "   14.547         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.731         0.000 clock_50_3  " "   17.731         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827752697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.321 " "Worst-case removal slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321         0.000 altera_reserved_tck  " "    0.321         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087         0.000 clock_50_3  " "    1.087         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.745         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.745         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827752729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.617 " "Worst-case minimum pulse width slack is 0.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.617         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.656         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.656         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.889         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.403         0.000 clock_50_3  " "    9.403         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.562         0.000 altera_reserved_tck  " "   15.562         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.220         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  416.220         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827752744 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.407 ns " "Worst Case Available Settling Time: 38.407 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752853 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752853 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827752853 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1540827752853 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827753945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827753945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827753945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827753945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827753945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827753945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827753945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827753945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540827753945 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1540827753945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1540827753945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.807 " "Worst-case setup slack is 2.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.807         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.807         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.911         0.000 clock_50_3  " "    2.911         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.303         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.303         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.271         0.000 altera_reserved_tck  " "   14.271         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  831.677         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  831.677         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827754055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1540827754133 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1540827754133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.735 " "Worst-case hold slack is -0.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735        -0.735 clock_50_3  " "   -0.735        -0.735 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.150         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152         0.000 altera_reserved_tck  " "    0.152         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.178         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.180         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827754148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.231 " "Worst-case recovery slack is 7.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.231         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.231         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.944         0.000 altera_reserved_tck  " "   14.944         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.973         0.000 clock_50_3  " "   17.973         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827754179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.287 " "Worst-case removal slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287         0.000 altera_reserved_tck  " "    0.287         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.980         0.000 clock_50_3  " "    0.980         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.691         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.691         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827754226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.617 " "Worst-case minimum pulse width slack is 0.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.617         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.650         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.650         0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.890         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.890         0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.402         0.000 clock_50_3  " "    9.402         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.532         0.000 altera_reserved_tck  " "   15.532         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.213         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  416.213         0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540827754242 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.518 ns " "Worst Case Available Settling Time: 38.518 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754351 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1540827754351 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1540827756800 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1540827756800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1328 " "Peak virtual memory: 1328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540827757034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 16:42:37 2018 " "Processing ended: Mon Oct 29 16:42:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540827757034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540827757034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540827757034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540827757034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540827758719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540827758719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 16:42:38 2018 " "Processing started: Mon Oct 29 16:42:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540827758719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540827758719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off C5G_HDMI_VPG -c C5G_HDMI_VPG " "Command: quartus_eda --read_settings_files=off --write_settings_files=off C5G_HDMI_VPG -c C5G_HDMI_VPG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540827758719 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v " "Can't generate netlist output files because the file \"D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1540827760185 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v " "Can't generate netlist output files because the license for encrypted file \"D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1540827760185 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v " "Can't generate netlist output files because the file \"D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1540827760232 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v " "Can't generate netlist output files because the license for encrypted file \"D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1540827760232 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v " "Can't generate netlist output files because the file \"D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1540827760263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v " "Can't generate netlist output files because the license for encrypted file \"D:/tiny_god/affichage_jdv/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1540827760263 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540827760435 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 29 16:42:40 2018 " "Processing ended: Mon Oct 29 16:42:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540827760435 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540827760435 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540827760435 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540827760435 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 391 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 391 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540827761137 ""}
