// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vadd_input_loader (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        page_entry_num,
        page_num_A,
        page_num_B,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        in_pages_A,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        in_pages_B,
        s_page_A_din,
        s_page_A_num_data_valid,
        s_page_A_fifo_cap,
        s_page_A_full_n,
        s_page_A_write,
        s_page_B_din,
        s_page_B_num_data_valid,
        s_page_B_fifo_cap,
        s_page_B_full_n,
        s_page_B_write,
        page_entry_num_c10_din,
        page_entry_num_c10_num_data_valid,
        page_entry_num_c10_fifo_cap,
        page_entry_num_c10_full_n,
        page_entry_num_c10_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 110'd1;
parameter    ap_ST_fsm_state2 = 110'd2;
parameter    ap_ST_fsm_state3 = 110'd4;
parameter    ap_ST_fsm_state4 = 110'd8;
parameter    ap_ST_fsm_state5 = 110'd16;
parameter    ap_ST_fsm_state6 = 110'd32;
parameter    ap_ST_fsm_state7 = 110'd64;
parameter    ap_ST_fsm_state8 = 110'd128;
parameter    ap_ST_fsm_state9 = 110'd256;
parameter    ap_ST_fsm_state10 = 110'd512;
parameter    ap_ST_fsm_state11 = 110'd1024;
parameter    ap_ST_fsm_state12 = 110'd2048;
parameter    ap_ST_fsm_state13 = 110'd4096;
parameter    ap_ST_fsm_state14 = 110'd8192;
parameter    ap_ST_fsm_state15 = 110'd16384;
parameter    ap_ST_fsm_state16 = 110'd32768;
parameter    ap_ST_fsm_state17 = 110'd65536;
parameter    ap_ST_fsm_state18 = 110'd131072;
parameter    ap_ST_fsm_state19 = 110'd262144;
parameter    ap_ST_fsm_state20 = 110'd524288;
parameter    ap_ST_fsm_state21 = 110'd1048576;
parameter    ap_ST_fsm_state22 = 110'd2097152;
parameter    ap_ST_fsm_state23 = 110'd4194304;
parameter    ap_ST_fsm_state24 = 110'd8388608;
parameter    ap_ST_fsm_state25 = 110'd16777216;
parameter    ap_ST_fsm_state26 = 110'd33554432;
parameter    ap_ST_fsm_state27 = 110'd67108864;
parameter    ap_ST_fsm_state28 = 110'd134217728;
parameter    ap_ST_fsm_state29 = 110'd268435456;
parameter    ap_ST_fsm_state30 = 110'd536870912;
parameter    ap_ST_fsm_state31 = 110'd1073741824;
parameter    ap_ST_fsm_state32 = 110'd2147483648;
parameter    ap_ST_fsm_state33 = 110'd4294967296;
parameter    ap_ST_fsm_state34 = 110'd8589934592;
parameter    ap_ST_fsm_state35 = 110'd17179869184;
parameter    ap_ST_fsm_state36 = 110'd34359738368;
parameter    ap_ST_fsm_state37 = 110'd68719476736;
parameter    ap_ST_fsm_state38 = 110'd137438953472;
parameter    ap_ST_fsm_state39 = 110'd274877906944;
parameter    ap_ST_fsm_state40 = 110'd549755813888;
parameter    ap_ST_fsm_state41 = 110'd1099511627776;
parameter    ap_ST_fsm_state42 = 110'd2199023255552;
parameter    ap_ST_fsm_state43 = 110'd4398046511104;
parameter    ap_ST_fsm_state44 = 110'd8796093022208;
parameter    ap_ST_fsm_state45 = 110'd17592186044416;
parameter    ap_ST_fsm_state46 = 110'd35184372088832;
parameter    ap_ST_fsm_state47 = 110'd70368744177664;
parameter    ap_ST_fsm_state48 = 110'd140737488355328;
parameter    ap_ST_fsm_state49 = 110'd281474976710656;
parameter    ap_ST_fsm_state50 = 110'd562949953421312;
parameter    ap_ST_fsm_state51 = 110'd1125899906842624;
parameter    ap_ST_fsm_state52 = 110'd2251799813685248;
parameter    ap_ST_fsm_state53 = 110'd4503599627370496;
parameter    ap_ST_fsm_state54 = 110'd9007199254740992;
parameter    ap_ST_fsm_state55 = 110'd18014398509481984;
parameter    ap_ST_fsm_state56 = 110'd36028797018963968;
parameter    ap_ST_fsm_state57 = 110'd72057594037927936;
parameter    ap_ST_fsm_state58 = 110'd144115188075855872;
parameter    ap_ST_fsm_state59 = 110'd288230376151711744;
parameter    ap_ST_fsm_state60 = 110'd576460752303423488;
parameter    ap_ST_fsm_state61 = 110'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 110'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 110'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 110'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 110'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 110'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 110'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 110'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 110'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 110'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 110'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 110'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 110'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 110'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 110'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 110'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 110'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 110'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 110'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 110'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 110'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 110'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 110'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 110'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 110'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 110'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 110'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 110'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 110'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 110'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 110'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 110'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 110'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 110'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 110'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 110'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 110'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 110'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 110'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 110'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 110'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 110'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 110'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 110'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 110'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 110'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 110'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 110'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 110'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 110'd649037107316853453566312041152512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] page_entry_num;
input  [31:0] page_num_A;
input  [31:0] page_num_B;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [511:0] m_axi_gmem0_WDATA;
output  [63:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [511:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [8:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input  [63:0] in_pages_A;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [511:0] m_axi_gmem1_WDATA;
output  [63:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [511:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [8:0] m_axi_gmem1_RFIFONUM;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] in_pages_B;
output  [159:0] s_page_A_din;
input  [9:0] s_page_A_num_data_valid;
input  [9:0] s_page_A_fifo_cap;
input   s_page_A_full_n;
output   s_page_A_write;
output  [159:0] s_page_B_din;
input  [9:0] s_page_B_num_data_valid;
input  [9:0] s_page_B_fifo_cap;
input   s_page_B_full_n;
output   s_page_B_write;
output  [31:0] page_entry_num_c10_din;
input  [1:0] page_entry_num_c10_num_data_valid;
input  [1:0] page_entry_num_c10_fifo_cap;
input   page_entry_num_c10_full_n;
output   page_entry_num_c10_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem0_ARVALID;
reg[63:0] m_axi_gmem0_ARADDR;
reg[0:0] m_axi_gmem0_ARID;
reg[31:0] m_axi_gmem0_ARLEN;
reg[2:0] m_axi_gmem0_ARSIZE;
reg[1:0] m_axi_gmem0_ARBURST;
reg[1:0] m_axi_gmem0_ARLOCK;
reg[3:0] m_axi_gmem0_ARCACHE;
reg[2:0] m_axi_gmem0_ARPROT;
reg[3:0] m_axi_gmem0_ARQOS;
reg[3:0] m_axi_gmem0_ARREGION;
reg[0:0] m_axi_gmem0_ARUSER;
reg m_axi_gmem0_RREADY;
reg m_axi_gmem1_ARVALID;
reg[63:0] m_axi_gmem1_ARADDR;
reg[0:0] m_axi_gmem1_ARID;
reg[31:0] m_axi_gmem1_ARLEN;
reg[2:0] m_axi_gmem1_ARSIZE;
reg[1:0] m_axi_gmem1_ARBURST;
reg[1:0] m_axi_gmem1_ARLOCK;
reg[3:0] m_axi_gmem1_ARCACHE;
reg[2:0] m_axi_gmem1_ARPROT;
reg[3:0] m_axi_gmem1_ARQOS;
reg[3:0] m_axi_gmem1_ARREGION;
reg[0:0] m_axi_gmem1_ARUSER;
reg m_axi_gmem1_RREADY;
reg s_page_A_write;
reg s_page_B_write;
reg page_entry_num_c10_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [109:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state39;
reg   [0:0] cmp9177_reg_537;
reg    gmem1_blk_n_AR;
reg    page_entry_num_c10_blk_n;
reg   [0:0] tmp_reg_495;
wire   [30:0] tmp_2_fu_236_p4;
reg   [30:0] tmp_2_reg_501;
wire    ap_CS_fsm_state35;
wire   [30:0] sub_ln22_1_fu_253_p2;
reg   [30:0] sub_ln22_1_reg_506;
wire    ap_CS_fsm_state36;
wire   [29:0] trunc_ln21_1_fu_288_p1;
reg   [29:0] trunc_ln21_1_reg_526;
wire  signed [31:0] sext_ln21_fu_292_p1;
reg  signed [31:0] sext_ln21_reg_531;
wire   [0:0] cmp9177_fu_296_p2;
wire   [57:0] addr_per_page_cast_cast_cast_cast_cast_cast_cast_fu_302_p1;
reg   [57:0] addr_per_page_cast_cast_cast_cast_cast_cast_cast_reg_541;
wire   [63:0] bound_fu_314_p2;
reg   [63:0] bound_reg_547;
wire   [63:0] add_ln24_fu_328_p2;
reg   [63:0] add_ln24_reg_555;
wire    ap_CS_fsm_state37;
wire   [31:0] select_ln24_fu_345_p3;
reg   [31:0] select_ln24_reg_560;
wire   [0:0] icmp_ln24_fu_323_p2;
wire   [31:0] select_ln24_1_fu_359_p3;
reg   [31:0] select_ln24_1_reg_566;
reg   [57:0] sext_ln29_mid2_v_reg_572;
wire    ap_CS_fsm_state38;
wire   [63:0] add_ln27_fu_414_p2;
reg   [63:0] add_ln27_reg_578;
wire  signed [57:0] trunc_ln29_1_fu_429_p4;
reg   [57:0] trunc_ln29_1_reg_588;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_start;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_done;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_idle;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_ready;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWVALID;
wire   [63:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWADDR;
wire   [0:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWID;
wire   [31:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWLEN;
wire   [2:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWBURST;
wire   [1:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWPROT;
wire   [3:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWQOS;
wire   [3:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWREGION;
wire   [0:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWUSER;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_WVALID;
wire   [511:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_WDATA;
wire   [63:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_WSTRB;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_WLAST;
wire   [0:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_WID;
wire   [0:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_WUSER;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARVALID;
wire   [63:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARADDR;
wire   [0:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARID;
wire   [31:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARLEN;
wire   [2:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARBURST;
wire   [1:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARPROT;
wire   [3:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARQOS;
wire   [3:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARREGION;
wire   [0:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARUSER;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_RREADY;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_BREADY;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWVALID;
wire   [63:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWADDR;
wire   [0:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWID;
wire   [31:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWLEN;
wire   [2:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWBURST;
wire   [1:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWPROT;
wire   [3:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWQOS;
wire   [3:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWREGION;
wire   [0:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWUSER;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_WVALID;
wire   [511:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_WDATA;
wire   [63:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_WSTRB;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_WLAST;
wire   [0:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_WID;
wire   [0:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_WUSER;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARVALID;
wire   [63:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARADDR;
wire   [0:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARID;
wire   [31:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARLEN;
wire   [2:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARBURST;
wire   [1:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARPROT;
wire   [3:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARQOS;
wire   [3:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARREGION;
wire   [0:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARUSER;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_RREADY;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_BREADY;
wire   [159:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_s_page_A_din;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_s_page_A_write;
wire   [159:0] grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_s_page_B_din;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_s_page_B_write;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_ext_blocking_n;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_str_blocking_n;
wire    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_int_blocking_n;
reg    grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_start_reg;
wire    ap_CS_fsm_state109;
wire    ap_CS_fsm_state110;
wire  signed [63:0] sext_ln24_fu_419_p1;
wire  signed [63:0] sext_ln29_fu_438_p1;
reg    ap_block_state39_io;
reg   [31:0] b_fu_104;
wire   [31:0] add_ln25_fu_449_p2;
reg    ap_block_state110_on_subcall_done;
reg    ap_block_state1;
reg   [31:0] a_fu_108;
reg   [63:0] indvar_flatten_fu_112;
wire   [2:0] grp_fu_182_p1;
wire  signed [31:0] tmp_fu_188_p1;
wire   [33:0] mul_ln22_fu_214_p1;
wire   [64:0] mul_ln22_fu_214_p2;
wire   [64:0] sub_ln22_fu_220_p2;
wire   [30:0] tmp_1_fu_226_p4;
wire   [30:0] select_ln22_fu_246_p3;
wire   [2:0] grp_fu_182_p2;
wire   [2:0] trunc_ln21_fu_259_p1;
wire   [30:0] select_ln22_1_fu_269_p3;
wire   [0:0] icmp_ln21_fu_263_p2;
wire   [30:0] add_ln22_fu_274_p2;
wire  signed [30:0] addr_per_page_fu_280_p3;
wire   [31:0] bound_fu_314_p0;
wire   [31:0] bound_fu_314_p1;
wire   [0:0] icmp_ln25_fu_340_p2;
wire   [31:0] add_ln24_2_fu_353_p2;
wire   [31:0] mul_ln24_fu_370_p0;
wire   [31:0] mul_ln24_fu_370_p1;
wire   [57:0] mul_ln24_fu_370_p2;
wire   [63:0] sext_ln29_mid2_v_v_v_v_fu_375_p3;
wire   [63:0] add_ln24_1_fu_383_p2;
wire   [31:0] mul_ln27_fu_401_p0;
wire   [31:0] mul_ln27_fu_401_p1;
wire   [57:0] mul_ln27_fu_401_p2;
wire   [63:0] shl_ln_fu_406_p3;
reg    grp_fu_182_ap_start;
wire    grp_fu_182_ap_done;
reg    grp_fu_182_ce;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
reg   [109:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
reg    ap_ST_fsm_state110_blk;
wire    ap_ext_blocking_cur_n;
wire    ap_int_blocking_cur_n;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
wire   [63:0] bound_fu_314_p00;
wire   [63:0] bound_fu_314_p10;
wire   [57:0] mul_ln24_fu_370_p10;
wire   [57:0] mul_ln27_fu_401_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 110'd1;
#0 grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_start_reg = 1'b0;
end

vadd_input_loader_Pipeline_VITIS_LOOP_29_3 grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_start),
    .ap_done(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_done),
    .ap_idle(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_idle),
    .ap_ready(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_ready),
    .m_axi_gmem0_AWVALID(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
    .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
    .m_axi_gmem0_RID(m_axi_gmem0_RID),
    .m_axi_gmem0_RFIFONUM(m_axi_gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(m_axi_gmem0_RUSER),
    .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .m_axi_gmem1_AWVALID(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RFIFONUM(m_axi_gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .s_page_A_din(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_s_page_A_din),
    .s_page_A_num_data_valid(10'd0),
    .s_page_A_fifo_cap(10'd0),
    .s_page_A_full_n(s_page_A_full_n),
    .s_page_A_write(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_s_page_A_write),
    .s_page_B_din(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_s_page_B_din),
    .s_page_B_num_data_valid(10'd0),
    .s_page_B_fifo_cap(10'd0),
    .s_page_B_full_n(s_page_B_full_n),
    .s_page_B_write(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_s_page_B_write),
    .sext_ln29(trunc_ln29_1_reg_588),
    .sext_ln24_1(sext_ln29_mid2_v_reg_572),
    .addr_per_page(trunc_ln21_1_reg_526),
    .sext_ln24(page_entry_num),
    .ap_ext_blocking_n(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_str_blocking_n),
    .ap_int_blocking_n(grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_int_blocking_n)
);

vadd_srem_32s_3ns_3_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
srem_32s_3ns_3_36_seq_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_182_ap_start),
    .done(grp_fu_182_ap_done),
    .din0(page_entry_num),
    .din1(grp_fu_182_p1),
    .ce(grp_fu_182_ce),
    .dout(grp_fu_182_p2)
);

vadd_mul_32s_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_1_1_U12(
    .din0(page_entry_num),
    .din1(mul_ln22_fu_214_p1),
    .dout(mul_ln22_fu_214_p2)
);

vadd_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U13(
    .din0(bound_fu_314_p0),
    .din1(bound_fu_314_p1),
    .dout(bound_fu_314_p2)
);

vadd_mul_32ns_32ns_58_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 58 ))
mul_32ns_32ns_58_1_1_U14(
    .din0(mul_ln24_fu_370_p0),
    .din1(mul_ln24_fu_370_p1),
    .dout(mul_ln24_fu_370_p2)
);

vadd_mul_32ns_32ns_58_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 58 ))
mul_32ns_32ns_58_1_1_U15(
    .din0(mul_ln27_fu_401_p0),
    .din1(mul_ln27_fu_401_p1),
    .dout(mul_ln27_fu_401_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln24_fu_323_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state109)) begin
            grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_start_reg <= 1'b1;
        end else if ((grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_ready == 1'b1)) begin
            grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((page_entry_num_c10_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        a_fu_108 <= 32'd0;
    end else if (((1'b0 == ap_block_state110_on_subcall_done) & (1'b1 == ap_CS_fsm_state110))) begin
        a_fu_108 <= select_ln24_1_reg_566;
    end
end

always @ (posedge ap_clk) begin
    if ((~((page_entry_num_c10_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        b_fu_104 <= 32'd0;
    end else if (((1'b0 == ap_block_state110_on_subcall_done) & (1'b1 == ap_CS_fsm_state110))) begin
        b_fu_104 <= add_ln25_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((page_entry_num_c10_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_112 <= 64'd0;
    end else if (((1'b0 == ap_block_state110_on_subcall_done) & (1'b1 == ap_CS_fsm_state110))) begin
        indvar_flatten_fu_112 <= add_ln24_reg_555;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        add_ln24_reg_555 <= add_ln24_fu_328_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        add_ln27_reg_578 <= add_ln27_fu_414_p2;
        sext_ln29_mid2_v_reg_572 <= {{add_ln24_1_fu_383_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_per_page_cast_cast_cast_cast_cast_cast_cast_reg_541[31 : 0] <= addr_per_page_cast_cast_cast_cast_cast_cast_cast_fu_302_p1[31 : 0];
        bound_reg_547 <= bound_fu_314_p2;
        cmp9177_reg_537 <= cmp9177_fu_296_p2;
        sext_ln21_reg_531 <= sext_ln21_fu_292_p1;
        trunc_ln21_1_reg_526 <= trunc_ln21_1_fu_288_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_323_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        select_ln24_1_reg_566 <= select_ln24_1_fu_359_p3;
        select_ln24_reg_560 <= select_ln24_fu_345_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_495 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        sub_ln22_1_reg_506 <= sub_ln22_1_fu_253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        tmp_2_reg_501 <= {{mul_ln22_fu_214_p2[64:34]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_reg_495 <= tmp_fu_188_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        trunc_ln29_1_reg_588 <= {{add_ln27_reg_578[63:6]}};
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state110_on_subcall_done)) begin
        ap_ST_fsm_state110_blk = 1'b1;
    end else begin
        ap_ST_fsm_state110_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((page_entry_num_c10_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state39_io)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln24_fu_323_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1)) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1)) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln24_fu_323_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1)) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state110 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        gmem1_blk_n_AR = m_axi_gmem1_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((~((page_entry_num_c10_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_182_ap_start = 1'b1;
    end else begin
        grp_fu_182_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_182_ce = 1'b1;
    end else begin
        grp_fu_182_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state39_io) & (cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        m_axi_gmem0_ARADDR = sext_ln24_fu_419_p1;
    end else if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_ARADDR = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARADDR;
    end else begin
        m_axi_gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_ARBURST = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARBURST;
    end else begin
        m_axi_gmem0_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_ARCACHE = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARCACHE;
    end else begin
        m_axi_gmem0_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_ARID = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARID;
    end else begin
        m_axi_gmem0_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state39_io) & (cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        m_axi_gmem0_ARLEN = sext_ln21_reg_531;
    end else if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_ARLEN = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARLEN;
    end else begin
        m_axi_gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_ARLOCK = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARLOCK;
    end else begin
        m_axi_gmem0_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_ARPROT = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARPROT;
    end else begin
        m_axi_gmem0_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_ARQOS = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARQOS;
    end else begin
        m_axi_gmem0_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_ARREGION = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARREGION;
    end else begin
        m_axi_gmem0_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_ARSIZE = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARSIZE;
    end else begin
        m_axi_gmem0_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_ARUSER = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARUSER;
    end else begin
        m_axi_gmem0_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state39_io) & (cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        m_axi_gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_ARVALID = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_ARVALID;
    end else begin
        m_axi_gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem0_RREADY = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem0_RREADY;
    end else begin
        m_axi_gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state39_io) & (cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        m_axi_gmem1_ARADDR = sext_ln29_fu_438_p1;
    end else if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_ARADDR = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARADDR;
    end else begin
        m_axi_gmem1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_ARBURST = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARBURST;
    end else begin
        m_axi_gmem1_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_ARCACHE = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARCACHE;
    end else begin
        m_axi_gmem1_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_ARID = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARID;
    end else begin
        m_axi_gmem1_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state39_io) & (cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        m_axi_gmem1_ARLEN = sext_ln21_reg_531;
    end else if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_ARLEN = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARLEN;
    end else begin
        m_axi_gmem1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_ARLOCK = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARLOCK;
    end else begin
        m_axi_gmem1_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_ARPROT = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARPROT;
    end else begin
        m_axi_gmem1_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_ARQOS = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARQOS;
    end else begin
        m_axi_gmem1_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_ARREGION = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARREGION;
    end else begin
        m_axi_gmem1_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_ARSIZE = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARSIZE;
    end else begin
        m_axi_gmem1_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_ARUSER = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARUSER;
    end else begin
        m_axi_gmem1_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state39_io) & (cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        m_axi_gmem1_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_ARVALID = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_ARVALID;
    end else begin
        m_axi_gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | ((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110)))) begin
        m_axi_gmem1_RREADY = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_m_axi_gmem1_RREADY;
    end else begin
        m_axi_gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        page_entry_num_c10_blk_n = page_entry_num_c10_full_n;
    end else begin
        page_entry_num_c10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((page_entry_num_c10_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        page_entry_num_c10_write = 1'b1;
    end else begin
        page_entry_num_c10_write = 1'b0;
    end
end

always @ (*) begin
    if (((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110))) begin
        s_page_A_write = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_s_page_A_write;
    end else begin
        s_page_A_write = 1'b0;
    end
end

always @ (*) begin
    if (((cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state110))) begin
        s_page_B_write = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_s_page_B_write;
    end else begin
        s_page_B_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((page_entry_num_c10_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((icmp_ln24_fu_323_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b0 == ap_block_state39_io) & (cmp9177_reg_537 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state110;
            end else if (((1'b0 == ap_block_state39_io) & (cmp9177_reg_537 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            if (((1'b0 == ap_block_state110_on_subcall_done) & (1'b1 == ap_CS_fsm_state110))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state110;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln22_fu_274_p2 = (select_ln22_1_fu_269_p3 + 31'd1);

assign add_ln24_1_fu_383_p2 = (sext_ln29_mid2_v_v_v_v_fu_375_p3 + in_pages_A);

assign add_ln24_2_fu_353_p2 = (a_fu_108 + 32'd1);

assign add_ln24_fu_328_p2 = (indvar_flatten_fu_112 + 64'd1);

assign add_ln25_fu_449_p2 = (select_ln24_reg_560 + 32'd1);

assign add_ln27_fu_414_p2 = (shl_ln_fu_406_p3 + in_pages_B);

assign addr_per_page_cast_cast_cast_cast_cast_cast_cast_fu_302_p1 = $unsigned(sext_ln21_fu_292_p1);

assign addr_per_page_fu_280_p3 = ((icmp_ln21_fu_263_p2[0:0] == 1'b1) ? select_ln22_1_fu_269_p3 : add_ln22_fu_274_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((page_entry_num_c10_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state110_on_subcall_done = ((grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_done == 1'b0) & (cmp9177_reg_537 == 1'd1));
end

always @ (*) begin
    ap_block_state39_io = (((cmp9177_reg_537 == 1'd1) & (m_axi_gmem1_ARREADY == 1'b0)) | ((cmp9177_reg_537 == 1'd1) & (m_axi_gmem0_ARREADY == 1'b0)));
end

assign ap_ext_blocking_cur_n = (gmem1_blk_n_AR & gmem0_blk_n_AR);

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & ap_ext_blocking_cur_n);

assign ap_int_blocking_cur_n = page_entry_num_c10_blk_n;

assign ap_int_blocking_n = (ap_int_blocking_sub_n & ap_int_blocking_cur_n);

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign bound_fu_314_p0 = bound_fu_314_p00;

assign bound_fu_314_p00 = page_num_A;

assign bound_fu_314_p1 = bound_fu_314_p10;

assign bound_fu_314_p10 = page_num_B;

assign cmp9177_fu_296_p2 = (($signed(addr_per_page_fu_280_p3) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign grp_fu_182_p1 = 32'd3;

assign grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_start = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_ap_start_reg;

assign icmp_ln21_fu_263_p2 = ((trunc_ln21_fu_259_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_323_p2 = ((indvar_flatten_fu_112 == bound_reg_547) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_340_p2 = ((b_fu_104 == page_num_B) ? 1'b1 : 1'b0);

assign m_axi_gmem0_AWADDR = 64'd0;

assign m_axi_gmem0_AWBURST = 2'd0;

assign m_axi_gmem0_AWCACHE = 4'd0;

assign m_axi_gmem0_AWID = 1'd0;

assign m_axi_gmem0_AWLEN = 32'd0;

assign m_axi_gmem0_AWLOCK = 2'd0;

assign m_axi_gmem0_AWPROT = 3'd0;

assign m_axi_gmem0_AWQOS = 4'd0;

assign m_axi_gmem0_AWREGION = 4'd0;

assign m_axi_gmem0_AWSIZE = 3'd0;

assign m_axi_gmem0_AWUSER = 1'd0;

assign m_axi_gmem0_AWVALID = 1'b0;

assign m_axi_gmem0_BREADY = 1'b0;

assign m_axi_gmem0_WDATA = 512'd0;

assign m_axi_gmem0_WID = 1'd0;

assign m_axi_gmem0_WLAST = 1'b0;

assign m_axi_gmem0_WSTRB = 64'd0;

assign m_axi_gmem0_WUSER = 1'd0;

assign m_axi_gmem0_WVALID = 1'b0;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_WDATA = 512'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 64'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign mul_ln22_fu_214_p1 = 65'd5726623062;

assign mul_ln24_fu_370_p0 = addr_per_page_cast_cast_cast_cast_cast_cast_cast_reg_541;

assign mul_ln24_fu_370_p1 = mul_ln24_fu_370_p10;

assign mul_ln24_fu_370_p10 = select_ln24_1_reg_566;

assign mul_ln27_fu_401_p0 = addr_per_page_cast_cast_cast_cast_cast_cast_cast_reg_541;

assign mul_ln27_fu_401_p1 = mul_ln27_fu_401_p10;

assign mul_ln27_fu_401_p10 = select_ln24_reg_560;

assign page_entry_num_c10_din = page_entry_num;

assign s_page_A_din = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_s_page_A_din;

assign s_page_B_din = grp_input_loader_Pipeline_VITIS_LOOP_29_3_fu_166_s_page_B_din;

assign select_ln22_1_fu_269_p3 = ((tmp_reg_495[0:0] == 1'b1) ? sub_ln22_1_reg_506 : tmp_2_reg_501);

assign select_ln22_fu_246_p3 = ((tmp_reg_495[0:0] == 1'b1) ? tmp_1_fu_226_p4 : tmp_2_fu_236_p4);

assign select_ln24_1_fu_359_p3 = ((icmp_ln25_fu_340_p2[0:0] == 1'b1) ? add_ln24_2_fu_353_p2 : a_fu_108);

assign select_ln24_fu_345_p3 = ((icmp_ln25_fu_340_p2[0:0] == 1'b1) ? 32'd0 : b_fu_104);

assign sext_ln21_fu_292_p1 = addr_per_page_fu_280_p3;

assign sext_ln24_fu_419_p1 = $signed(sext_ln29_mid2_v_reg_572);

assign sext_ln29_fu_438_p1 = trunc_ln29_1_fu_429_p4;

assign sext_ln29_mid2_v_v_v_v_fu_375_p3 = {{mul_ln24_fu_370_p2}, {6'd0}};

assign shl_ln_fu_406_p3 = {{mul_ln27_fu_401_p2}, {6'd0}};

assign sub_ln22_1_fu_253_p2 = (31'd0 - select_ln22_fu_246_p3);

assign sub_ln22_fu_220_p2 = (65'd0 - mul_ln22_fu_214_p2);

assign tmp_1_fu_226_p4 = {{sub_ln22_fu_220_p2[64:34]}};

assign tmp_2_fu_236_p4 = {{mul_ln22_fu_214_p2[64:34]}};

assign tmp_fu_188_p1 = page_entry_num;

assign trunc_ln21_1_fu_288_p1 = addr_per_page_fu_280_p3[29:0];

assign trunc_ln21_fu_259_p1 = grp_fu_182_p2[2:0];

assign trunc_ln29_1_fu_429_p4 = {{add_ln27_reg_578[63:6]}};

always @ (posedge ap_clk) begin
    addr_per_page_cast_cast_cast_cast_cast_cast_cast_reg_541[57:32] <= 26'b00000000000000000000000000;
end

endmodule //vadd_input_loader
