// Seed: 480867348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0
);
  input wire id_5;
  input wire id_4;
  output supply0 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1 == -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4,
      id_6
  );
  inout wire id_2;
  output wire id_1;
  initial $clog2(49);
  ;
endmodule
