{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1564361061813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1564361061813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 21:44:21 2019 " "Processing started: Sun Jul 28 21:44:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1564361061813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1564361061813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroarchitectureIOT -c MicroarchitectureIOT " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroarchitectureIOT -c MicroarchitectureIOT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1564361061813 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1564361063141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/architectureiot.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/architectureiot.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT " "Found entity 1: architectureIOT" {  } { { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_irq_mapper " "Found entity 1: architectureIOT_irq_mapper" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_irq_mapper.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectureiot/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063469 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_rsp_xbar_mux " "Found entity 1: architectureIOT_rsp_xbar_mux" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_mux.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_rsp_xbar_demux " "Found entity 1: architectureIOT_rsp_xbar_demux" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_demux.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_cmd_xbar_mux " "Found entity 1: architectureIOT_cmd_xbar_mux" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_mux.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_cmd_xbar_demux " "Found entity 1: architectureIOT_cmd_xbar_demux" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_demux.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "architectureIOT/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "architectureIOT/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel architectureIOT_id_router.sv(48) " "Verilog HDL Declaration information at architectureIOT_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1564361063594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel architectureIOT_id_router.sv(49) " "Verilog HDL Declaration information at architectureIOT_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1564361063594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectureiot/synthesis/submodules/architectureiot_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_id_router_default_decode " "Found entity 1: architectureIOT_id_router_default_decode" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063610 ""} { "Info" "ISGN_ENTITY_NAME" "2 architectureIOT_id_router " "Found entity 2: architectureIOT_id_router" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel architectureIOT_addr_router.sv(48) " "Verilog HDL Declaration information at architectureIOT_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1564361063626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel architectureIOT_addr_router.sv(49) " "Verilog HDL Declaration information at architectureIOT_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1564361063641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectureiot/synthesis/submodules/architectureiot_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_addr_router_default_decode " "Found entity 1: architectureIOT_addr_router_default_decode" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063641 ""} { "Info" "ISGN_ENTITY_NAME" "2 architectureIOT_addr_router " "Found entity 2: architectureIOT_addr_router" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "architectureIOT/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect " "Found entity 1: architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "architectureIOT/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_leds_rows.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_leds_rows.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_leds_rows " "Found entity 1: architectureIOT_leds_rows" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_leds_rows.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_leds_rows.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/init_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/init_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 init_lcd " "Found entity 1: init_lcd" {  } { { "architectureIOT/synthesis/submodules/init_lcd.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/init_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file architectureiot/synthesis/submodules/architectureiot_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_jtag_uart_0_sim_scfifo_w " "Found entity 1: architectureIOT_jtag_uart_0_sim_scfifo_w" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063922 ""} { "Info" "ISGN_ENTITY_NAME" "2 architectureIOT_jtag_uart_0_scfifo_w " "Found entity 2: architectureIOT_jtag_uart_0_scfifo_w" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063922 ""} { "Info" "ISGN_ENTITY_NAME" "3 architectureIOT_jtag_uart_0_sim_scfifo_r " "Found entity 3: architectureIOT_jtag_uart_0_sim_scfifo_r" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063922 ""} { "Info" "ISGN_ENTITY_NAME" "4 architectureIOT_jtag_uart_0_scfifo_r " "Found entity 4: architectureIOT_jtag_uart_0_scfifo_r" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063922 ""} { "Info" "ISGN_ENTITY_NAME" "5 architectureIOT_jtag_uart_0 " "Found entity 5: architectureIOT_jtag_uart_0" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_leds_columns.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_leds_columns.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_leds_columns " "Found entity 1: architectureIOT_leds_columns" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_leds_columns.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_leds_columns.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_buttons " "Found entity 1: architectureIOT_buttons" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_buttons.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_onchip_memory2_0 " "Found entity 1: architectureIOT_onchip_memory2_0" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361063954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361063954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_register_bank_a_module " "Found entity 1: architectureIOT_nios2_qsys_0_register_bank_a_module" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "2 architectureIOT_nios2_qsys_0_register_bank_b_module " "Found entity 2: architectureIOT_nios2_qsys_0_register_bank_b_module" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "3 architectureIOT_nios2_qsys_0_nios2_oci_debug " "Found entity 3: architectureIOT_nios2_qsys_0_nios2_oci_debug" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "4 architectureIOT_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: architectureIOT_nios2_qsys_0_ociram_sp_ram_module" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "5 architectureIOT_nios2_qsys_0_nios2_ocimem " "Found entity 5: architectureIOT_nios2_qsys_0_nios2_ocimem" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "6 architectureIOT_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: architectureIOT_nios2_qsys_0_nios2_avalon_reg" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "7 architectureIOT_nios2_qsys_0_nios2_oci_break " "Found entity 7: architectureIOT_nios2_qsys_0_nios2_oci_break" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "8 architectureIOT_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: architectureIOT_nios2_qsys_0_nios2_oci_xbrk" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "9 architectureIOT_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: architectureIOT_nios2_qsys_0_nios2_oci_dbrk" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "10 architectureIOT_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: architectureIOT_nios2_qsys_0_nios2_oci_itrace" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "11 architectureIOT_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: architectureIOT_nios2_qsys_0_nios2_oci_td_mode" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "12 architectureIOT_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: architectureIOT_nios2_qsys_0_nios2_oci_dtrace" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "13 architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "14 architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "15 architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "16 architectureIOT_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: architectureIOT_nios2_qsys_0_nios2_oci_fifo" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "17 architectureIOT_nios2_qsys_0_nios2_oci_pib " "Found entity 17: architectureIOT_nios2_qsys_0_nios2_oci_pib" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "18 architectureIOT_nios2_qsys_0_nios2_oci_im " "Found entity 18: architectureIOT_nios2_qsys_0_nios2_oci_im" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "19 architectureIOT_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: architectureIOT_nios2_qsys_0_nios2_performance_monitors" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "20 architectureIOT_nios2_qsys_0_nios2_oci " "Found entity 20: architectureIOT_nios2_qsys_0_nios2_oci" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""} { "Info" "ISGN_ENTITY_NAME" "21 architectureIOT_nios2_qsys_0 " "Found entity 21: architectureIOT_nios2_qsys_0" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361064016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361064032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: architectureIOT_nios2_qsys_0_jtag_debug_module_tck" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361064032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361064047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_oci_test_bench " "Found entity 1: architectureIOT_nios2_qsys_0_oci_test_bench" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361064063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file architectureiot/synthesis/submodules/architectureiot_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 architectureIOT_nios2_qsys_0_test_bench " "Found entity 1: architectureIOT_nios2_qsys_0_test_bench" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361064079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361064079 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "architectureIOT_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at architectureIOT_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1564361064110 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "architectureIOT_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at architectureIOT_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1564361064110 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "architectureIOT_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at architectureIOT_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1564361064110 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "architectureIOT_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at architectureIOT_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1564361064126 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(25) " "Verilog HDL Parameter Declaration warning at uart_tx.v(25): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564361064126 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(26) " "Verilog HDL Parameter Declaration warning at uart_tx.v(26): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564361064126 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(27) " "Verilog HDL Parameter Declaration warning at uart_tx.v(27): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564361064126 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(28) " "Verilog HDL Parameter Declaration warning at uart_tx.v(28): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564361064126 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(29) " "Verilog HDL Parameter Declaration warning at uart_tx.v(29): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564361064126 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(23) " "Verilog HDL Parameter Declaration warning at uart_rx.v(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564361064126 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(24) " "Verilog HDL Parameter Declaration warning at uart_rx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564361064126 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(25) " "Verilog HDL Parameter Declaration warning at uart_rx.v(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564361064126 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(26) " "Verilog HDL Parameter Declaration warning at uart_rx.v(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564361064126 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(27) " "Verilog HDL Parameter Declaration warning at uart_rx.v(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1564361064126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "architectureIOT " "Elaborating entity \"architectureIOT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1564361064735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0 architectureIOT_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"architectureIOT_nios2_qsys_0\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361064860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_test_bench architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_test_bench:the_architectureIOT_nios2_qsys_0_test_bench " "Elaborating entity \"architectureIOT_nios2_qsys_0_test_bench\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_test_bench:the_architectureIOT_nios2_qsys_0_test_bench\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_test_bench" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 3849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361064938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_register_bank_a_module architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a " "Elaborating entity \"architectureIOT_nios2_qsys_0_register_bank_a_module\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_register_bank_a" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 4351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361064954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file architectureIOT_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"architectureIOT_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065110 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564361065110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hrh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrh1 " "Found entity 1: altsyncram_hrh1" {  } { { "db/altsyncram_hrh1.tdf" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/altsyncram_hrh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361065282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361065282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hrh1 architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hrh1:auto_generated " "Elaborating entity \"altsyncram_hrh1\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_a_module:architectureIOT_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hrh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_register_bank_b_module architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b " "Elaborating entity \"architectureIOT_nios2_qsys_0_register_bank_b_module\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_register_bank_b" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 4372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file architectureIOT_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"architectureIOT_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065532 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564361065532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_irh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irh1 " "Found entity 1: altsyncram_irh1" {  } { { "db/altsyncram_irh1.tdf" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/altsyncram_irh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361065688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361065688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_irh1 architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_irh1:auto_generated " "Elaborating entity \"altsyncram_irh1\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_register_bank_b_module:architectureIOT_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_irh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 4853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_debug architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361065938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564361066001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_debug:the_architectureIOT_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066001 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564361066001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_ocimem architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_ocimem\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_ociram_sp_ram_module architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"architectureIOT_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564361066079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file architectureIOT_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"architectureIOT_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066079 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564361066079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l891 " "Found entity 1: altsyncram_l891" {  } { { "db/altsyncram_l891.tdf" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/altsyncram_l891.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361066271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361066271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l891 architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_l891:auto_generated " "Elaborating entity \"altsyncram_l891\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_ocimem:the_architectureIOT_nios2_qsys_0_nios2_ocimem\|architectureIOT_nios2_qsys_0_ociram_sp_ram_module:architectureIOT_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_l891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_avalon_reg architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_avalon_reg:the_architectureIOT_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_avalon_reg:the_architectureIOT_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_break architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_break:the_architectureIOT_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_break\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_break:the_architectureIOT_nios2_qsys_0_nios2_oci_break\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_xbrk architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_xbrk:the_architectureIOT_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_xbrk:the_architectureIOT_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_dbrk architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_dbrk:the_architectureIOT_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_dbrk:the_architectureIOT_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_itrace architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_itrace:the_architectureIOT_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_itrace:the_architectureIOT_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_dtrace architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_dtrace:the_architectureIOT_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_dtrace:the_architectureIOT_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_td_mode architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_dtrace:the_architectureIOT_nios2_qsys_0_nios2_oci_dtrace\|architectureIOT_nios2_qsys_0_nios2_oci_td_mode:architectureIOT_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_dtrace:the_architectureIOT_nios2_qsys_0_nios2_oci_dtrace\|architectureIOT_nios2_qsys_0_nios2_oci_td_mode:architectureIOT_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_fifo architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count:architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count:architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc:architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc:architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc:architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc:architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "architectureIOT_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_oci_test_bench architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_oci_test_bench:the_architectureIOT_nios2_qsys_0_oci_test_bench " "Elaborating entity \"architectureIOT_nios2_qsys_0_oci_test_bench\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_fifo:the_architectureIOT_nios2_qsys_0_nios2_oci_fifo\|architectureIOT_nios2_qsys_0_oci_test_bench:the_architectureIOT_nios2_qsys_0_oci_test_bench\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_pib architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_pib:the_architectureIOT_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_pib:the_architectureIOT_nios2_qsys_0_nios2_oci_pib\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_nios2_oci_im architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_im:the_architectureIOT_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"architectureIOT_nios2_qsys_0_nios2_oci_im\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_nios2_oci_im:the_architectureIOT_nios2_qsys_0_nios2_oci_im\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_jtag_debug_module_tck architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|architectureIOT_nios2_qsys_0_jtag_debug_module_tck:the_architectureIOT_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"architectureIOT_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|architectureIOT_nios2_qsys_0_jtag_debug_module_tck:the_architectureIOT_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_architectureIOT_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk:the_architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk:the_architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_architectureIOT_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "architectureIOT_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564361066991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361066991 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564361066991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"architectureIOT_nios2_qsys_0:nios2_qsys_0\|architectureIOT_nios2_qsys_0_nios2_oci:the_architectureIOT_nios2_qsys_0_nios2_oci\|architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper:the_architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:architectureIOT_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_onchip_memory2_0 architectureIOT_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"architectureIOT_onchip_memory2_0\" for hierarchy \"architectureIOT_onchip_memory2_0:onchip_memory2_0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "onchip_memory2_0" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file architectureIOT_onchip_memory2_0.hex " "Parameter \"init_file\" = \"architectureIOT_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067069 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564361067069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftd1 " "Found entity 1: altsyncram_ftd1" {  } { { "db/altsyncram_ftd1.tdf" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/altsyncram_ftd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361067225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361067225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftd1 architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ftd1:auto_generated " "Elaborating entity \"altsyncram_ftd1\" for hierarchy \"architectureIOT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ftd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_buttons architectureIOT_buttons:buttons " "Elaborating entity \"architectureIOT_buttons\" for hierarchy \"architectureIOT_buttons:buttons\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "buttons" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_leds_columns architectureIOT_leds_columns:leds_columns " "Elaborating entity \"architectureIOT_leds_columns\" for hierarchy \"architectureIOT_leds_columns:leds_columns\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "leds_columns" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_jtag_uart_0 architectureIOT_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"architectureIOT_jtag_uart_0\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "jtag_uart_0" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_jtag_uart_0_scfifo_w architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w " "Elaborating entity \"architectureIOT_jtag_uart_0_scfifo_w\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "the_architectureIOT_jtag_uart_0_scfifo_w" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "wfifo" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564361067710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067710 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564361067710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361067866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361067866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361067913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361067913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361067975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361067975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361067975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361068147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361068147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361068147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361068319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361068319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361068319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361068491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361068491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361068491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564361068647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564361068647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_w:the_architectureIOT_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361068647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_jtag_uart_0_scfifo_r architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_r:the_architectureIOT_jtag_uart_0_scfifo_r " "Elaborating entity \"architectureIOT_jtag_uart_0_scfifo_r\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|architectureIOT_jtag_uart_0_scfifo_r:the_architectureIOT_jtag_uart_0_scfifo_r\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "the_architectureIOT_jtag_uart_0_scfifo_r" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361068694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic architectureIOT_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:architectureIOT_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"architectureIOT_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:architectureIOT_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "architectureIOT_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architectureIOT_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:architectureIOT_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"architectureIOT_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:architectureIOT_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564361069054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architectureIOT_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:architectureIOT_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"architectureIOT_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:architectureIOT_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069054 ""}  } { { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1564361069054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init_lcd init_lcd:lcd_custom_instruction_0 " "Elaborating entity \"init_lcd\" for hierarchy \"init_lcd:lcd_custom_instruction_0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "lcd_custom_instruction_0" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_leds_rows architectureIOT_leds_rows:leds_rows " "Elaborating entity \"architectureIOT_leds_rows\" for hierarchy \"architectureIOT_leds_rows:leds_rows\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "leds_rows" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_0 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "uart_tx_0" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(68) " "Verilog HDL assignment warning at uart_tx.v(68): truncated value with size 32 to match size of target (8)" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564361069132 "|architectureIOT|uart_tx:uart_tx_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(86) " "Verilog HDL assignment warning at uart_tx.v(86): truncated value with size 32 to match size of target (8)" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564361069132 "|architectureIOT|uart_tx:uart_tx_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(116) " "Verilog HDL assignment warning at uart_tx.v(116): truncated value with size 32 to match size of target (8)" {  } { { "architectureIOT/synthesis/submodules/uart_tx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_tx.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564361069132 "|architectureIOT|uart_tx:uart_tx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_0 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "uart_rx_0" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(80) " "Verilog HDL assignment warning at uart_rx.v(80): truncated value with size 32 to match size of target (8)" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564361069163 "|architectureIOT|uart_rx:uart_rx_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(91) " "Verilog HDL assignment warning at uart_rx.v(91): truncated value with size 32 to match size of target (8)" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564361069163 "|architectureIOT|uart_rx:uart_rx_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(120) " "Verilog HDL assignment warning at uart_rx.v(120): truncated value with size 32 to match size of target (8)" {  } { { "architectureIOT/synthesis/submodules/uart_rx.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/uart_rx.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564361069163 "|architectureIOT|uart_rx:uart_rx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_translator" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069179 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(50) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(50) has no driver" {  } { { "architectureIOT/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_customins_master_translator.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1564361069194 "|architectureIOT|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect\" for hierarchy \"architectureIOT_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_xconnect" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(123) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(123): truncated value with size 32 to match size of target (2)" {  } { { "architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564361069241 "|architectureIOT|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(129) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(129): truncated value with size 32 to match size of target (2)" {  } { { "architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564361069241 "|architectureIOT|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1564361069241 "|architectureIOT|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:buttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:buttons_s1_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "buttons_s1_translator" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_addr_router architectureIOT_addr_router:addr_router " "Elaborating entity \"architectureIOT_addr_router\" for hierarchy \"architectureIOT_addr_router:addr_router\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "addr_router" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_addr_router_default_decode architectureIOT_addr_router:addr_router\|architectureIOT_addr_router_default_decode:the_default_decode " "Elaborating entity \"architectureIOT_addr_router_default_decode\" for hierarchy \"architectureIOT_addr_router:addr_router\|architectureIOT_addr_router_default_decode:the_default_decode\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" "the_default_decode" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_id_router architectureIOT_id_router:id_router " "Elaborating entity \"architectureIOT_id_router\" for hierarchy \"architectureIOT_id_router:id_router\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "id_router" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_id_router_default_decode architectureIOT_id_router:id_router\|architectureIOT_id_router_default_decode:the_default_decode " "Elaborating entity \"architectureIOT_id_router_default_decode\" for hierarchy \"architectureIOT_id_router:id_router\|architectureIOT_id_router_default_decode:the_default_decode\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" "the_default_decode" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "rst_controller" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361069991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "architectureIOT/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361070007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_cmd_xbar_demux architectureIOT_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"architectureIOT_cmd_xbar_demux\" for hierarchy \"architectureIOT_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "cmd_xbar_demux" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361070022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_cmd_xbar_mux architectureIOT_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"architectureIOT_cmd_xbar_mux\" for hierarchy \"architectureIOT_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "cmd_xbar_mux" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361070038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator architectureIOT_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"architectureIOT_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361070069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder architectureIOT_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"architectureIOT_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361070085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_rsp_xbar_demux architectureIOT_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"architectureIOT_rsp_xbar_demux\" for hierarchy \"architectureIOT_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "rsp_xbar_demux" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361070194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_rsp_xbar_mux architectureIOT_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"architectureIOT_rsp_xbar_mux\" for hierarchy \"architectureIOT_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "rsp_xbar_mux" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 2991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361070241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator architectureIOT_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"architectureIOT_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361070272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder architectureIOT_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"architectureIOT_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361070288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architectureIOT_irq_mapper architectureIOT_irq_mapper:irq_mapper " "Elaborating entity \"architectureIOT_irq_mapper\" for hierarchy \"architectureIOT_irq_mapper:irq_mapper\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "irq_mapper" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 3045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1564361070319 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072694 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072710 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072725 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072741 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072757 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072772 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072788 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072803 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator1_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\] " "Net \"nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]\" is missing source, defaulting to GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[1\]" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1564361072913 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1564361083069 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 3200 -1 0 } } { "architectureIOT/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 348 -1 0 } } { "architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 3795 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.v" 599 -1 0 } } { "architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/architectureIOT_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "architectureIOT/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1564361083444 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1564361083444 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_read_write GND " "Pin \"lcd_read_write\" is stuck at GND" {  } { { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1564361086256 "|architectureIOT|lcd_read_write"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1564361086256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564361086991 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1564361090694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/output_files/MicroarchitectureIOT.map.smsg " "Generated suppressed messages file C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/output_files/MicroarchitectureIOT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1564361091725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1564361093443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564361093443 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx_rx_serial " "No output dependent on input pin \"uart_rx_rx_serial\"" {  } { { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564361094272 "|architectureIOT|uart_rx_rx_serial"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1564361094272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2175 " "Implemented 2175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1564361094272 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1564361094272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1994 " "Implemented 1994 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1564361094272 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1564361094272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1564361094272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 499 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 499 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1564361094553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 21:44:54 2019 " "Processing ended: Sun Jul 28 21:44:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1564361094553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1564361094553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1564361094553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1564361094553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1564361097209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1564361097209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 21:44:55 2019 " "Processing started: Sun Jul 28 21:44:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1564361097209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1564361097209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MicroarchitectureIOT -c MicroarchitectureIOT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MicroarchitectureIOT -c MicroarchitectureIOT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1564361097209 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1564361097521 ""}
{ "Info" "0" "" "Project  = MicroarchitectureIOT" {  } {  } 0 0 "Project  = MicroarchitectureIOT" 0 0 "Fitter" 0 0 1564361097521 ""}
{ "Info" "0" "" "Revision = MicroarchitectureIOT" {  } {  } 0 0 "Revision = MicroarchitectureIOT" 0 0 "Fitter" 0 0 1564361097521 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1564361097834 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MicroarchitectureIOT EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"MicroarchitectureIOT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1564361097943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1564361098068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1564361098068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1564361098068 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1564361098475 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1564361098506 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1564361099459 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1564361099459 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 6990 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1564361099475 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 6992 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1564361099475 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 6994 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1564361099475 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 6996 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1564361099475 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 6998 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1564361099475 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1564361099475 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1564361099490 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1564361099521 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columns_export\[0\] " "Pin columns_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { columns_export[0] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { columns_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columns_export\[1\] " "Pin columns_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { columns_export[1] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { columns_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columns_export\[2\] " "Pin columns_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { columns_export[2] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { columns_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columns_export\[3\] " "Pin columns_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { columns_export[3] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { columns_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columns_export\[4\] " "Pin columns_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { columns_export[4] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { columns_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_read_write " "Pin lcd_read_write not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { lcd_read_write } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_read_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_register_select " "Pin lcd_register_select not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { lcd_register_select } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_register_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_enable_op " "Pin lcd_enable_op not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { lcd_enable_op } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_enable_op } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[0\] " "Pin lcd_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { lcd_data_out[0] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[1\] " "Pin lcd_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { lcd_data_out[1] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[2\] " "Pin lcd_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { lcd_data_out[2] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[3\] " "Pin lcd_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { lcd_data_out[3] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[4\] " "Pin lcd_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { lcd_data_out[4] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[5\] " "Pin lcd_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { lcd_data_out[5] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[6\] " "Pin lcd_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { lcd_data_out[6] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[7\] " "Pin lcd_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { lcd_data_out[7] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rows_export\[0\] " "Pin rows_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rows_export[0] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rows_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rows_export\[1\] " "Pin rows_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rows_export[1] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rows_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rows_export\[2\] " "Pin rows_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rows_export[2] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rows_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rows_export\[3\] " "Pin rows_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rows_export[3] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rows_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rows_export\[4\] " "Pin rows_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rows_export[4] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rows_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rows_export\[5\] " "Pin rows_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rows_export[5] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rows_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rows_export\[6\] " "Pin rows_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rows_export[6] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rows_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rows_export\[7\] " "Pin rows_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rows_export[7] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rows_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_tx_o_tx_serial " "Pin uart_tx_o_tx_serial not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { uart_tx_o_tx_serial } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_tx_o_tx_serial } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_rx_rx_serial " "Pin uart_rx_rx_serial not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { uart_rx_rx_serial } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_rx_rx_serial } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_clk } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buttons_export\[0\] " "Pin buttons_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { buttons_export[0] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { buttons_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buttons_export\[3\] " "Pin buttons_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { buttons_export[3] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { buttons_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buttons_export\[1\] " "Pin buttons_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { buttons_export[1] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { buttons_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buttons_export\[2\] " "Pin buttons_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { buttons_export[2] } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { buttons_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { reset_reset_n } } } { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1564361101865 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1564361101865 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564361103131 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1564361103131 ""}
{ "Info" "ISTA_SDC_FOUND" "architectureIOT/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'architectureIOT/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564361103209 ""}
{ "Info" "ISTA_SDC_FOUND" "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.sdc " "Reading SDC File: 'architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564361103224 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1564361103318 "|architectureIOT|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1564361103396 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1564361103396 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1564361103396 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1564361103396 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1564361103396 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103396 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103396 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1564361103396 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1564361103396 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""}  } { { "architectureIOT/synthesis/architectureIOT.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/architectureIOT.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 6975 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564361103849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 2815 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564361103849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_lcd:lcd_custom_instruction_0\|enable_op " "Destination node init_lcd:lcd_custom_instruction_0\|enable_op" {  } { { "architectureIOT/synthesis/submodules/init_lcd.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/init_lcd.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_lcd:lcd_custom_instruction_0|enable_op } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_lcd:lcd_custom_instruction_0\|done " "Destination node init_lcd:lcd_custom_instruction_0\|done" {  } { { "architectureIOT/synthesis/submodules/init_lcd.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/init_lcd.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_lcd:lcd_custom_instruction_0|done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_lcd:lcd_custom_instruction_0\|result\[0\] " "Destination node init_lcd:lcd_custom_instruction_0\|result\[0\]" {  } { { "architectureIOT/synthesis/submodules/init_lcd.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/init_lcd.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_lcd:lcd_custom_instruction_0|result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_lcd:lcd_custom_instruction_0\|state.busy_state " "Destination node init_lcd:lcd_custom_instruction_0\|state.busy_state" {  } { { "architectureIOT/synthesis/submodules/init_lcd.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/init_lcd.v" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_lcd:lcd_custom_instruction_0|state.busy_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_lcd:lcd_custom_instruction_0\|register_select~0 " "Destination node init_lcd:lcd_custom_instruction_0\|register_select~0" {  } { { "architectureIOT/synthesis/submodules/init_lcd.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/init_lcd.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_lcd:lcd_custom_instruction_0|register_select~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 3037 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_lcd:lcd_custom_instruction_0\|register_select~1 " "Destination node init_lcd:lcd_custom_instruction_0\|register_select~1" {  } { { "architectureIOT/synthesis/submodules/init_lcd.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/init_lcd.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_lcd:lcd_custom_instruction_0|register_select~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 3042 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_lcd:lcd_custom_instruction_0\|data_out~0 " "Destination node init_lcd:lcd_custom_instruction_0\|data_out~0" {  } { { "architectureIOT/synthesis/submodules/init_lcd.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/init_lcd.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_lcd:lcd_custom_instruction_0|data_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 3055 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_lcd:lcd_custom_instruction_0\|data_out~1 " "Destination node init_lcd:lcd_custom_instruction_0\|data_out~1" {  } { { "architectureIOT/synthesis/submodules/init_lcd.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/init_lcd.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_lcd:lcd_custom_instruction_0|data_out~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 3056 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_lcd:lcd_custom_instruction_0\|data_out~2 " "Destination node init_lcd:lcd_custom_instruction_0\|data_out~2" {  } { { "architectureIOT/synthesis/submodules/init_lcd.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/init_lcd.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_lcd:lcd_custom_instruction_0|data_out~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 3057 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_lcd:lcd_custom_instruction_0\|data_out~3 " "Destination node init_lcd:lcd_custom_instruction_0\|data_out~3" {  } { { "architectureIOT/synthesis/submodules/init_lcd.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/init_lcd.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_lcd:lcd_custom_instruction_0|data_out~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 3058 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1564361103849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1564361103849 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1564361103849 ""}  } { { "architectureIOT/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564361103849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1564361103865 ""}  } { { "architectureIOT/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/architectureIOT/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 0 { 0 ""} 0 4295 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564361103865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1564361105584 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1564361105599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1564361105599 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1564361105615 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1564361105631 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1564361105646 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1564361105646 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1564361105662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1564361105802 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1564361105818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1564361105818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 2.5V 6 25 0 " "Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 6 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1564361105849 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1564361105849 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1564361105849 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1564361105849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1564361105849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1564361105849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1564361105849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1564361105849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1564361105849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1564361105849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1564361105849 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1564361105849 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1564361105849 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564361106084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1564361113957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564361117304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1564361117367 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1564361120253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564361120253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1564361122504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1564361128683 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1564361128683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564361129989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1564361130004 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1564361130004 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1564361130004 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.50 " "Total time spent on timing analysis during the Fitter is 1.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1564361130208 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1564361130386 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1564361131995 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1564361132195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1564361134233 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564361136473 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/output_files/MicroarchitectureIOT.fit.smsg " "Generated suppressed messages file C:/Users/Marcos Ramos/Documents/Microarchitecture-MI-SD/MicroarchitectureIOT/output_files/MicroarchitectureIOT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1564361139317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1564361142145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 21:45:42 2019 " "Processing ended: Sun Jul 28 21:45:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1564361142145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1564361142145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1564361142145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1564361142145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1564361144160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1564361144160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 21:45:43 2019 " "Processing started: Sun Jul 28 21:45:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1564361144160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1564361144160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MicroarchitectureIOT -c MicroarchitectureIOT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MicroarchitectureIOT -c MicroarchitectureIOT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1564361144160 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1564361148754 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1564361148879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1564361150926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 21:45:50 2019 " "Processing ended: Sun Jul 28 21:45:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1564361150926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1564361150926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1564361150926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1564361150926 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1564361152238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1564361153941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1564361153941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 21:45:52 2019 " "Processing started: Sun Jul 28 21:45:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1564361153941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1564361153941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MicroarchitectureIOT -c MicroarchitectureIOT " "Command: quartus_sta MicroarchitectureIOT -c MicroarchitectureIOT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1564361153941 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1564361154270 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1564361155051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1564361155051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1564361155191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1564361155207 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564361156316 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1564361156316 ""}
{ "Info" "ISTA_SDC_FOUND" "architectureIOT/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'architectureIOT/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1564361156363 ""}
{ "Info" "ISTA_SDC_FOUND" "architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.sdc " "Reading SDC File: 'architectureIOT/synthesis/submodules/architectureIOT_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1564361156394 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1564361156457 "|architectureIOT|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1564361157019 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1564361157019 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1564361157019 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1564361157019 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1564361157035 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1564361157082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.186 " "Worst-case setup slack is 46.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.186         0.000 altera_reserved_tck  " "   46.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361157176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.410 " "Worst-case hold slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410         0.000 altera_reserved_tck  " "    0.410         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361157207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.512 " "Worst-case recovery slack is 46.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.512         0.000 altera_reserved_tck  " "   46.512         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361157254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.234 " "Worst-case removal slack is 1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.234         0.000 altera_reserved_tck  " "    1.234         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361157332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.630 " "Worst-case minimum pulse width slack is 49.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.630         0.000 altera_reserved_tck  " "   49.630         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361157363 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.196 ns " "Worst Case Available Settling Time: 196.196 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157769 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361157769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1564361157801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1564361157894 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1564361160019 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1564361160551 "|architectureIOT|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1564361160551 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1564361160551 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1564361160551 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1564361160551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.602 " "Worst-case setup slack is 46.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.602         0.000 altera_reserved_tck  " "   46.602         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361160613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360         0.000 altera_reserved_tck  " "    0.360         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361160644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.874 " "Worst-case recovery slack is 46.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.874         0.000 altera_reserved_tck  " "   46.874         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361160660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.139 " "Worst-case removal slack is 1.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.139         0.000 altera_reserved_tck  " "    1.139         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361160691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.569 " "Worst-case minimum pulse width slack is 49.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.569         0.000 altera_reserved_tck  " "   49.569         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361160769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361160769 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.487 ns " "Worst Case Available Settling Time: 196.487 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161019 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161019 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1564361161051 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1564361161754 "|architectureIOT|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1564361161769 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1564361161769 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1564361161769 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1564361161769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.317 " "Worst-case setup slack is 48.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.317         0.000 altera_reserved_tck  " "   48.317         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361161910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 altera_reserved_tck  " "    0.184         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361161941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.375 " "Worst-case recovery slack is 48.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.375         0.000 altera_reserved_tck  " "   48.375         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361161988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361161988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.576 " "Worst-case removal slack is 0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576         0.000 altera_reserved_tck  " "    0.576         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361162019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.480 " "Worst-case minimum pulse width slack is 49.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.480         0.000 altera_reserved_tck  " "   49.480         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564361162051 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.138 ns " "Worst Case Available Settling Time: 198.138 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162316 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564361162316 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1564361163379 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1564361163379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1564361163816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 21:46:03 2019 " "Processing ended: Sun Jul 28 21:46:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1564361163816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1564361163816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1564361163816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1564361163816 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 524 s " "Quartus II Full Compilation was successful. 0 errors, 524 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1564361164941 ""}
